-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "01/29/2018 22:35:23"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	SANDBOX IS
    PORT (
	memclock : OUT std_logic;
	ClockIn : IN std_logic;
	PORT1IN : IN std_logic_vector(15 DOWNTO 0);
	Address : OUT std_logic_vector(15 DOWNTO 0);
	ALUO : OUT std_logic_vector(7 DOWNTO 0);
	Data : INOUT std_logic_vector(7 DOWNTO 0);
	PORT1OUT : OUT std_logic_vector(15 DOWNTO 0)
	);
END SANDBOX;

-- Design Ports Information
-- memclock	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[15]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[14]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[13]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[12]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[9]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[8]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[4]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Address[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ALUO[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[1]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[15]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[14]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[12]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[11]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[10]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[8]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- PORT1OUT[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Data[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[6]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[4]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Data[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[15]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[14]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[6]	=>  Location: PIN_E16,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- PORT1IN[13]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[5]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- PORT1IN[4]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- PORT1IN[12]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[11]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- PORT1IN[2]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- PORT1IN[10]	=>  Location: PIN_E15,	 I/O Standard: 1.2 V,	 Current Strength: Default
-- PORT1IN[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- PORT1IN[9]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ClockIn	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF SANDBOX IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_memclock : std_logic;
SIGNAL ww_ClockIn : std_logic;
SIGNAL ww_PORT1IN : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Address : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ALUO : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PORT1OUT : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst8|clkO~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst12~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|Mux25~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|Mux42~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[14]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[11]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[13]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[10]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[12]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[15]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[18]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[19]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[20]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[21]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[22]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[16]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|inst1|clkout[17]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Data[7]~input_o\ : std_logic;
SIGNAL \Data[6]~input_o\ : std_logic;
SIGNAL \Data[5]~input_o\ : std_logic;
SIGNAL \Data[4]~input_o\ : std_logic;
SIGNAL \Data[3]~input_o\ : std_logic;
SIGNAL \Data[2]~input_o\ : std_logic;
SIGNAL \Data[1]~input_o\ : std_logic;
SIGNAL \Data[0]~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \ClockIn~input_o\ : std_logic;
SIGNAL \inst11|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst11|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst12~combout\ : std_logic;
SIGNAL \inst12~clkctrl_outclk\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]~12_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]~13\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]~14_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]~15\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]~16_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]~17\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]~18_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]~19\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]~20_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]~21\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]~22_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]~23\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]~24_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]~25\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]~26_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]~27\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]~28_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]~29\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]~30_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]~31\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]~32_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]~33\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]~34_combout\ : std_logic;
SIGNAL \inst5|Mux13~0_combout\ : std_logic;
SIGNAL \inst5|Mux13~4_combout\ : std_logic;
SIGNAL \inst5|Mux13~5_combout\ : std_logic;
SIGNAL \inst5|Mux13~6_combout\ : std_logic;
SIGNAL \inst5|Mux13~7_combout\ : std_logic;
SIGNAL \inst5|Mux13~1_combout\ : std_logic;
SIGNAL \inst5|Mux13~2_combout\ : std_logic;
SIGNAL \inst5|Mux13~3_combout\ : std_logic;
SIGNAL \inst5|Mux13~combout\ : std_logic;
SIGNAL \inst5|Mux12~4_combout\ : std_logic;
SIGNAL \inst5|Mux12~5_combout\ : std_logic;
SIGNAL \inst5|Mux12~0_combout\ : std_logic;
SIGNAL \inst5|Mux12~3_combout\ : std_logic;
SIGNAL \inst5|Mux12~6_combout\ : std_logic;
SIGNAL \inst5|Mux12~1_combout\ : std_logic;
SIGNAL \inst5|Mux12~2_combout\ : std_logic;
SIGNAL \inst5|Mux12~combout\ : std_logic;
SIGNAL \inst5|Mux14~1_combout\ : std_logic;
SIGNAL \inst5|Mux14~0_combout\ : std_logic;
SIGNAL \inst5|Mux14~2_combout\ : std_logic;
SIGNAL \inst5|Mux14~3_combout\ : std_logic;
SIGNAL \inst5|Mux14~4_combout\ : std_logic;
SIGNAL \inst5|Mux14~5_combout\ : std_logic;
SIGNAL \inst5|Mux14~6_combout\ : std_logic;
SIGNAL \inst5|Mux14~7_combout\ : std_logic;
SIGNAL \inst5|Mux14~combout\ : std_logic;
SIGNAL \inst5|Mux11~0_combout\ : std_logic;
SIGNAL \inst5|Mux11~3_combout\ : std_logic;
SIGNAL \inst5|Mux11~4_combout\ : std_logic;
SIGNAL \inst5|Mux11~5_combout\ : std_logic;
SIGNAL \inst5|Mux11~6_combout\ : std_logic;
SIGNAL \inst5|Mux11~1_combout\ : std_logic;
SIGNAL \inst5|Mux11~2_combout\ : std_logic;
SIGNAL \inst5|Mux11~combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~15_combout\ : std_logic;
SIGNAL \inst5|Mux22~1_combout\ : std_logic;
SIGNAL \inst5|Mux22~0_combout\ : std_logic;
SIGNAL \inst5|Mux22~2_combout\ : std_logic;
SIGNAL \inst5|Mux22~3_combout\ : std_logic;
SIGNAL \inst5|Mux22~5_combout\ : std_logic;
SIGNAL \inst5|Mux22~4_combout\ : std_logic;
SIGNAL \inst5|Mux22~6_combout\ : std_logic;
SIGNAL \inst5|Mux22~combout\ : std_logic;
SIGNAL \inst5|Mux18~0_combout\ : std_logic;
SIGNAL \inst5|Mux18~3_combout\ : std_logic;
SIGNAL \inst5|Mux18~4_combout\ : std_logic;
SIGNAL \inst5|Mux18~5_combout\ : std_logic;
SIGNAL \inst5|Mux18~1_combout\ : std_logic;
SIGNAL \inst5|Mux18~2_combout\ : std_logic;
SIGNAL \inst5|Mux18~combout\ : std_logic;
SIGNAL \inst5|Mux17~4_combout\ : std_logic;
SIGNAL \inst5|Mux17~0_combout\ : std_logic;
SIGNAL \inst5|Mux17~3_combout\ : std_logic;
SIGNAL \inst5|Mux17~5_combout\ : std_logic;
SIGNAL \inst5|Mux17~1_combout\ : std_logic;
SIGNAL \inst5|Mux17~2_combout\ : std_logic;
SIGNAL \inst5|Mux17~combout\ : std_logic;
SIGNAL \inst5|Mux19~4_combout\ : std_logic;
SIGNAL \inst5|Mux19~0_combout\ : std_logic;
SIGNAL \inst5|Mux19~3_combout\ : std_logic;
SIGNAL \inst5|Mux19~5_combout\ : std_logic;
SIGNAL \inst5|Mux19~1_combout\ : std_logic;
SIGNAL \inst5|Mux19~2_combout\ : std_logic;
SIGNAL \inst5|Mux19~combout\ : std_logic;
SIGNAL \inst5|Mux20~4_combout\ : std_logic;
SIGNAL \inst5|Mux20~0_combout\ : std_logic;
SIGNAL \inst5|Mux20~3_combout\ : std_logic;
SIGNAL \inst5|Mux20~5_combout\ : std_logic;
SIGNAL \inst5|Mux20~1_combout\ : std_logic;
SIGNAL \inst5|Mux20~2_combout\ : std_logic;
SIGNAL \inst5|Mux20~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~30_combout\ : std_logic;
SIGNAL \inst5|Mux21~0_combout\ : std_logic;
SIGNAL \inst5|Mux21~1_combout\ : std_logic;
SIGNAL \inst5|Mux21~2_combout\ : std_logic;
SIGNAL \inst5|Mux21~4_combout\ : std_logic;
SIGNAL \inst5|Mux21~3_combout\ : std_logic;
SIGNAL \inst5|Mux21~5_combout\ : std_logic;
SIGNAL \inst5|Mux21~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~47_combout\ : std_logic;
SIGNAL \inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst5|Mux16~0_combout\ : std_logic;
SIGNAL \inst5|Mux16~4_combout\ : std_logic;
SIGNAL \inst5|Mux16~5_combout\ : std_logic;
SIGNAL \inst5|Mux16~6_combout\ : std_logic;
SIGNAL \inst5|Mux16~7_combout\ : std_logic;
SIGNAL \inst5|Mux16~1_combout\ : std_logic;
SIGNAL \inst5|Mux16~2_combout\ : std_logic;
SIGNAL \inst5|Mux16~3_combout\ : std_logic;
SIGNAL \inst5|Mux16~combout\ : std_logic;
SIGNAL \inst5|Mux15~0_combout\ : std_logic;
SIGNAL \inst5|Mux15~4_combout\ : std_logic;
SIGNAL \inst5|Mux15~5_combout\ : std_logic;
SIGNAL \inst5|Mux15~6_combout\ : std_logic;
SIGNAL \inst5|Mux15~7_combout\ : std_logic;
SIGNAL \inst5|Mux15~1_combout\ : std_logic;
SIGNAL \inst5|Mux15~2_combout\ : std_logic;
SIGNAL \inst5|Mux15~3_combout\ : std_logic;
SIGNAL \inst5|Mux15~combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~17_combout\ : std_logic;
SIGNAL \inst5|Mux26~1_combout\ : std_logic;
SIGNAL \inst5|Mux10~0_combout\ : std_logic;
SIGNAL \inst5|Mux10~combout\ : std_logic;
SIGNAL \inst6~combout\ : std_logic;
SIGNAL \inst5|Mux25~0_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst2|output[25][0]~144_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst2|output[57][0]~147_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][6]~combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst2|output[9][0]~146_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst2|output[41][0]~145_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~42_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~43_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst2|output[29][0]~156_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst2|output[45][0]~157_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[13]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[13][0]~158_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~49_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~50_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst2|output[37][0]~148_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][6]~combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst2|output[5][0]~150_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[21]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[21][0]~149_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~44_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst2|output[53][0]~151_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~45_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst2|output[33][0]~152_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst2|output[49][0]~155_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[1][0]~154_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][6]~combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[17]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[17][0]~153_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~46_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~47_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~48_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~51_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~14_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~19_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~76_combout\ : std_logic;
SIGNAL \inst4|inst2|output[59][0]~188_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][6]~combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~15_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~78_combout\ : std_logic;
SIGNAL \inst4|inst2|output[51][0]~190_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][6]~combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~13_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~77_combout\ : std_logic;
SIGNAL \inst4|inst2|output[55][0]~189_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~80_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~16_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~79_combout\ : std_logic;
SIGNAL \inst4|inst2|output[63][0]~191_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~81_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~12_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~75_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[15]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[15][0]~187_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][6]~combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~10_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~72_combout\ : std_logic;
SIGNAL \inst4|inst2|output[7][0]~184_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~74_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~11_combout\ : std_logic;
SIGNAL \inst4|inst2|output[3][0]~186_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][6]~combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~9_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~73_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[11]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[11][0]~185_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~77_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~78_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~68_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~2_combout\ : std_logic;
SIGNAL \inst4|inst2|output[23][0]~180_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~70_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~3_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[19]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[19][0]~182_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~69_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~0_combout\ : std_logic;
SIGNAL \inst4|inst2|output[27][0]~181_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~75_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~71_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~4_combout\ : std_logic;
SIGNAL \inst4|inst2|output[31][0]~183_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~76_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~79_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~64_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~6_combout\ : std_logic;
SIGNAL \inst4|inst2|output[43][0]~176_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][6]~combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~8_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~67_combout\ : std_logic;
SIGNAL \inst4|inst2|output[47][0]~179_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~65_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~5_combout\ : std_logic;
SIGNAL \inst4|inst2|output[39][0]~177_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~66_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~7_combout\ : std_logic;
SIGNAL \inst4|inst2|output[35][0]~178_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~73_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~74_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~82_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~18_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst2|output[60][0]~175_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst2|output[44][0]~172_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst2|output[28][0]~173_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[12]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[12][0]~174_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~69_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~70_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst2|output[24][0]~165_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst2|output[8][0]~166_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~64_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst2|output[40][0]~164_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst2|output[56][0]~167_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~65_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[16]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[16][0]~168_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst2|output[48][0]~171_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst2|output[32][0]~169_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[0][0]~170_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~66_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~67_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~68_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst2|output[52][0]~163_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst2|output[36][0]~161_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst2|output[4][0]~162_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~62_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[20]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[20][0]~160_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~63_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~71_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst1|process_0~1_combout\ : std_logic;
SIGNAL \inst4|inst2|output[54][0]~140_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst2|output[62][0]~143_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst2|output[50][0]~142_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst2|output[58][0]~141_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~59_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~60_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst2|output[30][0]~131_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[18]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[18][0]~130_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[22]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[22][0]~129_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~52_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst2|output[26][0]~128_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~53_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst2|output[46][0]~135_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst2|output[38][0]~132_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst2|output[34][0]~134_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst2|output[42][0]~133_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~54_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~55_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst2|output[2][0]~138_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst2|output[6][0]~137_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~56_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[10]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[10][0]~136_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst1|clkout[14]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|inst2|output[14][0]~139_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][6]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~57_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~58_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~61_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~72_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~83_combout\ : std_logic;
SIGNAL \inst5|Mux26~0_combout\ : std_logic;
SIGNAL \inst5|Mux28~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~3_combout\ : std_logic;
SIGNAL \inst1|Mux4~2_combout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~6_combout\ : std_logic;
SIGNAL \inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst1|Add1~78_combout\ : std_logic;
SIGNAL \inst1|Add1~61_combout\ : std_logic;
SIGNAL \inst1|Add1~33_combout\ : std_logic;
SIGNAL \inst8|outClockEn~0_combout\ : std_logic;
SIGNAL \inst8|comb~0_combout\ : std_logic;
SIGNAL \inst8|AddressR[0]~16_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~332_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~333_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~325_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~326_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~329_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~330_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~327_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~328_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~331_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~334_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~316_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~317_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~318_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~319_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~320_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~314_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~315_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~321_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~322_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~323_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~306_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~307_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~308_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~309_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~310_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~304_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~305_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~311_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~312_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~313_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~324_combout\ : std_logic;
SIGNAL \inst4|inst2|output[61][0]~159_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~301_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~302_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~298_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~299_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~296_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~297_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~300_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][0]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][0]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~294_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~295_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~303_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~335_combout\ : std_logic;
SIGNAL \inst1|Add1~39_combout\ : std_logic;
SIGNAL \inst1|Add1~41_cout\ : std_logic;
SIGNAL \inst1|Add1~42_combout\ : std_logic;
SIGNAL \inst1|Add1~89_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst1|Add1~90_combout\ : std_logic;
SIGNAL \inst1|Add1~73_combout\ : std_logic;
SIGNAL \inst8|AddressR[1]~19\ : std_logic;
SIGNAL \inst8|AddressR[2]~20_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~241_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~242_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~245_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~246_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~243_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~244_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~247_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~248_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~249_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~250_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~237_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~238_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~234_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~235_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~232_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~233_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~236_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~230_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~231_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~239_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~224_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~225_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~222_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~223_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~226_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~220_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~221_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~227_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~228_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~229_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~240_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~217_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~218_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~212_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~213_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~214_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~215_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~216_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~210_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][2]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][2]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~211_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~219_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~251_combout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Mux5~1_combout\ : std_logic;
SIGNAL \inst1|Add1~86_combout\ : std_logic;
SIGNAL \inst1|Add1~69_combout\ : std_logic;
SIGNAL \inst1|Add1~37_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~262_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~263_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~266_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~267_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~264_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~265_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~268_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~269_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~270_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~271_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][1]~combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~272_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~273_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~276_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~277_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~274_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~275_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~278_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~279_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~280_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~281_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~282_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~252_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~253_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~256_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~257_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~254_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~255_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~258_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~259_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~260_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~261_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~283_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~284_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~285_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~286_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~287_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~288_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~289_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~290_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][1]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][1]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~291_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~292_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~293_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst1|Add1~88_combout\ : std_logic;
SIGNAL \inst1|Add1~71_combout\ : std_logic;
SIGNAL \inst1|Add1~43\ : std_logic;
SIGNAL \inst1|Add1~44_combout\ : std_logic;
SIGNAL \inst1|Add1~87_combout\ : std_logic;
SIGNAL \inst8|AddressR[2]~21\ : std_logic;
SIGNAL \inst8|AddressR[3]~22_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~201_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~202_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~203_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~204_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~205_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~206_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~207_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~199_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~200_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~208_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~170_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~171_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~172_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~173_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~174_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~175_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~176_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~168_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~169_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~177_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~195_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~196_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~188_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~189_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~190_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~191_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~192_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~193_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~194_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~197_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~182_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~183_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~180_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~181_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~184_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~178_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~179_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][3]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][3]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~185_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~186_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~187_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~198_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~209_combout\ : std_logic;
SIGNAL \inst1|Mux4~4_combout\ : std_logic;
SIGNAL \inst1|Mux4~5_combout\ : std_logic;
SIGNAL \inst1|Add1~84_combout\ : std_logic;
SIGNAL \inst1|Add1~67_combout\ : std_logic;
SIGNAL \inst8|outClockEn~1_combout\ : std_logic;
SIGNAL \inst8|outClockEn~q\ : std_logic;
SIGNAL \inst8|clkO~combout\ : std_logic;
SIGNAL \inst8|clkO~clkctrl_outclk\ : std_logic;
SIGNAL \PORT1IN[3]~input_o\ : std_logic;
SIGNAL \PORT1IN[11]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[3]~15_combout\ : std_logic;
SIGNAL \inst8|dataOut[3]~16_combout\ : std_logic;
SIGNAL \inst1|Add1~36_combout\ : std_logic;
SIGNAL \inst1|Add1~47\ : std_logic;
SIGNAL \inst1|Add1~48_combout\ : std_logic;
SIGNAL \inst1|Add1~83_combout\ : std_logic;
SIGNAL \inst8|dataOut[3]~17_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][3]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~206_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~207_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~199_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~200_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~203_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~204_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~201_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~202_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~205_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~208_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~175_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~176_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~170_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~171_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~172_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~173_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~174_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~168_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~169_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~177_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~190_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~191_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~192_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~193_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~194_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~195_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~196_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~188_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~189_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~197_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~178_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~179_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~185_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~186_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~182_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~183_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~180_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~181_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~184_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~187_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~198_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~209_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|AddressR[3]~23\ : std_logic;
SIGNAL \inst8|AddressR[4]~24_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~164_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~165_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~157_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~158_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~161_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~162_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~159_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~160_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~163_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~166_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~138_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~139_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~140_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~141_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~142_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~136_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~137_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~143_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~144_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~145_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~148_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~149_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~150_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~151_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~152_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~153_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~154_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~146_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~147_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~155_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~156_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~130_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~131_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~128_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~129_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~132_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~133_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~134_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][4]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][4]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~126_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~127_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~135_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~167_combout\ : std_logic;
SIGNAL \inst1|Add1~35_combout\ : std_logic;
SIGNAL \inst1|Add1~49\ : std_logic;
SIGNAL \inst1|Add1~50_combout\ : std_logic;
SIGNAL \inst1|Add1~81_combout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst1|Add1~82_combout\ : std_logic;
SIGNAL \inst1|Add1~65_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \PORT1IN[12]~input_o\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~0_combout\ : std_logic;
SIGNAL \PORT1IN[4]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[4]~11_combout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~1_combout\ : std_logic;
SIGNAL \inst8|dataOut[4]~12_combout\ : std_logic;
SIGNAL \inst8|dataOut[4]~13_combout\ : std_logic;
SIGNAL \inst8|dataOut[4]~14_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][4]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~157_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~158_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~161_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~162_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~159_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~160_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~163_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~164_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~165_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~166_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~130_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~131_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~128_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~129_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~132_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~133_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~134_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~126_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~127_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~135_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~138_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~139_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~140_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~141_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~142_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~143_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~144_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~136_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~137_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~145_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~146_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~147_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~153_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~154_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~150_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~151_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~148_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~149_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~152_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~155_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~156_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~167_combout\ : std_logic;
SIGNAL \inst8|AddressR[4]~25\ : std_logic;
SIGNAL \inst8|AddressR[5]~26_combout\ : std_logic;
SIGNAL \inst8|AddressR[5]~27\ : std_logic;
SIGNAL \inst8|AddressR[6]~28_combout\ : std_logic;
SIGNAL \inst8|AddressR[6]~29\ : std_logic;
SIGNAL \inst8|AddressR[7]~30_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~38_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~39_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~33_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~34_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~35_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~36_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~37_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~31_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~32_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~40_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~0_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~27_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~28_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~24_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~25_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~22_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~23_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~26_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~20_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~21_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~29_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][7]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][7]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~30_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~41_combout\ : std_logic;
SIGNAL \inst1|Add1~32_combout\ : std_logic;
SIGNAL \inst1|Add1~55\ : std_logic;
SIGNAL \inst1|Add1~56_combout\ : std_logic;
SIGNAL \inst1|Add1~75_combout\ : std_logic;
SIGNAL \PORT1IN[15]~input_o\ : std_logic;
SIGNAL \PORT1IN[7]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[7]~2_combout\ : std_logic;
SIGNAL \inst8|dataOut[7]~3_combout\ : std_logic;
SIGNAL \inst8|dataOut[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][7]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~27_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~28_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~22_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~23_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~24_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~25_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~26_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~20_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~21_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~29_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~30_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~0_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~33_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~34_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~35_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~36_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~37_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~38_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~39_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~31_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~32_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~40_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~41_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[7]~feeder_combout\ : std_logic;
SIGNAL \inst8|AddressR[7]~31\ : std_logic;
SIGNAL \inst8|AddressR[8]~32_combout\ : std_logic;
SIGNAL \inst8|AddressR[8]~33\ : std_logic;
SIGNAL \inst8|AddressR[9]~34_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[9]~feeder_combout\ : std_logic;
SIGNAL \inst8|AddressR[9]~35\ : std_logic;
SIGNAL \inst8|AddressR[10]~36_combout\ : std_logic;
SIGNAL \inst8|AddressR[10]~37\ : std_logic;
SIGNAL \inst8|AddressR[11]~38_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[11]~feeder_combout\ : std_logic;
SIGNAL \inst8|AddressR[11]~39\ : std_logic;
SIGNAL \inst8|AddressR[12]~40_combout\ : std_logic;
SIGNAL \inst8|AddressR[12]~41\ : std_logic;
SIGNAL \inst8|AddressR[13]~42_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~115_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~116_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~117_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~118_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~119_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~120_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~121_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~122_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~123_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~124_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~108_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~109_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~106_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~107_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~110_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~111_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~112_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~104_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~105_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~113_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~94_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~95_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~101_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~102_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~96_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~97_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~98_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~99_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~100_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~103_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~114_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~88_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~89_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~86_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~87_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~90_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~91_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~92_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~84_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][5]~combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][5]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~85_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~93_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~125_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[13]~feeder_combout\ : std_logic;
SIGNAL \inst8|AddressR[13]~43\ : std_logic;
SIGNAL \inst8|AddressR[14]~44_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[14]~feeder_combout\ : std_logic;
SIGNAL \inst8|AddressR[14]~45\ : std_logic;
SIGNAL \inst8|AddressR[15]~46_combout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~2_combout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~3_combout\ : std_logic;
SIGNAL \inst8|dataOut[7]~1_combout\ : std_logic;
SIGNAL \PORT1IN[9]~input_o\ : std_logic;
SIGNAL \PORT1IN[1]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[1]~21_combout\ : std_logic;
SIGNAL \inst8|dataOut[1]~22_combout\ : std_logic;
SIGNAL \inst8|dataOut[1]~23_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][1]~combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~259_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~260_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~254_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~255_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~256_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~257_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~258_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~252_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~253_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~261_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~290_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~291_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~287_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~288_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~285_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~286_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~289_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~283_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~284_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~292_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~272_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~273_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~274_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~275_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~276_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~277_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~278_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~279_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~280_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~281_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~262_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~263_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~269_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~270_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~266_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~267_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~264_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~265_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~268_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~271_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~282_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~293_combout\ : std_logic;
SIGNAL \inst1|Add1~38_combout\ : std_logic;
SIGNAL \inst1|Add1~45\ : std_logic;
SIGNAL \inst1|Add1~46_combout\ : std_logic;
SIGNAL \inst1|Add1~85_combout\ : std_logic;
SIGNAL \PORT1IN[10]~input_o\ : std_logic;
SIGNAL \PORT1IN[2]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[2]~18_combout\ : std_logic;
SIGNAL \inst8|dataOut[2]~19_combout\ : std_logic;
SIGNAL \inst8|dataOut[2]~20_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][2]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~212_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~213_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~214_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~215_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~216_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~217_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~218_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~210_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~211_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~219_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~248_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~249_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~245_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~246_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~243_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~244_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~247_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~241_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~242_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~250_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~232_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~233_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~234_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~235_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~236_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~237_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~238_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~230_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~231_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~239_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~227_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~228_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~220_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~221_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~224_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~225_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~222_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~223_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~226_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~229_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~240_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~251_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[2]~feeder_combout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~4_combout\ : std_logic;
SIGNAL \PORT1IN[8]~input_o\ : std_logic;
SIGNAL \PORT1IN[0]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[0]~24_combout\ : std_logic;
SIGNAL \inst8|dataOut[0]~25_combout\ : std_logic;
SIGNAL \inst8|dataOut[0]~26_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][0]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~294_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~295_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~298_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~299_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~296_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~297_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~300_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~301_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~302_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~303_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~325_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~326_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~332_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~333_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~327_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~328_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~329_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~330_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~331_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~334_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~318_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~319_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~316_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~317_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~320_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~314_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~315_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~321_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~322_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~323_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~308_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~309_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~306_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~307_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~310_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~311_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~312_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~304_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~305_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~313_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~324_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~335_combout\ : std_logic;
SIGNAL \inst8|AddressR[0]~17\ : std_logic;
SIGNAL \inst8|AddressR[1]~18_combout\ : std_logic;
SIGNAL \inst8|dataOut[5]~0_combout\ : std_logic;
SIGNAL \PORT1IN[13]~input_o\ : std_logic;
SIGNAL \inst10|GEN_REG_sIn:1:REGX|Q[5]~feeder_combout\ : std_logic;
SIGNAL \PORT1IN[5]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[5]~8_combout\ : std_logic;
SIGNAL \inst8|dataOut[5]~9_combout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|Mux2~1_combout\ : std_logic;
SIGNAL \inst1|Add1~80_combout\ : std_logic;
SIGNAL \inst1|Add1~63_combout\ : std_logic;
SIGNAL \inst1|Add1~34_combout\ : std_logic;
SIGNAL \inst1|Add1~51\ : std_logic;
SIGNAL \inst1|Add1~52_combout\ : std_logic;
SIGNAL \inst1|Add1~79_combout\ : std_logic;
SIGNAL \inst8|dataOut[5]~10_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][5]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~111_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~112_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~106_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~107_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~108_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~109_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~110_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~104_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~105_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~113_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~96_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~97_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~98_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~99_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~100_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~101_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~102_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~94_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~95_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~103_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~114_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~86_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~87_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~88_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~89_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~90_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~84_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~85_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~91_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~92_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~93_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~122_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~123_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~115_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~116_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~117_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~118_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~119_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~120_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~121_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~124_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~125_combout\ : std_logic;
SIGNAL \inst1|Add1~53\ : std_logic;
SIGNAL \inst1|Add1~54_combout\ : std_logic;
SIGNAL \inst1|Add1~77_combout\ : std_logic;
SIGNAL \PORT1IN[14]~input_o\ : std_logic;
SIGNAL \inst10|GEN_REG_sIn:1:REGX|Q[6]~feeder_combout\ : std_logic;
SIGNAL \PORT1IN[6]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[6]~5_combout\ : std_logic;
SIGNAL \inst8|dataOut[6]~6_combout\ : std_logic;
SIGNAL \inst8|dataOut[6]~7_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][6]~combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~49_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~50_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~44_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~45_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~46_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~47_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~48_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~42_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~43_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~51_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~52_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~53_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~59_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~60_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~54_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~55_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~56_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~57_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~58_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~61_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~62_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~63_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~64_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~65_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~66_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~67_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~68_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~69_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~70_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~71_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~72_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~80_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~81_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~73_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~74_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~77_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~78_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~75_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~76_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~79_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~82_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~83_combout\ : std_logic;
SIGNAL \inst1|Equal1~3_combout\ : std_logic;
SIGNAL \inst1|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|Equal1~4_combout\ : std_logic;
SIGNAL \inst5|Mux29~0_combout\ : std_logic;
SIGNAL \inst5|EQ_LAT~combout\ : std_logic;
SIGNAL \inst5|Mux42~2_combout\ : std_logic;
SIGNAL \inst5|Mux42~3_combout\ : std_logic;
SIGNAL \inst5|Mux42~3clkctrl_outclk\ : std_logic;
SIGNAL \inst5|Mux27~0_combout\ : std_logic;
SIGNAL \inst1|Add1~58_combout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux0~1_combout\ : std_logic;
SIGNAL \inst1|Add1~76_combout\ : std_logic;
SIGNAL \inst1|Add1~59_combout\ : std_logic;
SIGNAL \inst1|Add1~60_combout\ : std_logic;
SIGNAL \inst5|Mux25~0clkctrl_outclk\ : std_logic;
SIGNAL \inst1|Add1~62_combout\ : std_logic;
SIGNAL \inst1|Add1~64_combout\ : std_logic;
SIGNAL \inst1|Add1~66_combout\ : std_logic;
SIGNAL \inst1|Add1~68_combout\ : std_logic;
SIGNAL \inst1|Add1~70_combout\ : std_logic;
SIGNAL \inst1|Add1~72_combout\ : std_logic;
SIGNAL \inst1|Add1~74_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[7]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[6]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[5]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[4]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[2]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q[6]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|PC_register_R|Q\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|AddressR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|addressStorage|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sIn:0:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sIn:1:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst1|clkout\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \inst8|bufferIn\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|PCOut\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ALT_INV_inst12~combout\ : std_logic;

BEGIN

memclock <= ww_memclock;
ww_ClockIn <= ClockIn;
ww_PORT1IN <= PORT1IN;
Address <= ww_Address;
ALUO <= ww_ALUO;
PORT1OUT <= ww_PORT1OUT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(9) <= \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(12) <= \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6)
& \inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(11) <= \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(13) <= \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(3) <= \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(14) <= \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(8) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(15) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(2) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(10) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(4) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(5) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(1) <= \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(7) <= \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|PC_register_R|Q\(11) & \inst|PC_register_R|Q\(10) & \inst|PC_register_R|Q\(9) & \inst|PC_register_R|Q\(8) & \inst|PC_register_R|Q\(7) & \inst|PC_register_R|Q\(6) & 
\inst|PC_register_R|Q\(5) & \inst|PC_register_R|Q\(4) & \inst|PC_register_R|Q\(3) & \inst|PC_register_R|Q\(2) & \inst|PC_register_R|Q\(1) & \inst|PC_register_R|Q\(0));

\inst2|altsyncram_component|auto_generated|q_a\(0) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(6) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst11|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \ClockIn~input_o\);

\inst11|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst11|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst11|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst11|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst11|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst11|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst11|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst11|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst11|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst11|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst8|clkO~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst8|clkO~combout\);

\inst12~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst12~combout\);

\inst5|Mux25~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst5|Mux25~0_combout\);

\inst5|Mux42~3clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst5|Mux42~3_combout\);

\inst4|inst1|clkout[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(0));

\inst4|inst1|clkout[14]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(14));

\inst4|inst1|clkout[11]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(11));

\inst4|inst1|clkout[13]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(13));

\inst4|inst1|clkout[10]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(10));

\inst4|inst1|clkout[12]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(12));

\inst4|inst1|clkout[15]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(15));

\inst4|inst1|clkout[18]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(18));

\inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst11|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst4|inst1|clkout[19]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(19));

\inst4|inst1|clkout[20]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(20));

\inst4|inst1|clkout[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(1));

\inst4|inst1|clkout[21]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(21));

\inst4|inst1|clkout[22]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(22));

\inst4|inst1|clkout[16]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(16));

\inst4|inst1|clkout[17]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|inst1|clkout\(17));
\ALT_INV_inst12~combout\ <= NOT \inst12~combout\;

-- Location: IOOBUF_X53_Y16_N9
\memclock~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|clkO~combout\,
	devoe => ww_devoe,
	o => ww_memclock);

-- Location: IOOBUF_X53_Y15_N9
\Address[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(15),
	devoe => ww_devoe,
	o => ww_Address(15));

-- Location: IOOBUF_X7_Y0_N9
\Address[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(14),
	devoe => ww_devoe,
	o => ww_Address(14));

-- Location: IOOBUF_X11_Y0_N16
\Address[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(13),
	devoe => ww_devoe,
	o => ww_Address(13));

-- Location: IOOBUF_X0_Y6_N16
\Address[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(12),
	devoe => ww_devoe,
	o => ww_Address(12));

-- Location: IOOBUF_X0_Y7_N2
\Address[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(11),
	devoe => ww_devoe,
	o => ww_Address(11));

-- Location: IOOBUF_X0_Y8_N23
\Address[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(10),
	devoe => ww_devoe,
	o => ww_Address(10));

-- Location: IOOBUF_X0_Y4_N23
\Address[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(9),
	devoe => ww_devoe,
	o => ww_Address(9));

-- Location: IOOBUF_X0_Y5_N23
\Address[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(8),
	devoe => ww_devoe,
	o => ww_Address(8));

-- Location: IOOBUF_X14_Y0_N2
\Address[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(7),
	devoe => ww_devoe,
	o => ww_Address(7));

-- Location: IOOBUF_X20_Y0_N2
\Address[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(6),
	devoe => ww_devoe,
	o => ww_Address(6));

-- Location: IOOBUF_X18_Y0_N23
\Address[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(5),
	devoe => ww_devoe,
	o => ww_Address(5));

-- Location: IOOBUF_X25_Y0_N16
\Address[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(4),
	devoe => ww_devoe,
	o => ww_Address(4));

-- Location: IOOBUF_X20_Y0_N9
\Address[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(3),
	devoe => ww_devoe,
	o => ww_Address(3));

-- Location: IOOBUF_X5_Y0_N2
\Address[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(2),
	devoe => ww_devoe,
	o => ww_Address(2));

-- Location: IOOBUF_X5_Y0_N9
\Address[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(1),
	devoe => ww_devoe,
	o => ww_Address(1));

-- Location: IOOBUF_X0_Y4_N16
\Address[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(0),
	devoe => ww_devoe,
	o => ww_Address(0));

-- Location: IOOBUF_X18_Y34_N2
\ALUO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~60_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(7));

-- Location: IOOBUF_X36_Y0_N23
\ALUO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~62_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(6));

-- Location: IOOBUF_X20_Y34_N16
\ALUO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~64_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(5));

-- Location: IOOBUF_X23_Y34_N16
\ALUO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~66_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(4));

-- Location: IOOBUF_X29_Y0_N2
\ALUO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~68_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(3));

-- Location: IOOBUF_X1_Y34_N9
\ALUO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~70_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(2));

-- Location: IOOBUF_X47_Y0_N23
\ALUO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~72_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(1));

-- Location: IOOBUF_X7_Y34_N16
\ALUO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Add1~74_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(0));

-- Location: IOOBUF_X18_Y34_N23
\PORT1OUT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(7),
	devoe => ww_devoe,
	o => ww_PORT1OUT(15));

-- Location: IOOBUF_X16_Y34_N16
\PORT1OUT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(6),
	devoe => ww_devoe,
	o => ww_PORT1OUT(14));

-- Location: IOOBUF_X14_Y34_N23
\PORT1OUT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(5),
	devoe => ww_devoe,
	o => ww_PORT1OUT(13));

-- Location: IOOBUF_X3_Y34_N2
\PORT1OUT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(4),
	devoe => ww_devoe,
	o => ww_PORT1OUT(12));

-- Location: IOOBUF_X14_Y34_N16
\PORT1OUT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(3),
	devoe => ww_devoe,
	o => ww_PORT1OUT(11));

-- Location: IOOBUF_X9_Y34_N23
\PORT1OUT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(2),
	devoe => ww_devoe,
	o => ww_PORT1OUT(10));

-- Location: IOOBUF_X20_Y34_N23
\PORT1OUT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(1),
	devoe => ww_devoe,
	o => ww_PORT1OUT(9));

-- Location: IOOBUF_X16_Y34_N9
\PORT1OUT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(0),
	devoe => ww_devoe,
	o => ww_PORT1OUT(8));

-- Location: IOOBUF_X0_Y10_N23
\PORT1OUT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(7),
	devoe => ww_devoe,
	o => ww_PORT1OUT(7));

-- Location: IOOBUF_X0_Y28_N9
\PORT1OUT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(6),
	devoe => ww_devoe,
	o => ww_PORT1OUT(6));

-- Location: IOOBUF_X0_Y26_N16
\PORT1OUT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(5),
	devoe => ww_devoe,
	o => ww_PORT1OUT(5));

-- Location: IOOBUF_X0_Y25_N9
\PORT1OUT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(4),
	devoe => ww_devoe,
	o => ww_PORT1OUT(4));

-- Location: IOOBUF_X40_Y34_N2
\PORT1OUT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(3),
	devoe => ww_devoe,
	o => ww_PORT1OUT(3));

-- Location: IOOBUF_X49_Y34_N9
\PORT1OUT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(2),
	devoe => ww_devoe,
	o => ww_PORT1OUT(2));

-- Location: IOOBUF_X49_Y34_N2
\PORT1OUT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(1),
	devoe => ww_devoe,
	o => ww_PORT1OUT(1));

-- Location: IOOBUF_X38_Y34_N16
\PORT1OUT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(0),
	devoe => ww_devoe,
	o => ww_PORT1OUT(0));

-- Location: IOOBUF_X23_Y34_N23
\Data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(7),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(7));

-- Location: IOOBUF_X7_Y34_N2
\Data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(6),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(6));

-- Location: IOOBUF_X11_Y34_N2
\Data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(5),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(5));

-- Location: IOOBUF_X7_Y34_N9
\Data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(4),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(4));

-- Location: IOOBUF_X5_Y34_N16
\Data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(3),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(3));

-- Location: IOOBUF_X16_Y34_N2
\Data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(2),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(2));

-- Location: IOOBUF_X9_Y34_N9
\Data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(1),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(1));

-- Location: IOOBUF_X20_Y34_N9
\Data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(0),
	oe => VCC,
	devoe => ww_devoe,
	o => Data(0));

-- Location: IOIBUF_X27_Y0_N22
\ClockIn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ClockIn,
	o => \ClockIn~input_o\);

-- Location: PLL_4
\inst11|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "on",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst11|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst11|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \inst11|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \inst11|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst11|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y20_N0
inst12 : cycloneive_lcell_comb
-- Equation(s):
-- \inst12~combout\ = LCELL((\inst11|altpll_component|auto_generated|wire_pll1_locked\ & GLOBAL(\inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \inst11|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \inst12~combout\);

-- Location: CLKCTRL_G3
\inst12~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst12~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst12~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y16_N6
\inst|PC_register_R|Q[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[0]~12_combout\ = \inst|PC_register_R|Q\(0) $ (VCC)
-- \inst|PC_register_R|Q[0]~13\ = CARRY(\inst|PC_register_R|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|Q\(0),
	datad => VCC,
	combout => \inst|PC_register_R|Q[0]~12_combout\,
	cout => \inst|PC_register_R|Q[0]~13\);

-- Location: LCCOMB_X28_Y16_N8
\inst|PC_register_R|Q[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[1]~14_combout\ = (\inst|PC_register_R|Q\(1) & (!\inst|PC_register_R|Q[0]~13\)) # (!\inst|PC_register_R|Q\(1) & ((\inst|PC_register_R|Q[0]~13\) # (GND)))
-- \inst|PC_register_R|Q[1]~15\ = CARRY((!\inst|PC_register_R|Q[0]~13\) # (!\inst|PC_register_R|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|Q\(1),
	datad => VCC,
	cin => \inst|PC_register_R|Q[0]~13\,
	combout => \inst|PC_register_R|Q[1]~14_combout\,
	cout => \inst|PC_register_R|Q[1]~15\);

-- Location: LCCOMB_X28_Y16_N10
\inst|PC_register_R|Q[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[2]~16_combout\ = (\inst|PC_register_R|Q\(2) & (\inst|PC_register_R|Q[1]~15\ $ (GND))) # (!\inst|PC_register_R|Q\(2) & (!\inst|PC_register_R|Q[1]~15\ & VCC))
-- \inst|PC_register_R|Q[2]~17\ = CARRY((\inst|PC_register_R|Q\(2) & !\inst|PC_register_R|Q[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|Q\(2),
	datad => VCC,
	cin => \inst|PC_register_R|Q[1]~15\,
	combout => \inst|PC_register_R|Q[2]~16_combout\,
	cout => \inst|PC_register_R|Q[2]~17\);

-- Location: LCCOMB_X28_Y16_N12
\inst|PC_register_R|Q[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[3]~18_combout\ = (\inst|PC_register_R|Q\(3) & (!\inst|PC_register_R|Q[2]~17\)) # (!\inst|PC_register_R|Q\(3) & ((\inst|PC_register_R|Q[2]~17\) # (GND)))
-- \inst|PC_register_R|Q[3]~19\ = CARRY((!\inst|PC_register_R|Q[2]~17\) # (!\inst|PC_register_R|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|Q\(3),
	datad => VCC,
	cin => \inst|PC_register_R|Q[2]~17\,
	combout => \inst|PC_register_R|Q[3]~18_combout\,
	cout => \inst|PC_register_R|Q[3]~19\);

-- Location: LCCOMB_X28_Y16_N14
\inst|PC_register_R|Q[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[4]~20_combout\ = (\inst|PC_register_R|Q\(4) & (\inst|PC_register_R|Q[3]~19\ $ (GND))) # (!\inst|PC_register_R|Q\(4) & (!\inst|PC_register_R|Q[3]~19\ & VCC))
-- \inst|PC_register_R|Q[4]~21\ = CARRY((\inst|PC_register_R|Q\(4) & !\inst|PC_register_R|Q[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(4),
	datad => VCC,
	cin => \inst|PC_register_R|Q[3]~19\,
	combout => \inst|PC_register_R|Q[4]~20_combout\,
	cout => \inst|PC_register_R|Q[4]~21\);

-- Location: LCCOMB_X28_Y16_N16
\inst|PC_register_R|Q[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[5]~22_combout\ = (\inst|PC_register_R|Q\(5) & (!\inst|PC_register_R|Q[4]~21\)) # (!\inst|PC_register_R|Q\(5) & ((\inst|PC_register_R|Q[4]~21\) # (GND)))
-- \inst|PC_register_R|Q[5]~23\ = CARRY((!\inst|PC_register_R|Q[4]~21\) # (!\inst|PC_register_R|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(5),
	datad => VCC,
	cin => \inst|PC_register_R|Q[4]~21\,
	combout => \inst|PC_register_R|Q[5]~22_combout\,
	cout => \inst|PC_register_R|Q[5]~23\);

-- Location: LCCOMB_X28_Y16_N18
\inst|PC_register_R|Q[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[6]~24_combout\ = (\inst|PC_register_R|Q\(6) & (\inst|PC_register_R|Q[5]~23\ $ (GND))) # (!\inst|PC_register_R|Q\(6) & (!\inst|PC_register_R|Q[5]~23\ & VCC))
-- \inst|PC_register_R|Q[6]~25\ = CARRY((\inst|PC_register_R|Q\(6) & !\inst|PC_register_R|Q[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(6),
	datad => VCC,
	cin => \inst|PC_register_R|Q[5]~23\,
	combout => \inst|PC_register_R|Q[6]~24_combout\,
	cout => \inst|PC_register_R|Q[6]~25\);

-- Location: LCCOMB_X28_Y16_N20
\inst|PC_register_R|Q[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[7]~26_combout\ = (\inst|PC_register_R|Q\(7) & (!\inst|PC_register_R|Q[6]~25\)) # (!\inst|PC_register_R|Q\(7) & ((\inst|PC_register_R|Q[6]~25\) # (GND)))
-- \inst|PC_register_R|Q[7]~27\ = CARRY((!\inst|PC_register_R|Q[6]~25\) # (!\inst|PC_register_R|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(7),
	datad => VCC,
	cin => \inst|PC_register_R|Q[6]~25\,
	combout => \inst|PC_register_R|Q[7]~26_combout\,
	cout => \inst|PC_register_R|Q[7]~27\);

-- Location: LCCOMB_X28_Y16_N22
\inst|PC_register_R|Q[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[8]~28_combout\ = (\inst|PC_register_R|Q\(8) & (\inst|PC_register_R|Q[7]~27\ $ (GND))) # (!\inst|PC_register_R|Q\(8) & (!\inst|PC_register_R|Q[7]~27\ & VCC))
-- \inst|PC_register_R|Q[8]~29\ = CARRY((\inst|PC_register_R|Q\(8) & !\inst|PC_register_R|Q[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|Q\(8),
	datad => VCC,
	cin => \inst|PC_register_R|Q[7]~27\,
	combout => \inst|PC_register_R|Q[8]~28_combout\,
	cout => \inst|PC_register_R|Q[8]~29\);

-- Location: LCCOMB_X28_Y16_N24
\inst|PC_register_R|Q[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[9]~30_combout\ = (\inst|PC_register_R|Q\(9) & (!\inst|PC_register_R|Q[8]~29\)) # (!\inst|PC_register_R|Q\(9) & ((\inst|PC_register_R|Q[8]~29\) # (GND)))
-- \inst|PC_register_R|Q[9]~31\ = CARRY((!\inst|PC_register_R|Q[8]~29\) # (!\inst|PC_register_R|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(9),
	datad => VCC,
	cin => \inst|PC_register_R|Q[8]~29\,
	combout => \inst|PC_register_R|Q[9]~30_combout\,
	cout => \inst|PC_register_R|Q[9]~31\);

-- Location: LCCOMB_X28_Y16_N26
\inst|PC_register_R|Q[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[10]~32_combout\ = (\inst|PC_register_R|Q\(10) & (\inst|PC_register_R|Q[9]~31\ $ (GND))) # (!\inst|PC_register_R|Q\(10) & (!\inst|PC_register_R|Q[9]~31\ & VCC))
-- \inst|PC_register_R|Q[10]~33\ = CARRY((\inst|PC_register_R|Q\(10) & !\inst|PC_register_R|Q[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(10),
	datad => VCC,
	cin => \inst|PC_register_R|Q[9]~31\,
	combout => \inst|PC_register_R|Q[10]~32_combout\,
	cout => \inst|PC_register_R|Q[10]~33\);

-- Location: LCCOMB_X28_Y16_N28
\inst|PC_register_R|Q[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[11]~34_combout\ = \inst|PC_register_R|Q\(11) $ (\inst|PC_register_R|Q[10]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|Q\(11),
	cin => \inst|PC_register_R|Q[10]~33\,
	combout => \inst|PC_register_R|Q[11]~34_combout\);

-- Location: M9K_X22_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000328AA8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000228A10",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008240",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y20_N10
\inst5|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(9),
	combout => \inst5|Mux13~0_combout\);

-- Location: LCCOMB_X24_Y20_N22
\inst5|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux13~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst5|Mux13~0_combout\,
	combout => \inst5|Mux13~4_combout\);

-- Location: LCCOMB_X25_Y20_N22
\inst5|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(9))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst5|Mux13~5_combout\);

-- Location: LCCOMB_X24_Y20_N28
\inst5|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst5|Mux13~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux13~5_combout\,
	combout => \inst5|Mux13~6_combout\);

-- Location: LCCOMB_X24_Y20_N2
\inst5|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~7_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|Mux13~6_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst5|Mux13~6_combout\,
	combout => \inst5|Mux13~7_combout\);

-- Location: LCCOMB_X24_Y20_N14
\inst5|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(9))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst5|Mux13~1_combout\);

-- Location: LCCOMB_X24_Y20_N4
\inst5|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux13~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst5|Mux13~1_combout\,
	datad => \inst5|Mux13~0_combout\,
	combout => \inst5|Mux13~2_combout\);

-- Location: LCCOMB_X24_Y20_N12
\inst5|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(9))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst5|Mux13~2_combout\,
	combout => \inst5|Mux13~3_combout\);

-- Location: LCCOMB_X24_Y20_N30
\inst5|Mux13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux13~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux13~7_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst5|Mux13~7_combout\,
	datad => \inst5|Mux13~3_combout\,
	combout => \inst5|Mux13~combout\);

-- Location: LCCOMB_X23_Y19_N14
\inst5|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(10))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst5|Mux12~4_combout\);

-- Location: LCCOMB_X23_Y19_N24
\inst5|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~5_combout\ = (\inst5|Mux12~4_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Mux12~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux12~5_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst5|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(10) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux12~0_combout\);

-- Location: LCCOMB_X23_Y19_N6
\inst5|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux12~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux12~0_combout\,
	combout => \inst5|Mux12~3_combout\);

-- Location: LCCOMB_X23_Y19_N4
\inst5|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|Mux12~5_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux12~5_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst5|Mux12~3_combout\,
	combout => \inst5|Mux12~6_combout\);

-- Location: LCCOMB_X23_Y19_N10
\inst5|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux12~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst5|Mux12~0_combout\,
	datad => \inst5|Mux12~0_combout\,
	combout => \inst5|Mux12~1_combout\);

-- Location: LCCOMB_X23_Y19_N28
\inst5|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(10))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst5|Mux12~1_combout\,
	combout => \inst5|Mux12~2_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst5|Mux12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux12~6_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst5|Mux12~6_combout\,
	datad => \inst5|Mux12~2_combout\,
	combout => \inst5|Mux12~combout\);

-- Location: LCCOMB_X23_Y20_N8
\inst5|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(8)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux14~1_combout\);

-- Location: LCCOMB_X23_Y20_N20
\inst5|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(8) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux14~0_combout\);

-- Location: LCCOMB_X23_Y20_N22
\inst5|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux14~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst5|Mux14~1_combout\,
	datad => \inst5|Mux14~0_combout\,
	combout => \inst5|Mux14~2_combout\);

-- Location: LCCOMB_X23_Y20_N24
\inst5|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(8))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datac => \inst5|Mux14~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux14~3_combout\);

-- Location: LCCOMB_X23_Y20_N26
\inst5|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux14~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux14~0_combout\,
	combout => \inst5|Mux14~4_combout\);

-- Location: LCCOMB_X23_Y20_N2
\inst5|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(8))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux14~5_combout\);

-- Location: LCCOMB_X23_Y20_N28
\inst5|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst5|Mux14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux14~5_combout\,
	combout => \inst5|Mux14~6_combout\);

-- Location: LCCOMB_X23_Y20_N18
\inst5|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~7_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|Mux14~6_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux14~4_combout\,
	datad => \inst5|Mux14~6_combout\,
	combout => \inst5|Mux14~7_combout\);

-- Location: LCCOMB_X23_Y20_N10
\inst5|Mux14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux14~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux14~7_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux14~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst5|Mux14~7_combout\,
	combout => \inst5|Mux14~combout\);

-- Location: LCCOMB_X24_Y20_N18
\inst5|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst5|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y20_N8
\inst5|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux11~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(11),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux11~0_combout\,
	combout => \inst5|Mux11~3_combout\);

-- Location: LCCOMB_X24_Y20_N0
\inst5|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(11)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst5|Mux11~4_combout\);

-- Location: LCCOMB_X24_Y20_N26
\inst5|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst5|Mux11~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux11~4_combout\,
	combout => \inst5|Mux11~5_combout\);

-- Location: LCCOMB_X24_Y20_N16
\inst5|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|Mux11~5_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst5|Mux11~5_combout\,
	combout => \inst5|Mux11~6_combout\);

-- Location: LCCOMB_X24_Y20_N6
\inst5|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux11~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux11~0_combout\,
	combout => \inst5|Mux11~1_combout\);

-- Location: LCCOMB_X24_Y20_N24
\inst5|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst2|altsyncram_component|auto_generated|q_a\(11)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~1_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst5|Mux11~2_combout\);

-- Location: LCCOMB_X24_Y20_N20
\inst5|Mux11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux11~6_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~6_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst5|Mux11~2_combout\,
	combout => \inst5|Mux11~combout\);

-- Location: LCCOMB_X24_Y24_N6
\inst4|inst4|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~15_combout\ = (\inst5|Mux14~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & \inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|Equal0~15_combout\);

-- Location: LCCOMB_X25_Y20_N6
\inst5|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux22~1_combout\);

-- Location: LCCOMB_X26_Y20_N4
\inst5|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux22~0_combout\);

-- Location: LCCOMB_X26_Y20_N18
\inst5|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux22~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~1_combout\,
	datac => \inst5|Mux22~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux22~2_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst5|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(0))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux22~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst5|Mux22~2_combout\,
	combout => \inst5|Mux22~3_combout\);

-- Location: LCCOMB_X26_Y20_N12
\inst5|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~5_combout\ = ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux22~5_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst5|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux22~0_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux22~4_combout\);

-- Location: LCCOMB_X26_Y20_N8
\inst5|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|Mux22~5_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~5_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst5|Mux22~4_combout\,
	combout => \inst5|Mux22~6_combout\);

-- Location: LCCOMB_X26_Y20_N6
\inst5|Mux22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux22~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux22~6_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~3_combout\,
	datac => \inst5|Mux22~6_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst5|Mux22~combout\);

-- Location: LCCOMB_X23_Y19_N16
\inst5|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst5|Mux18~0_combout\);

-- Location: LCCOMB_X23_Y19_N22
\inst5|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux18~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst5|Mux18~0_combout\,
	combout => \inst5|Mux18~3_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst5|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst5|Mux18~4_combout\);

-- Location: LCCOMB_X23_Y19_N8
\inst5|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|Mux18~4_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux18~3_combout\,
	datad => \inst5|Mux18~4_combout\,
	combout => \inst5|Mux18~5_combout\);

-- Location: LCCOMB_X23_Y19_N2
\inst5|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux18~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux18~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux18~0_combout\,
	combout => \inst5|Mux18~1_combout\);

-- Location: LCCOMB_X23_Y19_N20
\inst5|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(4))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst5|Mux18~1_combout\,
	combout => \inst5|Mux18~2_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst5|Mux18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux18~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux18~5_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst5|Mux18~5_combout\,
	datad => \inst5|Mux18~2_combout\,
	combout => \inst5|Mux18~combout\);

-- Location: LCCOMB_X21_Y20_N30
\inst5|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst2|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux17~4_combout\);

-- Location: LCCOMB_X21_Y20_N18
\inst5|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux17~0_combout\);

-- Location: LCCOMB_X21_Y20_N26
\inst5|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux17~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst5|Mux17~0_combout\,
	combout => \inst5|Mux17~3_combout\);

-- Location: LCCOMB_X21_Y20_N10
\inst5|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|Mux17~4_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~4_combout\,
	datac => \inst5|Mux17~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux17~5_combout\);

-- Location: LCCOMB_X21_Y20_N22
\inst5|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux17~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux17~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux17~0_combout\,
	combout => \inst5|Mux17~1_combout\);

-- Location: LCCOMB_X21_Y20_N24
\inst5|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(5))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst5|Mux17~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux17~2_combout\);

-- Location: LCCOMB_X21_Y20_N0
\inst5|Mux17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux17~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux17~5_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~5_combout\,
	datac => \inst5|Mux17~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst5|Mux17~combout\);

-- Location: LCCOMB_X26_Y19_N30
\inst5|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux19~4_combout\);

-- Location: LCCOMB_X26_Y19_N2
\inst5|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst5|Mux19~0_combout\);

-- Location: LCCOMB_X26_Y19_N12
\inst5|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux19~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst5|Mux19~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux19~3_combout\);

-- Location: LCCOMB_X26_Y19_N22
\inst5|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|Mux19~4_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux19~4_combout\,
	datad => \inst5|Mux19~3_combout\,
	combout => \inst5|Mux19~5_combout\);

-- Location: LCCOMB_X26_Y19_N14
\inst5|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux19~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~0_combout\,
	datac => \inst5|Mux19~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux19~1_combout\);

-- Location: LCCOMB_X26_Y19_N18
\inst5|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(3))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst5|Mux19~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux19~2_combout\);

-- Location: LCCOMB_X26_Y19_N24
\inst5|Mux19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux19~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux19~5_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~5_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst5|Mux19~2_combout\,
	combout => \inst5|Mux19~combout\);

-- Location: LCCOMB_X23_Y20_N4
\inst5|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux20~4_combout\);

-- Location: LCCOMB_X23_Y20_N6
\inst5|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux20~0_combout\);

-- Location: LCCOMB_X23_Y20_N0
\inst5|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux20~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux20~0_combout\,
	combout => \inst5|Mux20~3_combout\);

-- Location: LCCOMB_X23_Y20_N14
\inst5|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|Mux20~4_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux20~4_combout\,
	datad => \inst5|Mux20~3_combout\,
	combout => \inst5|Mux20~5_combout\);

-- Location: LCCOMB_X23_Y20_N12
\inst5|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux20~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux20~0_combout\,
	combout => \inst5|Mux20~1_combout\);

-- Location: LCCOMB_X23_Y20_N16
\inst5|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(2))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst5|Mux20~1_combout\,
	combout => \inst5|Mux20~2_combout\);

-- Location: LCCOMB_X23_Y20_N30
\inst5|Mux20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux20~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux20~5_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst5|Mux20~5_combout\,
	datad => \inst5|Mux20~2_combout\,
	combout => \inst5|Mux20~combout\);

-- Location: LCCOMB_X30_Y20_N28
\inst4|inst5|Equal0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~30_combout\ = (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|Equal0~30_combout\);

-- Location: LCCOMB_X26_Y19_N16
\inst5|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux21~0_combout\);

-- Location: LCCOMB_X26_Y19_N6
\inst5|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux21~0_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux21~0_combout\,
	datac => \inst5|Mux21~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux21~1_combout\);

-- Location: LCCOMB_X26_Y19_N10
\inst5|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(1))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst5|Mux21~1_combout\,
	combout => \inst5|Mux21~2_combout\);

-- Location: LCCOMB_X26_Y19_N4
\inst5|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux21~4_combout\);

-- Location: LCCOMB_X26_Y19_N20
\inst5|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux21~0_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst2|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux21~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux21~3_combout\);

-- Location: LCCOMB_X26_Y19_N28
\inst5|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|Mux21~4_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux21~4_combout\,
	datad => \inst5|Mux21~3_combout\,
	combout => \inst5|Mux21~5_combout\);

-- Location: LCCOMB_X26_Y19_N0
\inst5|Mux21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux21~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux21~5_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~2_combout\,
	datab => \inst5|Mux21~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst5|Mux21~combout\);

-- Location: LCCOMB_X30_Y21_N4
\inst4|inst5|Equal0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~47_combout\ = (\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~30_combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|Equal0~30_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~47_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst5|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux1~0_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst2|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux1~0_combout\);

-- Location: LCCOMB_X26_Y20_N30
\inst5|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux16~0_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst5|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux16~0_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst2|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux16~4_combout\);

-- Location: LCCOMB_X26_Y20_N20
\inst5|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(6))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux16~5_combout\);

-- Location: LCCOMB_X26_Y20_N10
\inst5|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~6_combout\ = (\inst5|Mux16~5_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Mux16~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux16~6_combout\);

-- Location: LCCOMB_X26_Y20_N16
\inst5|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~7_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|Mux16~6_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst5|Mux16~6_combout\,
	combout => \inst5|Mux16~7_combout\);

-- Location: LCCOMB_X26_Y20_N2
\inst5|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(6))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux16~1_combout\);

-- Location: LCCOMB_X26_Y20_N24
\inst5|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux16~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~1_combout\,
	datac => \inst5|Mux16~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux16~2_combout\);

-- Location: LCCOMB_X26_Y20_N28
\inst5|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(6))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & ((\inst5|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst5|Mux16~2_combout\,
	combout => \inst5|Mux16~3_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst5|Mux16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux16~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux16~7_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~7_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst5|Mux16~3_combout\,
	combout => \inst5|Mux16~combout\);

-- Location: LCCOMB_X25_Y20_N4
\inst5|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst5|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst5|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~4_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux15~0_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst2|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst5|Mux15~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst5|Mux15~4_combout\);

-- Location: LCCOMB_X25_Y20_N20
\inst5|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~5_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(7)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst5|Mux15~5_combout\);

-- Location: LCCOMB_X25_Y20_N0
\inst5|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst5|Mux15~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst5|Mux15~5_combout\,
	combout => \inst5|Mux15~6_combout\);

-- Location: LCCOMB_X25_Y20_N26
\inst5|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~7_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|Mux15~6_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux15~4_combout\,
	datad => \inst5|Mux15~6_combout\,
	combout => \inst5|Mux15~7_combout\);

-- Location: LCCOMB_X25_Y20_N18
\inst5|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(7)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst5|Mux15~1_combout\);

-- Location: LCCOMB_X25_Y20_N30
\inst5|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|Mux15~1_combout\))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst5|Mux15~0_combout\,
	datad => \inst5|Mux15~1_combout\,
	combout => \inst5|Mux15~2_combout\);

-- Location: LCCOMB_X25_Y20_N24
\inst5|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~3_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & ((!\inst2|altsyncram_component|auto_generated|q_a\(7)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst5|Mux15~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst5|Mux15~3_combout\);

-- Location: LCCOMB_X25_Y20_N28
\inst5|Mux15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux15~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux15~7_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst5|Mux15~7_combout\,
	datad => \inst5|Mux15~3_combout\,
	combout => \inst5|Mux15~combout\);

-- Location: LCCOMB_X29_Y17_N28
\inst4|inst1|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~17_combout\ = (\inst12~combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~17_combout\);

-- Location: LCCOMB_X21_Y20_N28
\inst5|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux26~1_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13)) # (\inst2|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux26~1_combout\);

-- Location: LCCOMB_X21_Y20_N4
\inst5|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux10~0_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux10~0_combout\);

-- Location: LCCOMB_X21_Y20_N8
\inst5|Mux10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux10~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|Mux26~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux26~1_combout\,
	datac => \inst5|Mux10~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst5|Mux10~combout\);

-- Location: LCCOMB_X27_Y20_N0
inst6 : cycloneive_lcell_comb
-- Equation(s):
-- \inst6~combout\ = (\inst5|Mux10~combout\ & \inst12~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Mux10~combout\,
	datad => \inst12~combout\,
	combout => \inst6~combout\);

-- Location: LCCOMB_X30_Y21_N26
\inst4|inst1|clkout[61]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(61) = LCELL((\inst4|inst4|Equal0~15_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst4|inst5|Equal0~47_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~15_combout\ & (\inst4|inst5|Equal0~47_combout\ & 
-- ((\inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~15_combout\,
	datab => \inst4|inst5|Equal0~47_combout\,
	datac => \inst4|inst1|process_0~17_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(61));

-- Location: LCCOMB_X26_Y19_N8
\inst5|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux25~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst5|Mux25~0_combout\);

-- Location: LCCOMB_X24_Y21_N10
\inst4|inst4|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~0_combout\ = (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y18_N12
\inst4|inst5|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~0_combout\ = (!\inst5|Mux20~combout\ & (\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y18_N6
\inst4|inst5|Equal0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~32_combout\ = (\inst4|inst5|Equal0~0_combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~0_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~32_combout\);

-- Location: LCCOMB_X24_Y18_N10
\inst4|inst1|clkout[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(25) = LCELL((\inst4|inst4|Equal0~0_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst4|inst5|Equal0~32_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~0_combout\ & (\inst4|inst5|Equal0~32_combout\ & 
-- ((\inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~0_combout\,
	datab => \inst4|inst5|Equal0~32_combout\,
	datac => \inst4|inst1|process_0~17_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(25));

-- Location: LCCOMB_X25_Y18_N22
\inst4|inst2|output[25][0]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[25][0]~144_combout\ = (\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[25][0]~144_combout\);

-- Location: LCCOMB_X24_Y18_N8
\inst4|inst6|output[25][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[25][0]~144_combout\) # ((\inst4|inst5|Equal0~32_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~32_combout\ & (\inst8|dataOut[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~32_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][6]~combout\);

-- Location: FF_X24_Y18_N9
\inst4|inst7|GEN_REG:25:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(6));

-- Location: LCCOMB_X25_Y23_N10
\inst4|inst5|Equal0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~26_combout\ = (!\inst5|Mux20~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|Equal0~26_combout\);

-- Location: LCCOMB_X25_Y23_N8
\inst4|inst5|Equal0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~35_combout\ = (\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~26_combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst4|inst5|Equal0~26_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~35_combout\);

-- Location: LCCOMB_X24_Y23_N16
\inst4|inst4|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~13_combout\ = (\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~13_combout\);

-- Location: LCCOMB_X28_Y18_N22
\inst4|inst1|clkout[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(57) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~35_combout\) # ((\inst4|inst1|process_0~17_combout\ & \inst4|inst4|Equal0~13_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~17_combout\ & 
-- ((\inst4|inst4|Equal0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~17_combout\,
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst4|inst4|Equal0~13_combout\,
	combout => \inst4|inst1|clkout\(57));

-- Location: LCCOMB_X28_Y18_N0
\inst4|inst2|output[57][0]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[57][0]~147_combout\ = (\inst4|inst4|Equal0~13_combout\ & (\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~13_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[57][0]~147_combout\);

-- Location: LCCOMB_X28_Y18_N4
\inst4|inst6|output[57][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[57][0]~147_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~35_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst4|inst2|output[57][0]~147_combout\,
	combout => \inst4|inst6|output[57][6]~combout\);

-- Location: FF_X28_Y18_N5
\inst4|inst7|GEN_REG:57:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(6));

-- Location: LCCOMB_X24_Y23_N22
\inst4|inst4|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~8_combout\ = (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|Equal0~8_combout\);

-- Location: LCCOMB_X24_Y21_N30
\inst4|inst5|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~16_combout\ = (!\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|Equal0~16_combout\);

-- Location: LCCOMB_X29_Y19_N26
\inst4|inst5|Equal0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~34_combout\ = (\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & \inst4|inst5|Equal0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~16_combout\,
	combout => \inst4|inst5|Equal0~34_combout\);

-- Location: LCCOMB_X29_Y19_N0
\inst4|inst1|clkout[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(9) = LCELL((\inst4|inst4|Equal0~8_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~34_combout\)))) # (!\inst4|inst4|Equal0~8_combout\ & (\inst6~combout\ & (\inst4|inst5|Equal0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~8_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(9));

-- Location: LCCOMB_X29_Y19_N18
\inst4|inst2|output[9][0]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[9][0]~146_combout\ = (\inst4|inst4|Equal0~8_combout\ & (\inst5|Mux1~0_combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~8_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[9][0]~146_combout\);

-- Location: LCCOMB_X29_Y19_N12
\inst4|inst6|output[9][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[9][0]~146_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~34_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst4|inst2|output[9][0]~146_combout\,
	combout => \inst4|inst6|output[9][6]~combout\);

-- Location: FF_X29_Y19_N13
\inst4|inst7|GEN_REG:9:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N10
\inst4|inst5|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~10_combout\ = (!\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|Equal0~10_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst4|inst5|Equal0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~33_combout\ = (\inst4|inst5|Equal0~10_combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~10_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~33_combout\);

-- Location: LCCOMB_X23_Y22_N4
\inst4|inst4|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~5_combout\ = (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~5_combout\);

-- Location: LCCOMB_X26_Y18_N24
\inst4|inst1|clkout[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(41) = LCELL((\inst4|inst5|Equal0~33_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~5_combout\ & \inst4|inst1|process_0~17_combout\)))) # (!\inst4|inst5|Equal0~33_combout\ & (\inst4|inst4|Equal0~5_combout\ & 
-- ((\inst4|inst1|process_0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~33_combout\,
	datab => \inst4|inst4|Equal0~5_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(41));

-- Location: LCCOMB_X26_Y25_N14
\inst4|inst2|output[41][0]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[41][0]~145_combout\ = (\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & (!\inst5|Mux15~combout\ & \inst4|inst4|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~5_combout\,
	combout => \inst4|inst2|output[41][0]~145_combout\);

-- Location: LCCOMB_X26_Y18_N12
\inst4|inst6|output[41][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][6]~combout\ = (\inst4|inst5|Equal0~33_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst4|inst5|Equal0~33_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~33_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][6]~combout\);

-- Location: FF_X26_Y18_N13
\inst4|inst7|GEN_REG:41:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(6));

-- Location: LCCOMB_X21_Y18_N0
\inst4|inst5|outputs[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~42_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:41:REGX|Q\(6))))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(6) & (!\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|Q\(6),
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:41:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~42_combout\);

-- Location: LCCOMB_X21_Y18_N26
\inst4|inst5|outputs[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~43_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~42_combout\ & ((\inst4|inst7|GEN_REG:57:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~42_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(6))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[6]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|Q\(6),
	datab => \inst4|inst7|GEN_REG:57:REGX|Q\(6),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[6]~42_combout\,
	combout => \inst4|inst5|outputs[6]~43_combout\);

-- Location: LCCOMB_X23_Y23_N20
\inst4|inst4|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~3_combout\ = (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y23_N8
\inst4|inst5|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~6_combout\ = (\inst5|Mux18~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y23_N20
\inst4|inst5|Equal0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~44_combout\ = (\inst4|inst5|Equal0~6_combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~6_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~44_combout\);

-- Location: LCCOMB_X31_Y23_N20
\inst4|inst1|clkout[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(29) = LCELL((\inst4|inst4|Equal0~3_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst4|inst5|Equal0~44_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~3_combout\ & (\inst4|inst5|Equal0~44_combout\ & 
-- ((\inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~3_combout\,
	datab => \inst4|inst5|Equal0~44_combout\,
	datac => \inst4|inst1|process_0~17_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(29));

-- Location: LCCOMB_X31_Y23_N18
\inst4|inst2|output[29][0]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[29][0]~156_combout\ = (\inst5|Mux1~0_combout\ & (!\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & \inst4|inst4|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|Equal0~3_combout\,
	combout => \inst4|inst2|output[29][0]~156_combout\);

-- Location: LCCOMB_X31_Y23_N6
\inst4|inst6|output[29][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[29][0]~156_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~44_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~44_combout\,
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][6]~combout\);

-- Location: FF_X31_Y23_N7
\inst4|inst7|GEN_REG:29:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N14
\inst4|inst5|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~14_combout\ = (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|Equal0~14_combout\);

-- Location: LCCOMB_X31_Y20_N24
\inst4|inst5|Equal0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~45_combout\ = (\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & \inst4|inst5|Equal0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~14_combout\,
	combout => \inst4|inst5|Equal0~45_combout\);

-- Location: LCCOMB_X23_Y24_N28
\inst4|inst4|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~7_combout\ = (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y20_N30
\inst4|inst1|clkout[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(45) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~45_combout\) # ((\inst4|inst1|process_0~17_combout\ & \inst4|inst4|Equal0~7_combout\)))) # (!\inst6~combout\ & (((\inst4|inst1|process_0~17_combout\ & 
-- \inst4|inst4|Equal0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~45_combout\,
	datac => \inst4|inst1|process_0~17_combout\,
	datad => \inst4|inst4|Equal0~7_combout\,
	combout => \inst4|inst1|clkout\(45));

-- Location: LCCOMB_X34_Y20_N16
\inst4|inst2|output[45][0]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[45][0]~157_combout\ = (\inst4|inst4|Equal0~7_combout\ & (\inst5|Mux1~0_combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~7_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[45][0]~157_combout\);

-- Location: LCCOMB_X31_Y20_N22
\inst4|inst6|output[45][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[45][0]~157_combout\) # ((\inst4|inst5|Equal0~45_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~45_combout\ & ((\inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~45_combout\,
	datac => \inst4|inst2|output[45][0]~157_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[45][6]~combout\);

-- Location: FF_X31_Y20_N23
\inst4|inst7|GEN_REG:45:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N24
\inst4|inst5|Equal0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~22_combout\ = (\inst5|Mux19~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|Equal0~22_combout\);

-- Location: LCCOMB_X31_Y19_N14
\inst4|inst5|Equal0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~46_combout\ = (\inst4|inst5|Equal0~22_combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~22_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~46_combout\);

-- Location: LCCOMB_X31_Y19_N26
\inst4|inst4|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~11_combout\ = (!\inst5|Mux12~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux11~combout\ & \inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|Equal0~11_combout\);

-- Location: LCCOMB_X31_Y19_N18
\inst4|inst1|clkout[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(13) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~46_combout\) # ((\inst4|inst4|Equal0~11_combout\ & \inst4|inst1|process_0~17_combout\)))) # (!\inst6~combout\ & (((\inst4|inst4|Equal0~11_combout\ & 
-- \inst4|inst1|process_0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~46_combout\,
	datac => \inst4|inst4|Equal0~11_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(13));

-- Location: CLKCTRL_G6
\inst4|inst1|clkout[13]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[13]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[13]~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y19_N18
\inst4|inst2|output[13][0]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[13][0]~158_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~11_combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~11_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[13][0]~158_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst4|inst6|output[13][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~46_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[13][0]~158_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[13][0]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~46_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][6]~combout\);

-- Location: FF_X32_Y19_N21
\inst4|inst7|GEN_REG:13:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(6));

-- Location: LCCOMB_X21_Y18_N2
\inst4|inst5|outputs[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~49_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(6))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|Q\(6),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:13:REGX|Q\(6),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[6]~49_combout\);

-- Location: LCCOMB_X21_Y18_N4
\inst4|inst5|outputs[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~50_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~49_combout\ & ((\inst4|inst7|GEN_REG:61:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~49_combout\ & (\inst4|inst7|GEN_REG:29:REGX|Q\(6))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[6]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|Q\(6),
	datab => \inst4|inst7|GEN_REG:61:REGX|Q\(6),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[6]~49_combout\,
	combout => \inst4|inst5|outputs[6]~50_combout\);

-- Location: LCCOMB_X25_Y19_N2
\inst4|inst5|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~8_combout\ = (\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & !\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|Equal0~8_combout\);

-- Location: LCCOMB_X28_Y17_N14
\inst4|inst5|Equal0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~36_combout\ = (\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & \inst4|inst5|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~8_combout\,
	combout => \inst4|inst5|Equal0~36_combout\);

-- Location: LCCOMB_X27_Y21_N4
\inst4|inst4|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~4_combout\ = (!\inst5|Mux12~combout\ & (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y17_N4
\inst4|inst1|clkout[37]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(37) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~36_combout\) # ((\inst4|inst4|Equal0~4_combout\ & \inst4|inst1|process_0~17_combout\)))) # (!\inst6~combout\ & (((\inst4|inst4|Equal0~4_combout\ & 
-- \inst4|inst1|process_0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~36_combout\,
	datac => \inst4|inst4|Equal0~4_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(37));

-- Location: LCCOMB_X28_Y17_N6
\inst4|inst2|output[37][0]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[37][0]~148_combout\ = (\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~4_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~4_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[37][0]~148_combout\);

-- Location: LCCOMB_X28_Y17_N16
\inst4|inst6|output[37][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~36_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[37][0]~148_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[37][0]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~36_combout\,
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][6]~combout\);

-- Location: FF_X28_Y17_N17
\inst4|inst7|GEN_REG:37:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(6));

-- Location: LCCOMB_X24_Y23_N30
\inst4|inst4|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~9_combout\ = (!\inst5|Mux13~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~9_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst4|inst5|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~18_combout\ = (\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|Equal0~18_combout\);

-- Location: LCCOMB_X25_Y17_N8
\inst4|inst5|Equal0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~38_combout\ = (\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~18_combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst4|inst5|Equal0~18_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~38_combout\);

-- Location: LCCOMB_X25_Y17_N18
\inst4|inst1|clkout[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(5) = LCELL((\inst4|inst4|Equal0~9_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst4|inst5|Equal0~38_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~9_combout\ & (\inst4|inst5|Equal0~38_combout\ & 
-- ((\inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~9_combout\,
	datab => \inst4|inst5|Equal0~38_combout\,
	datac => \inst4|inst1|process_0~17_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(5));

-- Location: LCCOMB_X25_Y17_N16
\inst4|inst2|output[5][0]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[5][0]~150_combout\ = (\inst4|inst4|Equal0~9_combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~9_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[5][0]~150_combout\);

-- Location: LCCOMB_X25_Y17_N0
\inst4|inst6|output[5][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][6]~combout\ = (\inst4|inst5|Equal0~38_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[5][0]~150_combout\)))) # (!\inst4|inst5|Equal0~38_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[5][0]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~38_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[5][0]~150_combout\,
	combout => \inst4|inst6|output[5][6]~combout\);

-- Location: FF_X25_Y17_N1
\inst4|inst7|GEN_REG:5:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N30
\inst4|inst5|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~2_combout\ = (!\inst5|Mux17~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & \inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y17_N30
\inst4|inst5|Equal0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~37_combout\ = (\inst4|inst5|Equal0~2_combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~2_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~37_combout\);

-- Location: LCCOMB_X23_Y24_N12
\inst4|inst4|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~1_combout\ = (!\inst5|Mux11~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y17_N12
\inst4|inst1|clkout[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(21) = LCELL((\inst4|inst1|process_0~17_combout\ & ((\inst4|inst4|Equal0~1_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~37_combout\)))) # (!\inst4|inst1|process_0~17_combout\ & (\inst6~combout\ & 
-- (\inst4|inst5|Equal0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~17_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~37_combout\,
	datad => \inst4|inst4|Equal0~1_combout\,
	combout => \inst4|inst1|clkout\(21));

-- Location: CLKCTRL_G8
\inst4|inst1|clkout[21]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[21]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[21]~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y17_N18
\inst4|inst2|output[21][0]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[21][0]~149_combout\ = (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~1_combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|Equal0~1_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[21][0]~149_combout\);

-- Location: LCCOMB_X23_Y17_N4
\inst4|inst6|output[21][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~37_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~37_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][6]~combout\);

-- Location: FF_X23_Y17_N5
\inst4|inst7|GEN_REG:21:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(6));

-- Location: LCCOMB_X20_Y17_N12
\inst4|inst5|outputs[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~44_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(6)))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:5:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|Q\(6),
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:21:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~44_combout\);

-- Location: LCCOMB_X27_Y22_N12
\inst4|inst4|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~12_combout\ = (!\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|Equal0~12_combout\);

-- Location: LCCOMB_X27_Y20_N8
\inst4|inst5|Equal0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~24_combout\ = (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & (\inst5|Mux20~combout\ & !\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|Equal0~24_combout\);

-- Location: LCCOMB_X23_Y18_N26
\inst4|inst5|Equal0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~39_combout\ = (\inst4|inst5|Equal0~24_combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~24_combout\,
	datab => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~39_combout\);

-- Location: LCCOMB_X23_Y18_N20
\inst4|inst1|clkout[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(53) = LCELL((\inst4|inst4|Equal0~12_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~39_combout\)))) # (!\inst4|inst4|Equal0~12_combout\ & (\inst6~combout\ & 
-- (\inst4|inst5|Equal0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~12_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~39_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(53));

-- Location: LCCOMB_X23_Y18_N18
\inst4|inst2|output[53][0]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[53][0]~151_combout\ = (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~12_combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|Equal0~12_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst2|output[53][0]~151_combout\);

-- Location: LCCOMB_X23_Y18_N14
\inst4|inst6|output[53][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~39_combout\) # ((\inst4|inst2|output[53][0]~151_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6))))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst4|inst2|output[53][0]~151_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst4|inst2|output[53][0]~151_combout\,
	datac => \inst4|inst5|Equal0~39_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst4|inst6|output[53][6]~combout\);

-- Location: FF_X23_Y18_N15
\inst4|inst7|GEN_REG:53:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(6));

-- Location: LCCOMB_X20_Y17_N14
\inst4|inst5|outputs[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~45_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~44_combout\ & ((\inst4|inst7|GEN_REG:53:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~44_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(6))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|Q\(6),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[6]~44_combout\,
	datad => \inst4|inst7|GEN_REG:53:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~45_combout\);

-- Location: LCCOMB_X28_Y21_N8
\inst4|inst4|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~6_combout\ = (!\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & !\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~6_combout\);

-- Location: LCCOMB_X25_Y19_N16
\inst4|inst5|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~12_combout\ = (!\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & !\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|Equal0~12_combout\);

-- Location: LCCOMB_X25_Y19_N6
\inst4|inst5|Equal0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~40_combout\ = (\inst4|inst5|Equal0~12_combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~12_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~40_combout\);

-- Location: LCCOMB_X28_Y19_N12
\inst4|inst1|clkout[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(33) = LCELL((\inst4|inst4|Equal0~6_combout\ & ((\inst4|inst1|process_0~17_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~40_combout\)))) # (!\inst4|inst4|Equal0~6_combout\ & (\inst6~combout\ & (\inst4|inst5|Equal0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~6_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~40_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(33));

-- Location: LCCOMB_X28_Y19_N18
\inst4|inst2|output[33][0]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[33][0]~152_combout\ = (\inst5|Mux1~0_combout\ & (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~6_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~6_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[33][0]~152_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst4|inst6|output[33][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][6]~combout\ = (\inst4|inst5|Equal0~40_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[33][0]~152_combout\)))) # (!\inst4|inst5|Equal0~40_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[33][0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~40_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][6]~combout\);

-- Location: FF_X28_Y19_N29
\inst4|inst7|GEN_REG:33:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N16
\inst4|inst5|Equal0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~28_combout\ = (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|Equal0~28_combout\);

-- Location: LCCOMB_X30_Y20_N8
\inst4|inst5|Equal0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~43_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~28_combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~28_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~43_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst4|inst4|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~14_combout\ = (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst5|Mux11~combout\ & \inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~14_combout\);

-- Location: LCCOMB_X32_Y20_N22
\inst4|inst1|clkout[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(49) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~43_combout\) # ((\inst4|inst4|Equal0~14_combout\ & \inst4|inst1|process_0~17_combout\)))) # (!\inst6~combout\ & (((\inst4|inst4|Equal0~14_combout\ & 
-- \inst4|inst1|process_0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~43_combout\,
	datac => \inst4|inst4|Equal0~14_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(49));

-- Location: LCCOMB_X29_Y17_N12
\inst4|inst2|output[49][0]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[49][0]~155_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~14_combout\ & \inst5|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~14_combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst2|output[49][0]~155_combout\);

-- Location: LCCOMB_X32_Y20_N4
\inst4|inst6|output[49][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~43_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[49][0]~155_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[49][0]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst4|inst2|output[49][0]~155_combout\,
	combout => \inst4|inst6|output[49][6]~combout\);

-- Location: FF_X32_Y20_N5
\inst4|inst7|GEN_REG:49:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N10
\inst4|inst5|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~20_combout\ = (!\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|Equal0~20_combout\);

-- Location: LCCOMB_X28_Y20_N30
\inst4|inst5|Equal0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~42_combout\ = (\inst4|inst5|Equal0~20_combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~20_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~42_combout\);

-- Location: LCCOMB_X28_Y20_N14
\inst4|inst4|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~10_combout\ = (!\inst5|Mux13~combout\ & (!\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & !\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|Equal0~10_combout\);

-- Location: LCCOMB_X28_Y20_N2
\inst4|inst1|clkout[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(1) = LCELL((\inst4|inst5|Equal0~42_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~10_combout\ & \inst4|inst1|process_0~17_combout\)))) # (!\inst4|inst5|Equal0~42_combout\ & (((\inst4|inst4|Equal0~10_combout\ & 
-- \inst4|inst1|process_0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~42_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst4|Equal0~10_combout\,
	datad => \inst4|inst1|process_0~17_combout\,
	combout => \inst4|inst1|clkout\(1));

-- Location: CLKCTRL_G9
\inst4|inst1|clkout[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[1]~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y20_N2
\inst4|inst2|output[1][0]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[1][0]~154_combout\ = (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~10_combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|Equal0~10_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[1][0]~154_combout\);

-- Location: LCCOMB_X29_Y17_N22
\inst4|inst6|output[1][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[1][0]~154_combout\) # ((\inst4|inst5|Equal0~42_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~42_combout\ & ((\inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~42_combout\,
	datac => \inst4|inst2|output[1][0]~154_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[1][6]~combout\);

-- Location: FF_X29_Y17_N23
\inst4|inst7|GEN_REG:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(6));

-- Location: LCCOMB_X27_Y17_N8
\inst4|inst4|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~2_combout\ = (\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (!\inst5|Mux13~combout\ & !\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y17_N14
\inst4|inst5|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~4_combout\ = (!\inst5|Mux19~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|Equal0~4_combout\);

-- Location: LCCOMB_X27_Y17_N24
\inst4|inst5|Equal0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~41_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~4_combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~4_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~41_combout\);

-- Location: LCCOMB_X27_Y17_N6
\inst4|inst1|clkout[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(17) = LCELL((\inst4|inst1|process_0~17_combout\ & ((\inst4|inst4|Equal0~2_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~41_combout\)))) # (!\inst4|inst1|process_0~17_combout\ & (\inst6~combout\ & 
-- ((\inst4|inst5|Equal0~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~17_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst4|Equal0~2_combout\,
	datad => \inst4|inst5|Equal0~41_combout\,
	combout => \inst4|inst1|clkout\(17));

-- Location: CLKCTRL_G5
\inst4|inst1|clkout[17]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[17]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[17]~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y17_N26
\inst4|inst2|output[17][0]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[17][0]~153_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst4|inst4|Equal0~2_combout\,
	combout => \inst4|inst2|output[17][0]~153_combout\);

-- Location: LCCOMB_X29_Y17_N20
\inst4|inst6|output[17][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][6]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[17][0]~153_combout\)))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst2|output[17][0]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst2|output[17][0]~153_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[17][6]~combout\);

-- Location: FF_X29_Y17_N21
\inst4|inst7|GEN_REG:17:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(6));

-- Location: LCCOMB_X21_Y18_N20
\inst4|inst5|outputs[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~46_combout\ = (\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:17:REGX|Q\(6)) # (\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(6) & ((!\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|Q\(6),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:17:REGX|Q\(6),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[6]~46_combout\);

-- Location: LCCOMB_X21_Y18_N30
\inst4|inst5|outputs[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~47_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~46_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~46_combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(6))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|Q\(6),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:49:REGX|Q\(6),
	datad => \inst4|inst5|outputs[6]~46_combout\,
	combout => \inst4|inst5|outputs[6]~47_combout\);

-- Location: LCCOMB_X21_Y18_N24
\inst4|inst5|outputs[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~48_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst5|outputs[6]~45_combout\)) # (!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[6]~45_combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[6]~47_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~48_combout\);

-- Location: LCCOMB_X21_Y18_N14
\inst4|inst5|outputs[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~51_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~48_combout\ & ((\inst4|inst5|outputs[6]~50_combout\))) # (!\inst4|inst5|outputs[6]~48_combout\ & (\inst4|inst5|outputs[6]~43_combout\)))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[6]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[6]~43_combout\,
	datab => \inst4|inst5|outputs[6]~50_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[6]~48_combout\,
	combout => \inst4|inst5|outputs[6]~51_combout\);

-- Location: LCCOMB_X25_Y23_N26
\inst4|inst1|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~14_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~13_combout\,
	combout => \inst4|inst1|process_0~14_combout\);

-- Location: LCCOMB_X26_Y22_N2
\inst4|inst1|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~19_combout\ = (\inst5|Mux16~combout\ & (\inst12~combout\ & \inst5|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datac => \inst12~combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst1|process_0~19_combout\);

-- Location: LCCOMB_X25_Y23_N20
\inst4|inst5|Equal0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~76_combout\ = (\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~26_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~76_combout\);

-- Location: LCCOMB_X25_Y23_N30
\inst4|inst1|clkout[59]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(59) = LCELL((\inst4|inst1|process_0~14_combout\ & ((\inst4|inst1|process_0~19_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~76_combout\)))) # (!\inst4|inst1|process_0~14_combout\ & (\inst6~combout\ & 
-- ((\inst4|inst5|Equal0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~14_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst1|process_0~19_combout\,
	datad => \inst4|inst5|Equal0~76_combout\,
	combout => \inst4|inst1|clkout\(59));

-- Location: LCCOMB_X25_Y23_N0
\inst4|inst2|output[59][0]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[59][0]~188_combout\ = (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & \inst4|inst4|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|Equal0~13_combout\,
	combout => \inst4|inst2|output[59][0]~188_combout\);

-- Location: LCCOMB_X25_Y23_N22
\inst4|inst6|output[59][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][6]~combout\ = (\inst4|inst5|Equal0~76_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst4|inst2|output[59][0]~188_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6))))) # (!\inst4|inst5|Equal0~76_combout\ & 
-- (\inst4|inst2|output[59][0]~188_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~76_combout\,
	datab => \inst4|inst2|output[59][0]~188_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst4|inst6|output[59][6]~combout\);

-- Location: FF_X25_Y23_N23
\inst4|inst7|GEN_REG:59:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(6));

-- Location: LCCOMB_X29_Y22_N8
\inst4|inst1|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~15_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~14_combout\,
	combout => \inst4|inst1|process_0~15_combout\);

-- Location: LCCOMB_X29_Y22_N14
\inst4|inst5|Equal0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~78_combout\ = (\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~28_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~78_combout\);

-- Location: LCCOMB_X29_Y22_N0
\inst4|inst1|clkout[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(51) = LCELL((\inst4|inst1|process_0~19_combout\ & ((\inst4|inst1|process_0~15_combout\) # ((\inst4|inst5|Equal0~78_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~19_combout\ & (((\inst4|inst5|Equal0~78_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~19_combout\,
	datab => \inst4|inst1|process_0~15_combout\,
	datac => \inst4|inst5|Equal0~78_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(51));

-- Location: LCCOMB_X30_Y23_N30
\inst4|inst2|output[51][0]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[51][0]~190_combout\ = (\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~14_combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~14_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[51][0]~190_combout\);

-- Location: LCCOMB_X29_Y22_N12
\inst4|inst6|output[51][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[51][0]~190_combout\) # ((\inst4|inst5|Equal0~78_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~78_combout\ & ((\inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[51][6]~combout\);

-- Location: FF_X29_Y22_N13
\inst4|inst7|GEN_REG:51:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(6));

-- Location: LCCOMB_X27_Y22_N22
\inst4|inst1|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~13_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datac => \inst4|inst4|Equal0~12_combout\,
	combout => \inst4|inst1|process_0~13_combout\);

-- Location: LCCOMB_X27_Y22_N20
\inst4|inst5|Equal0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~77_combout\ = (\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & \inst4|inst5|Equal0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|Equal0~24_combout\,
	combout => \inst4|inst5|Equal0~77_combout\);

-- Location: LCCOMB_X27_Y22_N0
\inst4|inst1|clkout[55]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(55) = LCELL((\inst4|inst1|process_0~13_combout\ & ((\inst4|inst1|process_0~19_combout\) # ((\inst4|inst5|Equal0~77_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~13_combout\ & (((\inst4|inst5|Equal0~77_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~13_combout\,
	datab => \inst4|inst1|process_0~19_combout\,
	datac => \inst4|inst5|Equal0~77_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(55));

-- Location: LCCOMB_X27_Y22_N8
\inst4|inst2|output[55][0]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[55][0]~189_combout\ = (\inst5|Mux1~0_combout\ & (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~12_combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~12_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[55][0]~189_combout\);

-- Location: LCCOMB_X27_Y22_N26
\inst4|inst6|output[55][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[55][0]~189_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~77_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst2|output[55][0]~189_combout\,
	datad => \inst4|inst5|Equal0~77_combout\,
	combout => \inst4|inst6|output[55][6]~combout\);

-- Location: FF_X27_Y22_N27
\inst4|inst7|GEN_REG:55:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(6));

-- Location: LCCOMB_X19_Y20_N30
\inst4|inst5|outputs[6]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~80_combout\ = (\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\) # ((\inst4|inst7|GEN_REG:55:REGX|Q\(6))))) # (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:51:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~80_combout\);

-- Location: LCCOMB_X27_Y24_N14
\inst4|inst1|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~16_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~15_combout\,
	combout => \inst4|inst1|process_0~16_combout\);

-- Location: LCCOMB_X27_Y24_N8
\inst4|inst5|Equal0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~79_combout\ = (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & \inst4|inst5|Equal0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~30_combout\,
	combout => \inst4|inst5|Equal0~79_combout\);

-- Location: LCCOMB_X27_Y24_N12
\inst4|inst1|clkout[63]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(63) = LCELL((\inst4|inst1|process_0~19_combout\ & ((\inst4|inst1|process_0~16_combout\) # ((\inst4|inst5|Equal0~79_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~19_combout\ & (((\inst4|inst5|Equal0~79_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~19_combout\,
	datab => \inst4|inst1|process_0~16_combout\,
	datac => \inst4|inst5|Equal0~79_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(63));

-- Location: LCCOMB_X27_Y24_N2
\inst4|inst2|output[63][0]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[63][0]~191_combout\ = (\inst5|Mux15~combout\ & (\inst4|inst4|Equal0~15_combout\ & (\inst5|Mux1~0_combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst4|inst4|Equal0~15_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[63][0]~191_combout\);

-- Location: LCCOMB_X27_Y24_N4
\inst4|inst6|output[63][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[63][0]~191_combout\) # ((\inst4|inst5|Equal0~79_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~79_combout\ & (\inst8|dataOut[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~79_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[63][0]~191_combout\,
	combout => \inst4|inst6|output[63][6]~combout\);

-- Location: FF_X27_Y24_N5
\inst4|inst7|GEN_REG:63:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(6));

-- Location: LCCOMB_X19_Y20_N24
\inst4|inst5|outputs[6]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~81_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~80_combout\ & ((\inst4|inst7|GEN_REG:63:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~80_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(6))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[6]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|Q\(6),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[6]~80_combout\,
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~81_combout\);

-- Location: LCCOMB_X27_Y19_N8
\inst4|inst1|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~12_combout\ = (\inst4|inst4|Equal0~11_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|Equal0~11_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~12_combout\);

-- Location: LCCOMB_X25_Y19_N28
\inst4|inst5|Equal0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~75_combout\ = (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & \inst4|inst5|Equal0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~22_combout\,
	combout => \inst4|inst5|Equal0~75_combout\);

-- Location: LCCOMB_X27_Y19_N4
\inst4|inst1|clkout[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(15) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~75_combout\) # ((\inst4|inst1|process_0~12_combout\ & \inst4|inst1|process_0~19_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~12_combout\ & 
-- ((\inst4|inst1|process_0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~12_combout\,
	datac => \inst4|inst5|Equal0~75_combout\,
	datad => \inst4|inst1|process_0~19_combout\,
	combout => \inst4|inst1|clkout\(15));

-- Location: CLKCTRL_G19
\inst4|inst1|clkout[15]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[15]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[15]~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y24_N16
\inst4|inst2|output[15][0]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[15][0]~187_combout\ = (\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~11_combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~11_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[15][0]~187_combout\);

-- Location: LCCOMB_X16_Y17_N2
\inst4|inst6|output[15][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~75_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[15][0]~187_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[15][0]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~75_combout\,
	datad => \inst4|inst2|output[15][0]~187_combout\,
	combout => \inst4|inst6|output[15][6]~combout\);

-- Location: FF_X16_Y17_N3
\inst4|inst7|GEN_REG:15:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(6));

-- Location: LCCOMB_X25_Y21_N0
\inst4|inst1|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~10_combout\ = (\inst4|inst4|Equal0~9_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~9_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~10_combout\);

-- Location: LCCOMB_X25_Y21_N26
\inst4|inst5|Equal0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~72_combout\ = (\inst4|inst5|Equal0~18_combout\ & (\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~18_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~72_combout\);

-- Location: LCCOMB_X25_Y21_N30
\inst4|inst1|clkout[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(7) = LCELL((\inst4|inst1|process_0~10_combout\ & ((\inst4|inst1|process_0~19_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~72_combout\)))) # (!\inst4|inst1|process_0~10_combout\ & (\inst6~combout\ & 
-- ((\inst4|inst5|Equal0~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~10_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst1|process_0~19_combout\,
	datad => \inst4|inst5|Equal0~72_combout\,
	combout => \inst4|inst1|clkout\(7));

-- Location: LCCOMB_X25_Y21_N2
\inst4|inst2|output[7][0]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[7][0]~184_combout\ = (\inst4|inst4|Equal0~9_combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux16~combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~9_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[7][0]~184_combout\);

-- Location: LCCOMB_X25_Y21_N10
\inst4|inst6|output[7][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[7][0]~184_combout\) # ((\inst4|inst5|Equal0~72_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (((\inst4|inst5|Equal0~72_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst2|output[7][0]~184_combout\,
	datac => \inst4|inst5|Equal0~72_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[7][6]~combout\);

-- Location: FF_X25_Y21_N11
\inst4|inst7|GEN_REG:7:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(6));

-- Location: LCCOMB_X27_Y20_N24
\inst4|inst5|Equal0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~74_combout\ = (\inst4|inst5|Equal0~20_combout\ & (\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~20_combout\,
	datab => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~74_combout\);

-- Location: LCCOMB_X27_Y20_N20
\inst4|inst1|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~11_combout\ = (\inst4|inst4|Equal0~10_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|Equal0~10_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~11_combout\);

-- Location: LCCOMB_X27_Y20_N28
\inst4|inst1|clkout[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(3) = LCELL((\inst4|inst5|Equal0~74_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~11_combout\ & \inst4|inst1|process_0~19_combout\)))) # (!\inst4|inst5|Equal0~74_combout\ & (\inst4|inst1|process_0~11_combout\ & 
-- (\inst4|inst1|process_0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~74_combout\,
	datab => \inst4|inst1|process_0~11_combout\,
	datac => \inst4|inst1|process_0~19_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(3));

-- Location: LCCOMB_X30_Y20_N20
\inst4|inst2|output[3][0]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[3][0]~186_combout\ = (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~10_combout\ & (\inst5|Mux1~0_combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|Equal0~10_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[3][0]~186_combout\);

-- Location: LCCOMB_X27_Y20_N4
\inst4|inst6|output[3][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[3][0]~186_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~74_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst2|output[3][0]~186_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst5|Equal0~74_combout\,
	combout => \inst4|inst6|output[3][6]~combout\);

-- Location: FF_X27_Y20_N5
\inst4|inst7|GEN_REG:3:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(6));

-- Location: LCCOMB_X24_Y22_N4
\inst4|inst1|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~9_combout\ = (\inst4|inst4|Equal0~8_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|Equal0~8_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~9_combout\);

-- Location: LCCOMB_X25_Y24_N10
\inst4|inst5|Equal0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~73_combout\ = (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & \inst4|inst5|Equal0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~16_combout\,
	combout => \inst4|inst5|Equal0~73_combout\);

-- Location: LCCOMB_X25_Y24_N22
\inst4|inst1|clkout[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(11) = LCELL((\inst4|inst1|process_0~19_combout\ & ((\inst4|inst1|process_0~9_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~73_combout\)))) # (!\inst4|inst1|process_0~19_combout\ & (\inst6~combout\ & 
-- ((\inst4|inst5|Equal0~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~19_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst1|process_0~9_combout\,
	datad => \inst4|inst5|Equal0~73_combout\,
	combout => \inst4|inst1|clkout\(11));

-- Location: CLKCTRL_G10
\inst4|inst1|clkout[11]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[11]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[11]~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y24_N22
\inst4|inst2|output[11][0]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[11][0]~185_combout\ = (\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~8_combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~8_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[11][0]~185_combout\);

-- Location: LCCOMB_X25_Y24_N24
\inst4|inst6|output[11][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[11][0]~185_combout\) # ((\inst4|inst5|Equal0~73_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (((\inst4|inst5|Equal0~73_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst2|output[11][0]~185_combout\,
	datac => \inst4|inst5|Equal0~73_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[11][6]~combout\);

-- Location: FF_X25_Y24_N25
\inst4|inst7|GEN_REG:11:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(6));

-- Location: LCCOMB_X21_Y16_N2
\inst4|inst5|outputs[6]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~77_combout\ = (\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\) # ((\inst4|inst7|GEN_REG:11:REGX|Q\(6))))) # (!\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:11:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~77_combout\);

-- Location: LCCOMB_X21_Y16_N12
\inst4|inst5|outputs[6]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~78_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~77_combout\ & (\inst4|inst7|GEN_REG:15:REGX|Q\(6))) # (!\inst4|inst5|outputs[6]~77_combout\ & ((\inst4|inst7|GEN_REG:7:REGX|Q\(6)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[6]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:15:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:7:REGX|Q\(6),
	datad => \inst4|inst5|outputs[6]~77_combout\,
	combout => \inst4|inst5|outputs[6]~78_combout\);

-- Location: LCCOMB_X30_Y20_N26
\inst4|inst5|Equal0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~68_combout\ = (\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~2_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~68_combout\);

-- Location: LCCOMB_X25_Y21_N22
\inst4|inst1|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~2_combout\ = (\inst4|inst4|Equal0~1_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~1_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~2_combout\);

-- Location: LCCOMB_X25_Y21_N18
\inst4|inst1|clkout[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(23) = LCELL((\inst4|inst5|Equal0~68_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~19_combout\ & \inst4|inst1|process_0~2_combout\)))) # (!\inst4|inst5|Equal0~68_combout\ & (\inst4|inst1|process_0~19_combout\ & 
-- (\inst4|inst1|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~68_combout\,
	datab => \inst4|inst1|process_0~19_combout\,
	datac => \inst4|inst1|process_0~2_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(23));

-- Location: LCCOMB_X23_Y25_N12
\inst4|inst2|output[23][0]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[23][0]~180_combout\ = (\inst4|inst4|Equal0~1_combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~1_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[23][0]~180_combout\);

-- Location: LCCOMB_X25_Y21_N12
\inst4|inst6|output[23][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][6]~combout\ = (\inst4|inst5|Equal0~68_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[23][0]~180_combout\)))) # (!\inst4|inst5|Equal0~68_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst2|output[23][0]~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~68_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst2|output[23][0]~180_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[23][6]~combout\);

-- Location: FF_X25_Y21_N13
\inst4|inst7|GEN_REG:23:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(6));

-- Location: LCCOMB_X27_Y17_N26
\inst4|inst5|Equal0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~70_combout\ = (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & \inst4|inst5|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~4_combout\,
	combout => \inst4|inst5|Equal0~70_combout\);

-- Location: LCCOMB_X27_Y20_N30
\inst4|inst1|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~3_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datac => \inst4|inst4|Equal0~2_combout\,
	combout => \inst4|inst1|process_0~3_combout\);

-- Location: LCCOMB_X27_Y20_N26
\inst4|inst1|clkout[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(19) = LCELL((\inst4|inst5|Equal0~70_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~3_combout\ & \inst4|inst1|process_0~19_combout\)))) # (!\inst4|inst5|Equal0~70_combout\ & (((\inst4|inst1|process_0~3_combout\ & 
-- \inst4|inst1|process_0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~70_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst1|process_0~3_combout\,
	datad => \inst4|inst1|process_0~19_combout\,
	combout => \inst4|inst1|clkout\(19));

-- Location: CLKCTRL_G12
\inst4|inst1|clkout[19]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[19]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[19]~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y18_N24
\inst4|inst2|output[19][0]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[19][0]~182_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~2_combout\ & (\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~2_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[19][0]~182_combout\);

-- Location: LCCOMB_X21_Y16_N18
\inst4|inst6|output[19][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][6]~combout\ = (\inst4|inst5|Equal0~70_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[19][0]~182_combout\)))) # (!\inst4|inst5|Equal0~70_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst2|output[19][0]~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~70_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[19][6]~combout\);

-- Location: FF_X21_Y16_N19
\inst4|inst7|GEN_REG:19:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(6));

-- Location: LCCOMB_X23_Y21_N14
\inst4|inst5|Equal0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~69_combout\ = (\inst4|inst5|Equal0~0_combout\ & (\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~0_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~69_combout\);

-- Location: LCCOMB_X25_Y18_N4
\inst4|inst1|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~0_combout\ = (\inst4|inst4|Equal0~0_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~0_combout\);

-- Location: LCCOMB_X25_Y18_N8
\inst4|inst1|clkout[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(27) = LCELL((\inst4|inst5|Equal0~69_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~0_combout\ & \inst4|inst1|process_0~19_combout\)))) # (!\inst4|inst5|Equal0~69_combout\ & (((\inst4|inst1|process_0~0_combout\ & 
-- \inst4|inst1|process_0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~69_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst1|process_0~0_combout\,
	datad => \inst4|inst1|process_0~19_combout\,
	combout => \inst4|inst1|clkout\(27));

-- Location: LCCOMB_X23_Y25_N6
\inst4|inst2|output[27][0]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[27][0]~181_combout\ = (\inst4|inst4|Equal0~0_combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~0_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[27][0]~181_combout\);

-- Location: LCCOMB_X25_Y18_N14
\inst4|inst6|output[27][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[27][0]~181_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~69_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst2|output[27][0]~181_combout\,
	datad => \inst4|inst5|Equal0~69_combout\,
	combout => \inst4|inst6|output[27][6]~combout\);

-- Location: FF_X25_Y18_N15
\inst4|inst7|GEN_REG:27:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(6));

-- Location: LCCOMB_X21_Y16_N30
\inst4|inst5|outputs[6]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~75_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\) # (\inst4|inst7|GEN_REG:27:REGX|Q\(6))))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(6) & (!\inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:19:REGX|Q\(6),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:27:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~75_combout\);

-- Location: LCCOMB_X26_Y23_N20
\inst4|inst5|Equal0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~71_combout\ = (\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~6_combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst4|inst5|Equal0~6_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~71_combout\);

-- Location: LCCOMB_X26_Y23_N0
\inst4|inst1|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~4_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~3_combout\,
	combout => \inst4|inst1|process_0~4_combout\);

-- Location: LCCOMB_X26_Y23_N4
\inst4|inst1|clkout[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(31) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~71_combout\) # ((\inst4|inst1|process_0~19_combout\ & \inst4|inst1|process_0~4_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~19_combout\ & 
-- ((\inst4|inst1|process_0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~19_combout\,
	datac => \inst4|inst5|Equal0~71_combout\,
	datad => \inst4|inst1|process_0~4_combout\,
	combout => \inst4|inst1|clkout\(31));

-- Location: LCCOMB_X27_Y23_N6
\inst4|inst2|output[31][0]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[31][0]~183_combout\ = (\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst4|inst4|Equal0~3_combout\,
	combout => \inst4|inst2|output[31][0]~183_combout\);

-- Location: LCCOMB_X26_Y23_N2
\inst4|inst6|output[31][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][6]~combout\ = (\inst4|inst2|output[31][0]~183_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst4|inst5|Equal0~71_combout\ & \inst8|dataOut[6]~7_combout\)))) # (!\inst4|inst2|output[31][0]~183_combout\ & 
-- (((\inst4|inst5|Equal0~71_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[31][0]~183_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~71_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[31][6]~combout\);

-- Location: FF_X26_Y23_N3
\inst4|inst7|GEN_REG:31:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(6));

-- Location: LCCOMB_X21_Y16_N24
\inst4|inst5|outputs[6]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~76_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~75_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~75_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(6))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[6]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|Q\(6),
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst5|outputs[6]~75_combout\,
	datad => \inst4|inst7|GEN_REG:31:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~76_combout\);

-- Location: LCCOMB_X21_Y16_N6
\inst4|inst5|outputs[6]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~79_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~76_combout\))) # (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[6]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[6]~78_combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[6]~76_combout\,
	combout => \inst4|inst5|outputs[6]~79_combout\);

-- Location: LCCOMB_X26_Y22_N26
\inst4|inst5|Equal0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~64_combout\ = (\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & \inst4|inst5|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst5|Mux22~combout\,
	datad => \inst4|inst5|Equal0~10_combout\,
	combout => \inst4|inst5|Equal0~64_combout\);

-- Location: LCCOMB_X26_Y22_N30
\inst4|inst1|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~6_combout\ = (\inst4|inst4|Equal0~5_combout\ & \inst5|Mux15~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|Equal0~5_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~6_combout\);

-- Location: LCCOMB_X26_Y22_N0
\inst4|inst1|clkout[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(43) = LCELL((\inst4|inst1|process_0~19_combout\ & ((\inst4|inst1|process_0~6_combout\) # ((\inst4|inst5|Equal0~64_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~19_combout\ & (\inst4|inst5|Equal0~64_combout\ & 
-- ((\inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~19_combout\,
	datab => \inst4|inst5|Equal0~64_combout\,
	datac => \inst4|inst1|process_0~6_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(43));

-- Location: LCCOMB_X26_Y22_N10
\inst4|inst2|output[43][0]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[43][0]~176_combout\ = (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & (\inst4|inst4|Equal0~5_combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst4|inst4|Equal0~5_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[43][0]~176_combout\);

-- Location: LCCOMB_X26_Y22_N14
\inst4|inst6|output[43][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[43][0]~176_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~64_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~64_combout\,
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][6]~combout\);

-- Location: FF_X26_Y22_N15
\inst4|inst7|GEN_REG:43:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(6));

-- Location: LCCOMB_X27_Y21_N20
\inst4|inst1|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~8_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~7_combout\,
	combout => \inst4|inst1|process_0~8_combout\);

-- Location: LCCOMB_X29_Y20_N4
\inst4|inst5|Equal0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~67_combout\ = (\inst4|inst5|Equal0~14_combout\ & (\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~14_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~67_combout\);

-- Location: LCCOMB_X28_Y24_N0
\inst4|inst1|clkout[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(47) = LCELL((\inst4|inst1|process_0~8_combout\ & ((\inst4|inst1|process_0~19_combout\) # ((\inst4|inst5|Equal0~67_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~8_combout\ & (\inst4|inst5|Equal0~67_combout\ & 
-- (\inst6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~8_combout\,
	datab => \inst4|inst5|Equal0~67_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~19_combout\,
	combout => \inst4|inst1|clkout\(47));

-- Location: LCCOMB_X23_Y25_N18
\inst4|inst2|output[47][0]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[47][0]~179_combout\ = (\inst4|inst4|Equal0~7_combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~7_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[47][0]~179_combout\);

-- Location: LCCOMB_X25_Y25_N12
\inst4|inst6|output[47][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[47][0]~179_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~67_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst2|output[47][0]~179_combout\,
	datad => \inst4|inst5|Equal0~67_combout\,
	combout => \inst4|inst6|output[47][6]~combout\);

-- Location: FF_X25_Y25_N13
\inst4|inst7|GEN_REG:47:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N8
\inst4|inst5|Equal0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~65_combout\ = (\inst4|inst5|Equal0~8_combout\ & (\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~8_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~65_combout\);

-- Location: LCCOMB_X26_Y21_N16
\inst4|inst1|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~5_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~4_combout\,
	combout => \inst4|inst1|process_0~5_combout\);

-- Location: LCCOMB_X26_Y22_N28
\inst4|inst1|clkout[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(39) = LCELL((\inst4|inst5|Equal0~65_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~5_combout\ & \inst4|inst1|process_0~19_combout\)))) # (!\inst4|inst5|Equal0~65_combout\ & (\inst4|inst1|process_0~5_combout\ & 
-- ((\inst4|inst1|process_0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~65_combout\,
	datab => \inst4|inst1|process_0~5_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~19_combout\,
	combout => \inst4|inst1|clkout\(39));

-- Location: LCCOMB_X24_Y23_N2
\inst4|inst2|output[39][0]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[39][0]~177_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~4_combout\ & (\inst5|Mux15~combout\ & \inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~4_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[39][0]~177_combout\);

-- Location: LCCOMB_X26_Y22_N22
\inst4|inst6|output[39][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][6]~combout\ = (\inst4|inst5|Equal0~65_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[39][0]~177_combout\)))) # (!\inst4|inst5|Equal0~65_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[39][0]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~65_combout\,
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][6]~combout\);

-- Location: FF_X26_Y22_N23
\inst4|inst7|GEN_REG:39:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(6));

-- Location: LCCOMB_X25_Y25_N6
\inst4|inst5|Equal0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~66_combout\ = (\inst4|inst5|Equal0~12_combout\ & (\inst5|Mux21~combout\ & \inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~12_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~66_combout\);

-- Location: LCCOMB_X25_Y25_N30
\inst4|inst1|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~7_combout\ = (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~6_combout\,
	combout => \inst4|inst1|process_0~7_combout\);

-- Location: LCCOMB_X25_Y25_N0
\inst4|inst1|clkout[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(35) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~66_combout\) # ((\inst4|inst1|process_0~19_combout\ & \inst4|inst1|process_0~7_combout\)))) # (!\inst6~combout\ & (((\inst4|inst1|process_0~19_combout\ & 
-- \inst4|inst1|process_0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~66_combout\,
	datac => \inst4|inst1|process_0~19_combout\,
	datad => \inst4|inst1|process_0~7_combout\,
	combout => \inst4|inst1|clkout\(35));

-- Location: LCCOMB_X25_Y25_N2
\inst4|inst2|output[35][0]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[35][0]~178_combout\ = (\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~6_combout\,
	combout => \inst4|inst2|output[35][0]~178_combout\);

-- Location: LCCOMB_X25_Y25_N20
\inst4|inst6|output[35][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[35][0]~178_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~66_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~66_combout\,
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][6]~combout\);

-- Location: FF_X25_Y25_N21
\inst4|inst7|GEN_REG:35:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(6));

-- Location: LCCOMB_X21_Y21_N20
\inst4|inst5|outputs[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~73_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:39:REGX|Q\(6))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:35:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|Q\(6),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:35:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~73_combout\);

-- Location: LCCOMB_X21_Y21_N30
\inst4|inst5|outputs[6]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~74_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~73_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~73_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(6))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[6]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:47:REGX|Q\(6),
	datad => \inst4|inst5|outputs[6]~73_combout\,
	combout => \inst4|inst5|outputs[6]~74_combout\);

-- Location: LCCOMB_X19_Y20_N2
\inst4|inst5|outputs[6]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~82_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~79_combout\ & (\inst4|inst5|outputs[6]~81_combout\)) # (!\inst4|inst5|outputs[6]~79_combout\ & ((\inst4|inst5|outputs[6]~74_combout\))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[6]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst5|outputs[6]~81_combout\,
	datac => \inst4|inst5|outputs[6]~79_combout\,
	datad => \inst4|inst5|outputs[6]~74_combout\,
	combout => \inst4|inst5|outputs[6]~82_combout\);

-- Location: LCCOMB_X29_Y17_N18
\inst4|inst1|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~18_combout\ = (\inst12~combout\ & (\inst5|Mux1~0_combout\ & (!\inst5|Mux16~combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst1|process_0~18_combout\);

-- Location: LCCOMB_X30_Y20_N6
\inst4|inst5|Equal0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~63_combout\ = (\inst4|inst5|Equal0~30_combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~30_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~63_combout\);

-- Location: LCCOMB_X30_Y21_N0
\inst4|inst1|clkout[60]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(60) = LCELL((\inst4|inst4|Equal0~15_combout\ & ((\inst4|inst1|process_0~18_combout\) # ((\inst4|inst5|Equal0~63_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~15_combout\ & (((\inst4|inst5|Equal0~63_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~15_combout\,
	datab => \inst4|inst1|process_0~18_combout\,
	datac => \inst4|inst5|Equal0~63_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(60));

-- Location: LCCOMB_X23_Y25_N8
\inst4|inst2|output[60][0]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[60][0]~175_combout\ = (\inst4|inst4|Equal0~15_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~15_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[60][0]~175_combout\);

-- Location: LCCOMB_X30_Y21_N30
\inst4|inst6|output[60][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[60][0]~175_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~63_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~63_combout\,
	datad => \inst4|inst2|output[60][0]~175_combout\,
	combout => \inst4|inst6|output[60][6]~combout\);

-- Location: FF_X30_Y21_N31
\inst4|inst7|GEN_REG:60:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N18
\inst4|inst5|Equal0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~60_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~14_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst4|inst5|Equal0~14_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~60_combout\);

-- Location: LCCOMB_X31_Y20_N0
\inst4|inst1|clkout[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(44) = LCELL((\inst4|inst5|Equal0~60_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~7_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst4|inst5|Equal0~60_combout\ & (\inst4|inst4|Equal0~7_combout\ & 
-- ((\inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~60_combout\,
	datab => \inst4|inst4|Equal0~7_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(44));

-- Location: LCCOMB_X30_Y24_N12
\inst4|inst2|output[44][0]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[44][0]~172_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~7_combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~7_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[44][0]~172_combout\);

-- Location: LCCOMB_X31_Y20_N28
\inst4|inst6|output[44][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][6]~combout\ = (\inst4|inst2|output[44][0]~172_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst4|inst5|Equal0~60_combout\ & \inst8|dataOut[6]~7_combout\)))) # (!\inst4|inst2|output[44][0]~172_combout\ & 
-- (((\inst4|inst5|Equal0~60_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[44][0]~172_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~60_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[44][6]~combout\);

-- Location: FF_X31_Y20_N29
\inst4|inst7|GEN_REG:44:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(6));

-- Location: LCCOMB_X30_Y23_N4
\inst4|inst5|Equal0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~61_combout\ = (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & \inst4|inst5|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|Equal0~6_combout\,
	combout => \inst4|inst5|Equal0~61_combout\);

-- Location: LCCOMB_X31_Y23_N10
\inst4|inst1|clkout[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(28) = LCELL((\inst4|inst4|Equal0~3_combout\ & ((\inst4|inst1|process_0~18_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~61_combout\)))) # (!\inst4|inst4|Equal0~3_combout\ & (\inst6~combout\ & (\inst4|inst5|Equal0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~3_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~61_combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(28));

-- Location: LCCOMB_X30_Y23_N14
\inst4|inst2|output[28][0]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[28][0]~173_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~3_combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~3_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[28][0]~173_combout\);

-- Location: LCCOMB_X31_Y23_N14
\inst4|inst6|output[28][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][6]~combout\ = (\inst4|inst2|output[28][0]~173_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst4|inst5|Equal0~61_combout\ & \inst8|dataOut[6]~7_combout\)))) # (!\inst4|inst2|output[28][0]~173_combout\ & 
-- (((\inst4|inst5|Equal0~61_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[28][0]~173_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~61_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[28][6]~combout\);

-- Location: FF_X31_Y23_N15
\inst4|inst7|GEN_REG:28:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N18
\inst4|inst5|Equal0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~62_combout\ = (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & \inst4|inst5|Equal0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~22_combout\,
	combout => \inst4|inst5|Equal0~62_combout\);

-- Location: LCCOMB_X25_Y19_N14
\inst4|inst1|clkout[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(12) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~62_combout\) # ((\inst4|inst4|Equal0~11_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst6~combout\ & (((\inst4|inst4|Equal0~11_combout\ & 
-- \inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~62_combout\,
	datac => \inst4|inst4|Equal0~11_combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(12));

-- Location: CLKCTRL_G2
\inst4|inst1|clkout[12]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[12]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[12]~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y19_N2
\inst4|inst2|output[12][0]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[12][0]~174_combout\ = (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst4|inst4|Equal0~11_combout\,
	combout => \inst4|inst2|output[12][0]~174_combout\);

-- Location: LCCOMB_X32_Y22_N10
\inst4|inst6|output[12][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~62_combout\) # ((\inst4|inst2|output[12][0]~174_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6))))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst4|inst2|output[12][0]~174_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst4|inst2|output[12][0]~174_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst4|inst5|Equal0~62_combout\,
	combout => \inst4|inst6|output[12][6]~combout\);

-- Location: FF_X32_Y22_N11
\inst4|inst7|GEN_REG:12:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(6));

-- Location: LCCOMB_X32_Y22_N22
\inst4|inst5|outputs[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~69_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(6))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:28:REGX|Q\(6),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~69_combout\);

-- Location: LCCOMB_X26_Y16_N28
\inst4|inst5|outputs[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~70_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~69_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(6))) # (!\inst4|inst5|outputs[6]~69_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(6)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[6]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|Q\(6),
	datab => \inst4|inst7|GEN_REG:44:REGX|Q\(6),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[6]~69_combout\,
	combout => \inst4|inst5|outputs[6]~70_combout\);

-- Location: LCCOMB_X23_Y21_N16
\inst4|inst5|Equal0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~53_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~0_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst4|inst5|Equal0~0_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~53_combout\);

-- Location: LCCOMB_X24_Y18_N28
\inst4|inst1|clkout[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(24) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~53_combout\) # ((\inst4|inst4|Equal0~0_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst6~combout\ & (((\inst4|inst4|Equal0~0_combout\ & 
-- \inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~53_combout\,
	datac => \inst4|inst4|Equal0~0_combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(24));

-- Location: LCCOMB_X23_Y25_N0
\inst4|inst2|output[24][0]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[24][0]~165_combout\ = (\inst4|inst4|Equal0~0_combout\ & (\inst5|Mux1~0_combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~0_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[24][0]~165_combout\);

-- Location: LCCOMB_X24_Y18_N0
\inst4|inst6|output[24][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[24][0]~165_combout\) # ((\inst4|inst5|Equal0~53_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~53_combout\ & (\inst8|dataOut[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~53_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[24][0]~165_combout\,
	combout => \inst4|inst6|output[24][6]~combout\);

-- Location: FF_X24_Y18_N1
\inst4|inst7|GEN_REG:24:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(6));

-- Location: LCCOMB_X24_Y21_N14
\inst4|inst5|Equal0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~54_combout\ = (\inst4|inst5|Equal0~16_combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~16_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~54_combout\);

-- Location: LCCOMB_X29_Y19_N16
\inst4|inst1|clkout[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(8) = LCELL((\inst4|inst5|Equal0~54_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~18_combout\ & \inst4|inst4|Equal0~8_combout\)))) # (!\inst4|inst5|Equal0~54_combout\ & (\inst4|inst1|process_0~18_combout\ & 
-- ((\inst4|inst4|Equal0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~54_combout\,
	datab => \inst4|inst1|process_0~18_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst4|Equal0~8_combout\,
	combout => \inst4|inst1|clkout\(8));

-- Location: LCCOMB_X30_Y24_N18
\inst4|inst2|output[8][0]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[8][0]~166_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~8_combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~8_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[8][0]~166_combout\);

-- Location: LCCOMB_X29_Y19_N20
\inst4|inst6|output[8][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][6]~combout\ = (\inst4|inst5|Equal0~54_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst4|inst2|output[8][0]~166_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6))))) # (!\inst4|inst5|Equal0~54_combout\ & 
-- (((\inst4|inst2|output[8][0]~166_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~54_combout\,
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst2|output[8][0]~166_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst4|inst6|output[8][6]~combout\);

-- Location: FF_X29_Y19_N21
\inst4|inst7|GEN_REG:8:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(6));

-- Location: LCCOMB_X26_Y16_N30
\inst4|inst5|outputs[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~64_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(6)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:8:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|Q\(6),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~64_combout\);

-- Location: LCCOMB_X25_Y19_N0
\inst4|inst5|Equal0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~52_combout\ = (\inst4|inst5|Equal0~10_combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~10_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~52_combout\);

-- Location: LCCOMB_X26_Y18_N10
\inst4|inst1|clkout[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(40) = LCELL((\inst4|inst5|Equal0~52_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~5_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst4|inst5|Equal0~52_combout\ & (\inst4|inst4|Equal0~5_combout\ & 
-- ((\inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~52_combout\,
	datab => \inst4|inst4|Equal0~5_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(40));

-- Location: LCCOMB_X23_Y25_N30
\inst4|inst2|output[40][0]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[40][0]~164_combout\ = (\inst4|inst4|Equal0~5_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~5_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[40][0]~164_combout\);

-- Location: LCCOMB_X26_Y18_N2
\inst4|inst6|output[40][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~52_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[40][0]~164_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[40][0]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~52_combout\,
	datad => \inst4|inst2|output[40][0]~164_combout\,
	combout => \inst4|inst6|output[40][6]~combout\);

-- Location: FF_X26_Y18_N3
\inst4|inst7|GEN_REG:40:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(6));

-- Location: LCCOMB_X25_Y23_N14
\inst4|inst5|Equal0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~55_combout\ = (\inst4|inst5|Equal0~26_combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~26_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~55_combout\);

-- Location: LCCOMB_X28_Y18_N8
\inst4|inst1|clkout[56]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(56) = LCELL((\inst4|inst4|Equal0~13_combout\ & ((\inst4|inst1|process_0~18_combout\) # ((\inst4|inst5|Equal0~55_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~13_combout\ & (((\inst4|inst5|Equal0~55_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~13_combout\,
	datab => \inst4|inst1|process_0~18_combout\,
	datac => \inst4|inst5|Equal0~55_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(56));

-- Location: LCCOMB_X25_Y23_N24
\inst4|inst2|output[56][0]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[56][0]~167_combout\ = (\inst5|Mux1~0_combout\ & (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & \inst4|inst4|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|Equal0~13_combout\,
	combout => \inst4|inst2|output[56][0]~167_combout\);

-- Location: LCCOMB_X28_Y18_N12
\inst4|inst6|output[56][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[56][0]~167_combout\) # ((\inst4|inst5|Equal0~55_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~55_combout\ & (\inst8|dataOut[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~55_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[56][0]~167_combout\,
	combout => \inst4|inst6|output[56][6]~combout\);

-- Location: FF_X28_Y18_N13
\inst4|inst7|GEN_REG:56:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(6));

-- Location: LCCOMB_X26_Y16_N24
\inst4|inst5|outputs[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~65_combout\ = (\inst4|inst5|outputs[6]~64_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(6)) # (!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[6]~64_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(6) & (\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[6]~64_combout\,
	datab => \inst4|inst7|GEN_REG:40:REGX|Q\(6),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~65_combout\);

-- Location: LCCOMB_X27_Y17_N4
\inst4|inst5|Equal0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~56_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~4_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~4_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~56_combout\);

-- Location: LCCOMB_X27_Y17_N20
\inst4|inst1|clkout[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(16) = LCELL((\inst4|inst1|process_0~18_combout\ & ((\inst4|inst4|Equal0~2_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~56_combout\)))) # (!\inst4|inst1|process_0~18_combout\ & (\inst6~combout\ & 
-- (\inst4|inst5|Equal0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~18_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~56_combout\,
	datad => \inst4|inst4|Equal0~2_combout\,
	combout => \inst4|inst1|clkout\(16));

-- Location: CLKCTRL_G15
\inst4|inst1|clkout[16]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[16]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[16]~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y25_N10
\inst4|inst2|output[16][0]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[16][0]~168_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~2_combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~2_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[16][0]~168_combout\);

-- Location: LCCOMB_X31_Y19_N2
\inst4|inst6|output[16][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[16][0]~168_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~56_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~56_combout\,
	datad => \inst4|inst2|output[16][0]~168_combout\,
	combout => \inst4|inst6|output[16][6]~combout\);

-- Location: FF_X31_Y19_N3
\inst4|inst7|GEN_REG:16:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N0
\inst4|inst5|Equal0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~59_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~28_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~28_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~59_combout\);

-- Location: LCCOMB_X32_Y20_N30
\inst4|inst1|clkout[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(48) = LCELL((\inst4|inst4|Equal0~14_combout\ & ((\inst4|inst1|process_0~18_combout\) # ((\inst4|inst5|Equal0~59_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~14_combout\ & (\inst4|inst5|Equal0~59_combout\ & 
-- (\inst6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~14_combout\,
	datab => \inst4|inst5|Equal0~59_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(48));

-- Location: LCCOMB_X23_Y25_N14
\inst4|inst2|output[48][0]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[48][0]~171_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~14_combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~14_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[48][0]~171_combout\);

-- Location: LCCOMB_X32_Y20_N20
\inst4|inst6|output[48][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][6]~combout\ = (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[6]~7_combout\)))) # (!\inst4|inst2|output[48][0]~171_combout\ & 
-- (((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[48][0]~171_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~59_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[48][6]~combout\);

-- Location: FF_X32_Y20_N21
\inst4|inst7|GEN_REG:48:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N30
\inst4|inst5|Equal0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~57_combout\ = (!\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~12_combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst4|inst5|Equal0~12_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~57_combout\);

-- Location: LCCOMB_X28_Y19_N0
\inst4|inst1|clkout[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(32) = LCELL((\inst4|inst5|Equal0~57_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~6_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst4|inst5|Equal0~57_combout\ & (((\inst4|inst4|Equal0~6_combout\ & 
-- \inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~57_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst4|Equal0~6_combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(32));

-- Location: LCCOMB_X23_Y25_N28
\inst4|inst2|output[32][0]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[32][0]~169_combout\ = (\inst5|Mux1~0_combout\ & (!\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~6_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~6_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[32][0]~169_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst4|inst6|output[32][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][6]~combout\ = (\inst4|inst5|Equal0~57_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[32][0]~169_combout\)))) # (!\inst4|inst5|Equal0~57_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[32][0]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~57_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][6]~combout\);

-- Location: FF_X28_Y19_N27
\inst4|inst7|GEN_REG:32:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(6));

-- Location: LCCOMB_X28_Y20_N22
\inst4|inst5|Equal0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~58_combout\ = (\inst4|inst5|Equal0~20_combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~20_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~58_combout\);

-- Location: LCCOMB_X28_Y20_N6
\inst4|inst1|clkout[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(0) = LCELL((\inst4|inst5|Equal0~58_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~10_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst4|inst5|Equal0~58_combout\ & (((\inst4|inst4|Equal0~10_combout\ & 
-- \inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~58_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst4|Equal0~10_combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(0));

-- Location: CLKCTRL_G7
\inst4|inst1|clkout[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[0]~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y20_N26
\inst4|inst2|output[0][0]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[0][0]~170_combout\ = (!\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~10_combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|Equal0~10_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[0][0]~170_combout\);

-- Location: LCCOMB_X28_Y20_N0
\inst4|inst6|output[0][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~58_combout\) # ((\inst4|inst2|output[0][0]~170_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6))))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (((\inst4|inst2|output[0][0]~170_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst4|inst5|Equal0~58_combout\,
	datac => \inst4|inst2|output[0][0]~170_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst4|inst6|output[0][6]~combout\);

-- Location: FF_X28_Y20_N1
\inst4|inst7|GEN_REG:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(6));

-- Location: LCCOMB_X31_Y19_N20
\inst4|inst5|outputs[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~66_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(6))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(6),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~66_combout\);

-- Location: LCCOMB_X31_Y19_N12
\inst4|inst5|outputs[6]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~67_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~66_combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~66_combout\ & (\inst4|inst7|GEN_REG:16:REGX|Q\(6))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[6]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:16:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:48:REGX|Q\(6),
	datad => \inst4|inst5|outputs[6]~66_combout\,
	combout => \inst4|inst5|outputs[6]~67_combout\);

-- Location: LCCOMB_X26_Y16_N26
\inst4|inst5|outputs[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~68_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst5|outputs[6]~65_combout\)) # (!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[6]~65_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[6]~67_combout\,
	combout => \inst4|inst5|outputs[6]~68_combout\);

-- Location: LCCOMB_X26_Y17_N2
\inst4|inst5|Equal0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~51_combout\ = (\inst4|inst5|Equal0~24_combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~24_combout\,
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~51_combout\);

-- Location: LCCOMB_X26_Y17_N18
\inst4|inst1|clkout[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(52) = LCELL((\inst4|inst5|Equal0~51_combout\ & ((\inst6~combout\) # ((\inst4|inst4|Equal0~12_combout\ & \inst4|inst1|process_0~18_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & (((\inst4|inst4|Equal0~12_combout\ & 
-- \inst4|inst1|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst4|Equal0~12_combout\,
	datad => \inst4|inst1|process_0~18_combout\,
	combout => \inst4|inst1|clkout\(52));

-- Location: LCCOMB_X26_Y17_N20
\inst4|inst2|output[52][0]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[52][0]~163_combout\ = (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~12_combout\ & \inst5|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~12_combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst2|output[52][0]~163_combout\);

-- Location: LCCOMB_X26_Y17_N28
\inst4|inst6|output[52][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][6]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][6]~combout\);

-- Location: FF_X26_Y17_N29
\inst4|inst7|GEN_REG:52:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N4
\inst4|inst5|Equal0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~49_combout\ = (!\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~8_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~8_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~49_combout\);

-- Location: LCCOMB_X28_Y17_N30
\inst4|inst1|clkout[36]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(36) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~49_combout\) # ((\inst4|inst1|process_0~18_combout\ & \inst4|inst4|Equal0~4_combout\)))) # (!\inst6~combout\ & (((\inst4|inst1|process_0~18_combout\ & 
-- \inst4|inst4|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~49_combout\,
	datac => \inst4|inst1|process_0~18_combout\,
	datad => \inst4|inst4|Equal0~4_combout\,
	combout => \inst4|inst1|clkout\(36));

-- Location: LCCOMB_X24_Y23_N14
\inst4|inst2|output[36][0]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[36][0]~161_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~4_combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~4_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[36][0]~161_combout\);

-- Location: LCCOMB_X28_Y17_N2
\inst4|inst6|output[36][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][6]~combout\ = (\inst4|inst2|output[36][0]~161_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~49_combout\)))) # (!\inst4|inst2|output[36][0]~161_combout\ & 
-- (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[36][0]~161_combout\,
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst4|inst5|Equal0~49_combout\,
	combout => \inst4|inst6|output[36][6]~combout\);

-- Location: FF_X28_Y17_N3
\inst4|inst7|GEN_REG:36:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N20
\inst4|inst5|Equal0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~50_combout\ = (\inst4|inst5|Equal0~18_combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~18_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~50_combout\);

-- Location: LCCOMB_X25_Y17_N2
\inst4|inst1|clkout[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(4) = LCELL((\inst4|inst1|process_0~18_combout\ & ((\inst4|inst4|Equal0~9_combout\) # ((\inst4|inst5|Equal0~50_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~18_combout\ & (\inst4|inst5|Equal0~50_combout\ & 
-- (\inst6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~18_combout\,
	datab => \inst4|inst5|Equal0~50_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst4|Equal0~9_combout\,
	combout => \inst4|inst1|clkout\(4));

-- Location: LCCOMB_X23_Y25_N20
\inst4|inst2|output[4][0]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[4][0]~162_combout\ = (\inst4|inst4|Equal0~9_combout\ & (!\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~9_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst2|output[4][0]~162_combout\);

-- Location: LCCOMB_X25_Y17_N14
\inst4|inst6|output[4][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~50_combout\) # ((\inst4|inst2|output[4][0]~162_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(6))))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst4|inst2|output[4][0]~162_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst4|inst2|output[4][0]~162_combout\,
	datac => \inst4|inst5|Equal0~50_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst4|inst6|output[4][6]~combout\);

-- Location: FF_X25_Y17_N15
\inst4|inst7|GEN_REG:4:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(6));

-- Location: LCCOMB_X26_Y16_N18
\inst4|inst5|outputs[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~62_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:36:REGX|Q\(6))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:4:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|Q\(6),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:4:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~62_combout\);

-- Location: LCCOMB_X30_Y19_N22
\inst4|inst5|Equal0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~48_combout\ = (\inst4|inst5|Equal0~2_combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~2_combout\,
	datab => \inst5|Mux21~combout\,
	datac => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~48_combout\);

-- Location: LCCOMB_X30_Y19_N28
\inst4|inst1|clkout[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(20) = LCELL((\inst4|inst4|Equal0~1_combout\ & ((\inst4|inst1|process_0~18_combout\) # ((\inst4|inst5|Equal0~48_combout\ & \inst6~combout\)))) # (!\inst4|inst4|Equal0~1_combout\ & (((\inst4|inst5|Equal0~48_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~1_combout\,
	datab => \inst4|inst1|process_0~18_combout\,
	datac => \inst4|inst5|Equal0~48_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(20));

-- Location: CLKCTRL_G16
\inst4|inst1|clkout[20]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[20]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[20]~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y19_N4
\inst4|inst2|output[20][0]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[20][0]~160_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~1_combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst4|inst4|Equal0~1_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[20][0]~160_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst4|inst6|output[20][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[20][0]~160_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~48_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst2|output[20][0]~160_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst5|Equal0~48_combout\,
	combout => \inst4|inst6|output[20][6]~combout\);

-- Location: FF_X30_Y19_N19
\inst4|inst7|GEN_REG:20:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(6));

-- Location: LCCOMB_X26_Y16_N12
\inst4|inst5|outputs[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~63_combout\ = (\inst4|inst5|outputs[6]~62_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(6)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[6]~62_combout\ & (((\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:20:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(6),
	datab => \inst4|inst5|outputs[6]~62_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~63_combout\);

-- Location: LCCOMB_X26_Y16_N14
\inst4|inst5|outputs[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~71_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~68_combout\ & (\inst4|inst5|outputs[6]~70_combout\)) # (!\inst4|inst5|outputs[6]~68_combout\ & ((\inst4|inst5|outputs[6]~63_combout\))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[6]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[6]~70_combout\,
	datac => \inst4|inst5|outputs[6]~68_combout\,
	datad => \inst4|inst5|outputs[6]~63_combout\,
	combout => \inst4|inst5|outputs[6]~71_combout\);

-- Location: LCCOMB_X28_Y20_N12
\inst4|inst5|Equal0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~25_combout\ = (!\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~24_combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|Equal0~24_combout\,
	datac => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~25_combout\);

-- Location: LCCOMB_X26_Y21_N2
\inst4|inst1|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|process_0~1_combout\ = (\inst5|Mux1~0_combout\ & (\inst12~combout\ & !\inst5|Mux16~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datac => \inst12~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst1|process_0~1_combout\);

-- Location: LCCOMB_X27_Y22_N4
\inst4|inst1|clkout[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(54) = LCELL((\inst4|inst1|process_0~13_combout\ & ((\inst4|inst1|process_0~1_combout\) # ((\inst4|inst5|Equal0~25_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~13_combout\ & (\inst4|inst5|Equal0~25_combout\ & 
-- (\inst6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~13_combout\,
	datab => \inst4|inst5|Equal0~25_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~1_combout\,
	combout => \inst4|inst1|clkout\(54));

-- Location: LCCOMB_X23_Y25_N16
\inst4|inst2|output[54][0]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[54][0]~140_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~12_combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~12_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[54][0]~140_combout\);

-- Location: LCCOMB_X34_Y22_N16
\inst4|inst6|output[54][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][6]~combout\ = (\inst4|inst5|Equal0~25_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[54][0]~140_combout\)))) # (!\inst4|inst5|Equal0~25_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst2|output[54][0]~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~25_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst2|output[54][0]~140_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[54][6]~combout\);

-- Location: FF_X34_Y22_N17
\inst4|inst7|GEN_REG:54:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N12
\inst4|inst5|Equal0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~31_combout\ = (\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~30_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~31_combout\);

-- Location: LCCOMB_X27_Y24_N30
\inst4|inst1|clkout[62]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(62) = LCELL((\inst4|inst1|process_0~1_combout\ & ((\inst4|inst1|process_0~16_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~31_combout\)))) # (!\inst4|inst1|process_0~1_combout\ & (\inst6~combout\ & 
-- ((\inst4|inst5|Equal0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~1_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst1|process_0~16_combout\,
	datad => \inst4|inst5|Equal0~31_combout\,
	combout => \inst4|inst1|clkout\(62));

-- Location: LCCOMB_X30_Y24_N8
\inst4|inst2|output[62][0]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[62][0]~143_combout\ = (\inst5|Mux15~combout\ & (\inst4|inst4|Equal0~15_combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst4|inst4|Equal0~15_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[62][0]~143_combout\);

-- Location: LCCOMB_X27_Y24_N24
\inst4|inst6|output[62][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[62][0]~143_combout\) # ((\inst4|inst5|Equal0~31_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~31_combout\ & (\inst8|dataOut[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~31_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[62][0]~143_combout\,
	combout => \inst4|inst6|output[62][6]~combout\);

-- Location: FF_X27_Y24_N25
\inst4|inst7|GEN_REG:62:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N22
\inst4|inst5|Equal0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~29_combout\ = (\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~28_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~29_combout\);

-- Location: LCCOMB_X29_Y22_N26
\inst4|inst1|clkout[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(50) = LCELL((\inst4|inst1|process_0~15_combout\ & ((\inst4|inst1|process_0~1_combout\) # ((\inst4|inst5|Equal0~29_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~15_combout\ & (((\inst4|inst5|Equal0~29_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~15_combout\,
	datab => \inst4|inst1|process_0~1_combout\,
	datac => \inst4|inst5|Equal0~29_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(50));

-- Location: LCCOMB_X23_Y25_N26
\inst4|inst2|output[50][0]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[50][0]~142_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~14_combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~14_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[50][0]~142_combout\);

-- Location: LCCOMB_X29_Y22_N20
\inst4|inst6|output[50][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[50][0]~142_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~29_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~29_combout\,
	datad => \inst4|inst2|output[50][0]~142_combout\,
	combout => \inst4|inst6|output[50][6]~combout\);

-- Location: FF_X29_Y22_N21
\inst4|inst7|GEN_REG:50:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(6));

-- Location: LCCOMB_X29_Y23_N12
\inst4|inst5|Equal0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~27_combout\ = (!\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~26_combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst4|inst5|Equal0~26_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~27_combout\);

-- Location: LCCOMB_X29_Y23_N30
\inst4|inst1|clkout[58]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(58) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~27_combout\) # ((\inst4|inst1|process_0~14_combout\ & \inst4|inst1|process_0~1_combout\)))) # (!\inst6~combout\ & (((\inst4|inst1|process_0~14_combout\ & 
-- \inst4|inst1|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~27_combout\,
	datac => \inst4|inst1|process_0~14_combout\,
	datad => \inst4|inst1|process_0~1_combout\,
	combout => \inst4|inst1|clkout\(58));

-- Location: LCCOMB_X29_Y23_N6
\inst4|inst2|output[58][0]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[58][0]~141_combout\ = (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & \inst4|inst4|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|Equal0~13_combout\,
	combout => \inst4|inst2|output[58][0]~141_combout\);

-- Location: LCCOMB_X29_Y23_N22
\inst4|inst6|output[58][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][6]~combout\ = (\inst4|inst5|Equal0~27_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[58][0]~141_combout\)))) # (!\inst4|inst5|Equal0~27_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[58][0]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~27_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][6]~combout\);

-- Location: FF_X29_Y23_N23
\inst4|inst7|GEN_REG:58:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(6));

-- Location: LCCOMB_X28_Y21_N6
\inst4|inst5|outputs[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~59_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\) # (\inst4|inst7|GEN_REG:58:REGX|Q\(6))))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(6) & (!\inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:50:REGX|Q\(6),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~59_combout\);

-- Location: LCCOMB_X28_Y21_N2
\inst4|inst5|outputs[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~60_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~59_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~59_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(6))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[6]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|Q\(6),
	datab => \inst4|inst7|GEN_REG:62:REGX|Q\(6),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[6]~59_combout\,
	combout => \inst4|inst5|outputs[6]~60_combout\);

-- Location: LCCOMB_X30_Y23_N12
\inst4|inst5|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~7_combout\ = (\inst4|inst5|Equal0~6_combout\ & (!\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~6_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~7_combout\);

-- Location: LCCOMB_X26_Y23_N18
\inst4|inst1|clkout[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(30) = LCELL((\inst4|inst1|process_0~1_combout\ & ((\inst4|inst1|process_0~4_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~7_combout\)))) # (!\inst4|inst1|process_0~1_combout\ & (((\inst6~combout\ & 
-- \inst4|inst5|Equal0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~1_combout\,
	datab => \inst4|inst1|process_0~4_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst5|Equal0~7_combout\,
	combout => \inst4|inst1|clkout\(30));

-- Location: LCCOMB_X23_Y24_N2
\inst4|inst2|output[30][0]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[30][0]~131_combout\ = (\inst4|inst4|Equal0~3_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~3_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[30][0]~131_combout\);

-- Location: LCCOMB_X26_Y23_N10
\inst4|inst6|output[30][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][6]~combout\ = (\inst4|inst5|Equal0~7_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[30][0]~131_combout\)))) # (!\inst4|inst5|Equal0~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst2|output[30][0]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst2|output[30][0]~131_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[30][6]~combout\);

-- Location: FF_X26_Y23_N11
\inst4|inst7|GEN_REG:30:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(6));

-- Location: LCCOMB_X27_Y17_N0
\inst4|inst5|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~5_combout\ = (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & \inst4|inst5|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|Equal0~4_combout\,
	combout => \inst4|inst5|Equal0~5_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst4|inst1|clkout[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(18) = LCELL((\inst4|inst1|process_0~3_combout\ & ((\inst4|inst1|process_0~1_combout\) # ((\inst4|inst5|Equal0~5_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~3_combout\ & (\inst4|inst5|Equal0~5_combout\ & 
-- ((\inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~3_combout\,
	datab => \inst4|inst5|Equal0~5_combout\,
	datac => \inst4|inst1|process_0~1_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(18));

-- Location: CLKCTRL_G17
\inst4|inst1|clkout[18]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[18]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[18]~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y18_N6
\inst4|inst2|output[18][0]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[18][0]~130_combout\ = (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~2_combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst4|inst4|Equal0~2_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[18][0]~130_combout\);

-- Location: LCCOMB_X23_Y18_N8
\inst4|inst6|output[18][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[18][0]~130_combout\) # ((\inst4|inst5|Equal0~5_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~5_combout\ & (\inst8|dataOut[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~5_combout\,
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[18][0]~130_combout\,
	combout => \inst4|inst6|output[18][6]~combout\);

-- Location: FF_X23_Y18_N9
\inst4|inst7|GEN_REG:18:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(6));

-- Location: LCCOMB_X30_Y20_N24
\inst4|inst5|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~3_combout\ = (!\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & \inst4|inst5|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|Equal0~2_combout\,
	combout => \inst4|inst5|Equal0~3_combout\);

-- Location: LCCOMB_X26_Y21_N24
\inst4|inst1|clkout[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(22) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~3_combout\) # ((\inst4|inst1|process_0~1_combout\ & \inst4|inst1|process_0~2_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~1_combout\ & 
-- ((\inst4|inst1|process_0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~1_combout\,
	datac => \inst4|inst5|Equal0~3_combout\,
	datad => \inst4|inst1|process_0~2_combout\,
	combout => \inst4|inst1|clkout\(22));

-- Location: CLKCTRL_G14
\inst4|inst1|clkout[22]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[22]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[22]~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y25_N24
\inst4|inst2|output[22][0]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[22][0]~129_combout\ = (\inst4|inst4|Equal0~1_combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~1_combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[22][0]~129_combout\);

-- Location: LCCOMB_X27_Y23_N18
\inst4|inst6|output[22][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][6]~combout\ = (\inst4|inst5|Equal0~3_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[22][0]~129_combout\)))) # (!\inst4|inst5|Equal0~3_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[22][0]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~3_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][6]~combout\);

-- Location: FF_X27_Y23_N19
\inst4|inst7|GEN_REG:22:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(6));

-- Location: LCCOMB_X23_Y24_N18
\inst4|inst5|outputs[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~52_combout\ = (\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\) # ((\inst4|inst7|GEN_REG:22:REGX|Q\(6))))) # (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:18:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~52_combout\);

-- Location: LCCOMB_X25_Y18_N30
\inst4|inst5|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~1_combout\ = (\inst4|inst5|Equal0~0_combout\ & (!\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|Equal0~0_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y18_N2
\inst4|inst1|clkout[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(26) = LCELL((\inst4|inst1|process_0~0_combout\ & ((\inst4|inst1|process_0~1_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~1_combout\)))) # (!\inst4|inst1|process_0~0_combout\ & (((\inst6~combout\ & 
-- \inst4|inst5|Equal0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~0_combout\,
	datab => \inst4|inst1|process_0~1_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst5|Equal0~1_combout\,
	combout => \inst4|inst1|clkout\(26));

-- Location: LCCOMB_X23_Y22_N12
\inst4|inst2|output[26][0]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[26][0]~128_combout\ = (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst5|Mux1~0_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~0_combout\,
	combout => \inst4|inst2|output[26][0]~128_combout\);

-- Location: LCCOMB_X25_Y18_N18
\inst4|inst6|output[26][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[26][0]~128_combout\) # ((\inst4|inst5|Equal0~1_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst5|Equal0~1_combout\,
	datac => \inst4|inst2|output[26][0]~128_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[26][6]~combout\);

-- Location: FF_X25_Y18_N19
\inst4|inst7|GEN_REG:26:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(6));

-- Location: LCCOMB_X23_Y23_N16
\inst4|inst5|outputs[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~53_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~52_combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(6))) # (!\inst4|inst5|outputs[6]~52_combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(6)))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|Q\(6),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[6]~52_combout\,
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~53_combout\);

-- Location: LCCOMB_X27_Y21_N12
\inst4|inst5|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~15_combout\ = (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & \inst4|inst5|Equal0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst5|Mux22~combout\,
	datad => \inst4|inst5|Equal0~14_combout\,
	combout => \inst4|inst5|Equal0~15_combout\);

-- Location: LCCOMB_X27_Y21_N28
\inst4|inst1|clkout[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(46) = LCELL((\inst4|inst1|process_0~1_combout\ & ((\inst4|inst1|process_0~8_combout\) # ((\inst4|inst5|Equal0~15_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~1_combout\ & (((\inst4|inst5|Equal0~15_combout\ & 
-- \inst6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~1_combout\,
	datab => \inst4|inst1|process_0~8_combout\,
	datac => \inst4|inst5|Equal0~15_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(46));

-- Location: LCCOMB_X27_Y21_N10
\inst4|inst2|output[46][0]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[46][0]~135_combout\ = (\inst5|Mux1~0_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~7_combout\,
	combout => \inst4|inst2|output[46][0]~135_combout\);

-- Location: LCCOMB_X27_Y21_N0
\inst4|inst6|output[46][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~15_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[46][0]~135_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[46][0]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~15_combout\,
	datad => \inst4|inst2|output[46][0]~135_combout\,
	combout => \inst4|inst6|output[46][6]~combout\);

-- Location: FF_X27_Y21_N1
\inst4|inst7|GEN_REG:46:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(6));

-- Location: LCCOMB_X26_Y21_N14
\inst4|inst5|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~9_combout\ = (!\inst5|Mux22~combout\ & (\inst4|inst5|Equal0~8_combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|Equal0~8_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~9_combout\);

-- Location: LCCOMB_X26_Y21_N12
\inst4|inst1|clkout[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(38) = LCELL((\inst4|inst5|Equal0~9_combout\ & ((\inst6~combout\) # ((\inst4|inst1|process_0~5_combout\ & \inst4|inst1|process_0~1_combout\)))) # (!\inst4|inst5|Equal0~9_combout\ & (\inst4|inst1|process_0~5_combout\ & 
-- (\inst4|inst1|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~9_combout\,
	datab => \inst4|inst1|process_0~5_combout\,
	datac => \inst4|inst1|process_0~1_combout\,
	datad => \inst6~combout\,
	combout => \inst4|inst1|clkout\(38));

-- Location: LCCOMB_X26_Y21_N20
\inst4|inst2|output[38][0]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[38][0]~132_combout\ = (\inst5|Mux1~0_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & \inst4|inst4|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|Equal0~4_combout\,
	combout => \inst4|inst2|output[38][0]~132_combout\);

-- Location: LCCOMB_X26_Y21_N30
\inst4|inst6|output[38][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][6]~combout\ = (\inst4|inst5|Equal0~9_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[38][0]~132_combout\)))) # (!\inst4|inst5|Equal0~9_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[38][0]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~9_combout\,
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][6]~combout\);

-- Location: FF_X26_Y21_N31
\inst4|inst7|GEN_REG:38:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N12
\inst4|inst5|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~13_combout\ = (\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~12_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~12_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~13_combout\);

-- Location: LCCOMB_X24_Y19_N10
\inst4|inst1|clkout[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(34) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~13_combout\) # ((\inst4|inst1|process_0~7_combout\ & \inst4|inst1|process_0~1_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~7_combout\ & 
-- ((\inst4|inst1|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~7_combout\,
	datac => \inst4|inst5|Equal0~13_combout\,
	datad => \inst4|inst1|process_0~1_combout\,
	combout => \inst4|inst1|clkout\(34));

-- Location: LCCOMB_X23_Y25_N4
\inst4|inst2|output[34][0]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[34][0]~134_combout\ = (\inst5|Mux1~0_combout\ & (!\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~6_combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux1~0_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~6_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[34][0]~134_combout\);

-- Location: LCCOMB_X24_Y19_N22
\inst4|inst6|output[34][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[34][0]~134_combout\) # ((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[6]~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst4|inst2|output[34][0]~134_combout\,
	datac => \inst4|inst5|Equal0~13_combout\,
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[34][6]~combout\);

-- Location: FF_X24_Y19_N23
\inst4|inst7|GEN_REG:34:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(6));

-- Location: LCCOMB_X24_Y19_N2
\inst4|inst5|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~11_combout\ = (\inst4|inst5|Equal0~10_combout\ & (!\inst5|Mux22~combout\ & \inst5|Mux21~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~10_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|Equal0~11_combout\);

-- Location: LCCOMB_X24_Y19_N14
\inst4|inst1|clkout[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(42) = LCELL((\inst4|inst1|process_0~6_combout\ & ((\inst4|inst1|process_0~1_combout\) # ((\inst4|inst5|Equal0~11_combout\ & \inst6~combout\)))) # (!\inst4|inst1|process_0~6_combout\ & (\inst4|inst5|Equal0~11_combout\ & 
-- (\inst6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~6_combout\,
	datab => \inst4|inst5|Equal0~11_combout\,
	datac => \inst6~combout\,
	datad => \inst4|inst1|process_0~1_combout\,
	combout => \inst4|inst1|clkout\(42));

-- Location: LCCOMB_X23_Y25_N2
\inst4|inst2|output[42][0]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[42][0]~133_combout\ = (\inst4|inst4|Equal0~5_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~5_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[42][0]~133_combout\);

-- Location: LCCOMB_X24_Y19_N8
\inst4|inst6|output[42][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][6]~combout\ = (\inst4|inst2|output[42][0]~133_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst4|inst5|Equal0~11_combout\ & \inst8|dataOut[6]~7_combout\)))) # (!\inst4|inst2|output[42][0]~133_combout\ & 
-- (\inst4|inst5|Equal0~11_combout\ & ((\inst8|dataOut[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[42][0]~133_combout\,
	datab => \inst4|inst5|Equal0~11_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst8|dataOut[6]~7_combout\,
	combout => \inst4|inst6|output[42][6]~combout\);

-- Location: FF_X24_Y19_N9
\inst4|inst7|GEN_REG:42:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(6));

-- Location: LCCOMB_X29_Y21_N12
\inst4|inst5|outputs[6]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~54_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(6)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|Q\(6),
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:42:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~54_combout\);

-- Location: LCCOMB_X29_Y21_N14
\inst4|inst5|outputs[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~55_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~54_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(6))) # (!\inst4|inst5|outputs[6]~54_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(6)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[6]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:46:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:38:REGX|Q\(6),
	datad => \inst4|inst5|outputs[6]~54_combout\,
	combout => \inst4|inst5|outputs[6]~55_combout\);

-- Location: LCCOMB_X30_Y20_N4
\inst4|inst5|Equal0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~21_combout\ = (\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~20_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~20_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~21_combout\);

-- Location: LCCOMB_X23_Y21_N10
\inst4|inst1|clkout[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(2) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~21_combout\) # ((\inst4|inst1|process_0~1_combout\ & \inst4|inst1|process_0~11_combout\)))) # (!\inst6~combout\ & (((\inst4|inst1|process_0~1_combout\ & 
-- \inst4|inst1|process_0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst5|Equal0~21_combout\,
	datac => \inst4|inst1|process_0~1_combout\,
	datad => \inst4|inst1|process_0~11_combout\,
	combout => \inst4|inst1|clkout\(2));

-- Location: LCCOMB_X28_Y20_N10
\inst4|inst2|output[2][0]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[2][0]~138_combout\ = (!\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~10_combout\ & (\inst5|Mux1~0_combout\ & \inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|Equal0~10_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst2|output[2][0]~138_combout\);

-- Location: LCCOMB_X23_Y21_N20
\inst4|inst6|output[2][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~21_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[2][0]~138_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[2][0]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~21_combout\,
	datad => \inst4|inst2|output[2][0]~138_combout\,
	combout => \inst4|inst6|output[2][6]~combout\);

-- Location: FF_X23_Y21_N21
\inst4|inst7|GEN_REG:2:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(6));

-- Location: LCCOMB_X25_Y19_N22
\inst4|inst5|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~19_combout\ = (\inst5|Mux21~combout\ & (\inst4|inst5|Equal0~18_combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux21~combout\,
	datac => \inst4|inst5|Equal0~18_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~19_combout\);

-- Location: LCCOMB_X23_Y21_N28
\inst4|inst1|clkout[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(6) = LCELL((\inst4|inst1|process_0~10_combout\ & ((\inst4|inst1|process_0~1_combout\) # ((\inst6~combout\ & \inst4|inst5|Equal0~19_combout\)))) # (!\inst4|inst1|process_0~10_combout\ & (\inst6~combout\ & 
-- (\inst4|inst5|Equal0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst1|process_0~10_combout\,
	datab => \inst6~combout\,
	datac => \inst4|inst5|Equal0~19_combout\,
	datad => \inst4|inst1|process_0~1_combout\,
	combout => \inst4|inst1|clkout\(6));

-- Location: LCCOMB_X23_Y25_N22
\inst4|inst2|output[6][0]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[6][0]~137_combout\ = (\inst4|inst4|Equal0~9_combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & \inst5|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|Equal0~9_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst2|output[6][0]~137_combout\);

-- Location: LCCOMB_X23_Y21_N8
\inst4|inst6|output[6][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][6]~combout\ = (\inst8|dataOut[6]~7_combout\ & ((\inst4|inst5|Equal0~19_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[6][0]~137_combout\)))) # (!\inst8|dataOut[6]~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[6][0]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[6]~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst4|inst5|Equal0~19_combout\,
	datad => \inst4|inst2|output[6][0]~137_combout\,
	combout => \inst4|inst6|output[6][6]~combout\);

-- Location: FF_X23_Y21_N9
\inst4|inst7|GEN_REG:6:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(6));

-- Location: LCCOMB_X28_Y21_N20
\inst4|inst5|outputs[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~56_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(6)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:2:REGX|Q\(6),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~56_combout\);

-- Location: LCCOMB_X24_Y22_N26
\inst4|inst5|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~17_combout\ = (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & \inst4|inst5|Equal0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux21~combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|Equal0~16_combout\,
	combout => \inst4|inst5|Equal0~17_combout\);

-- Location: LCCOMB_X24_Y22_N2
\inst4|inst1|clkout[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(10) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~17_combout\) # ((\inst4|inst1|process_0~9_combout\ & \inst4|inst1|process_0~1_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~9_combout\ & 
-- ((\inst4|inst1|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~9_combout\,
	datac => \inst4|inst5|Equal0~17_combout\,
	datad => \inst4|inst1|process_0~1_combout\,
	combout => \inst4|inst1|clkout\(10));

-- Location: CLKCTRL_G13
\inst4|inst1|clkout[10]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[10]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[10]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y22_N22
\inst4|inst2|output[10][0]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[10][0]~136_combout\ = (\inst5|Mux15~combout\ & (\inst4|inst4|Equal0~8_combout\ & (\inst5|Mux1~0_combout\ & !\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst4|inst4|Equal0~8_combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst2|output[10][0]~136_combout\);

-- Location: LCCOMB_X24_Y22_N30
\inst4|inst6|output[10][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][6]~combout\ = (\inst4|inst2|output[10][0]~136_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(6)) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~17_combout\)))) # (!\inst4|inst2|output[10][0]~136_combout\ & 
-- (((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[10][0]~136_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst5|Equal0~17_combout\,
	combout => \inst4|inst6|output[10][6]~combout\);

-- Location: FF_X24_Y22_N31
\inst4|inst7|GEN_REG:10:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(6));

-- Location: LCCOMB_X27_Y19_N16
\inst4|inst5|Equal0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~23_combout\ = (\inst4|inst5|Equal0~22_combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~22_combout\,
	datab => \inst5|Mux21~combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|Equal0~23_combout\);

-- Location: LCCOMB_X27_Y19_N12
\inst4|inst1|clkout[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(14) = LCELL((\inst6~combout\ & ((\inst4|inst5|Equal0~23_combout\) # ((\inst4|inst1|process_0~1_combout\ & \inst4|inst1|process_0~12_combout\)))) # (!\inst6~combout\ & (\inst4|inst1|process_0~1_combout\ & 
-- (\inst4|inst1|process_0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6~combout\,
	datab => \inst4|inst1|process_0~1_combout\,
	datac => \inst4|inst1|process_0~12_combout\,
	datad => \inst4|inst5|Equal0~23_combout\,
	combout => \inst4|inst1|clkout\(14));

-- Location: CLKCTRL_G0
\inst4|inst1|clkout[14]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst1|clkout[14]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst1|clkout[14]~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y19_N24
\inst4|inst2|output[14][0]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[14][0]~139_combout\ = (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux1~0_combout\,
	datad => \inst4|inst4|Equal0~11_combout\,
	combout => \inst4|inst2|output[14][0]~139_combout\);

-- Location: LCCOMB_X27_Y19_N14
\inst4|inst6|output[14][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][6]~combout\ = (\inst4|inst5|Equal0~23_combout\ & ((\inst8|dataOut[6]~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst4|inst2|output[14][0]~139_combout\)))) # (!\inst4|inst5|Equal0~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[14][0]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst8|dataOut[6]~7_combout\,
	datad => \inst4|inst2|output[14][0]~139_combout\,
	combout => \inst4|inst6|output[14][6]~combout\);

-- Location: FF_X27_Y19_N15
\inst4|inst7|GEN_REG:14:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(6));

-- Location: LCCOMB_X28_Y21_N22
\inst4|inst5|outputs[6]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~57_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[6]~56_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(6)))) # (!\inst4|inst5|outputs[6]~56_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(6))))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[6]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[6]~56_combout\,
	datac => \inst4|inst7|GEN_REG:10:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:14:REGX|Q\(6),
	combout => \inst4|inst5|outputs[6]~57_combout\);

-- Location: LCCOMB_X23_Y23_N24
\inst4|inst5|outputs[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~58_combout\ = (\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\) # ((\inst4|inst5|outputs[6]~55_combout\)))) # (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst5|outputs[6]~55_combout\,
	datad => \inst4|inst5|outputs[6]~57_combout\,
	combout => \inst4|inst5|outputs[6]~58_combout\);

-- Location: LCCOMB_X24_Y23_N4
\inst4|inst5|outputs[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~61_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~58_combout\ & (\inst4|inst5|outputs[6]~60_combout\)) # (!\inst4|inst5|outputs[6]~58_combout\ & ((\inst4|inst5|outputs[6]~53_combout\))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[6]~60_combout\,
	datab => \inst4|inst5|outputs[6]~53_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[6]~58_combout\,
	combout => \inst4|inst5|outputs[6]~61_combout\);

-- Location: LCCOMB_X31_Y19_N8
\inst4|inst5|outputs[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~72_combout\ = (\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)))) # (!\inst5|Mux22~combout\ & ((\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[6]~61_combout\))) # (!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[6]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|outputs[6]~71_combout\,
	datac => \inst4|inst5|outputs[6]~61_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|outputs[6]~72_combout\);

-- Location: LCCOMB_X31_Y19_N30
\inst4|inst5|outputs[6]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~83_combout\ = (\inst4|inst5|outputs[6]~72_combout\ & (((\inst4|inst5|outputs[6]~82_combout\) # (!\inst5|Mux22~combout\)))) # (!\inst4|inst5|outputs[6]~72_combout\ & (\inst4|inst5|outputs[6]~51_combout\ & ((\inst5|Mux22~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[6]~51_combout\,
	datab => \inst4|inst5|outputs[6]~82_combout\,
	datac => \inst4|inst5|outputs[6]~72_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|outputs[6]~83_combout\);

-- Location: LCCOMB_X25_Y20_N12
\inst5|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux26~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(13) & ((\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)))) # (!\inst2|altsyncram_component|auto_generated|q_a\(13) & 
-- ((\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux26~0_combout\);

-- Location: LCCOMB_X21_Y20_N20
\inst5|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux28~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(15) $ (((\inst2|altsyncram_component|auto_generated|q_a\(14)) # (\inst2|altsyncram_component|auto_generated|q_a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux28~0_combout\);

-- Location: LCCOMB_X19_Y21_N12
\inst1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~3_combout\ = (\inst5|Mux27~0_combout\) # ((\inst5|Mux26~0_combout\ & !\inst5|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Mux4~3_combout\);

-- Location: LCCOMB_X19_Y21_N2
\inst1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~2_combout\ = (\inst5|Mux27~0_combout\) # ((!\inst5|Mux26~0_combout\ & \inst5|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Mux4~2_combout\);

-- Location: LCCOMB_X18_Y21_N28
\inst1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[6]~83_combout\ & ((\inst4|inst5|outputs[6]~83_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~83_combout\,
	datab => \inst1|Mux4~3_combout\,
	datac => \inst4|inst5|outputs[6]~83_combout\,
	datad => \inst1|Mux4~2_combout\,
	combout => \inst1|Mux1~0_combout\);

-- Location: LCCOMB_X21_Y20_N14
\inst1|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~6_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & ((\inst2|altsyncram_component|auto_generated|q_a\(14)) # ((\inst2|altsyncram_component|auto_generated|q_a\(13)) # (\inst2|altsyncram_component|auto_generated|q_a\(12))))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(15) & (((!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13))) # (!\inst2|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst1|Mux4~6_combout\);

-- Location: LCCOMB_X18_Y21_N6
\inst1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux1~1_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux1~0_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[6]~83_combout\ $ (((\inst4|inst5|outputs[6]~83_combout\) # (!\inst1|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~83_combout\,
	datab => \inst4|inst5|outputs[6]~83_combout\,
	datac => \inst1|Mux1~0_combout\,
	datad => \inst1|Mux4~6_combout\,
	combout => \inst1|Mux1~1_combout\);

-- Location: LCCOMB_X18_Y21_N4
\inst1|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~78_combout\ = (\inst1|Mux1~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux1~1_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux28~0_combout\,
	datad => \inst5|Mux27~0_combout\,
	combout => \inst1|Add1~78_combout\);

-- Location: LCCOMB_X18_Y21_N0
\inst1|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~61_combout\ = (\inst1|Add1~78_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst4|outputs[6]~83_combout\) # (\inst4|inst5|outputs[6]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~83_combout\,
	datab => \inst1|Add1~78_combout\,
	datac => \inst4|inst5|outputs[6]~83_combout\,
	datad => \inst1|Add1~58_combout\,
	combout => \inst1|Add1~61_combout\);

-- Location: LCCOMB_X18_Y21_N10
\inst1|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~33_combout\ = (\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[6]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datac => \inst4|inst5|outputs[6]~83_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~33_combout\);

-- Location: LCCOMB_X26_Y19_N26
\inst8|outClockEn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|outClockEn~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12)) # (((!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(12),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst8|outClockEn~0_combout\);

-- Location: LCCOMB_X16_Y19_N16
\inst8|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|comb~0_combout\ = LCELL(((!\inst12~combout\) # (!\inst5|Mux25~0_combout\)) # (!\inst8|outClockEn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|outClockEn~0_combout\,
	datab => \inst5|Mux25~0_combout\,
	datad => \inst12~combout\,
	combout => \inst8|comb~0_combout\);

-- Location: LCCOMB_X17_Y19_N0
\inst8|AddressR[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[0]~16_combout\ = \inst8|addressStorage|Q\(0) $ (VCC)
-- \inst8|AddressR[0]~17\ = CARRY(\inst8|addressStorage|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(0),
	datad => VCC,
	combout => \inst8|AddressR[0]~16_combout\,
	cout => \inst8|AddressR[0]~17\);

-- Location: LCCOMB_X27_Y24_N16
\inst4|inst6|output[63][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[63][0]~191_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~79_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~79_combout\,
	datad => \inst4|inst2|output[63][0]~191_combout\,
	combout => \inst4|inst6|output[63][0]~combout\);

-- Location: FF_X27_Y24_N17
\inst4|inst7|GEN_REG:63:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(0));

-- Location: LCCOMB_X25_Y23_N16
\inst4|inst6|output[59][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[59][0]~188_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~76_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst2|output[59][0]~188_combout\,
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst5|Equal0~76_combout\,
	combout => \inst4|inst6|output[59][0]~combout\);

-- Location: FF_X25_Y23_N17
\inst4|inst7|GEN_REG:59:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(0));

-- Location: LCCOMB_X27_Y22_N16
\inst4|inst6|output[55][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~77_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[55][0]~189_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst2|output[55][0]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst2|output[55][0]~189_combout\,
	datad => \inst4|inst5|Equal0~77_combout\,
	combout => \inst4|inst6|output[55][0]~combout\);

-- Location: FF_X27_Y22_N17
\inst4|inst7|GEN_REG:55:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(0));

-- Location: LCCOMB_X29_Y22_N10
\inst4|inst6|output[51][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[51][0]~190_combout\) # ((\inst4|inst5|Equal0~78_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~78_combout\ & ((\inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[51][0]~combout\);

-- Location: FF_X29_Y22_N11
\inst4|inst7|GEN_REG:51:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(0));

-- Location: LCCOMB_X28_Y23_N28
\inst4|inst5|outputs[0]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~332_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(0)) # ((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & (((\inst4|inst7|GEN_REG:51:REGX|Q\(0) & !\inst5|Mux19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:55:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:51:REGX|Q\(0),
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~332_combout\);

-- Location: LCCOMB_X28_Y23_N22
\inst4|inst5|outputs[0]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~333_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~332_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(0))) # (!\inst4|inst5|outputs[0]~332_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(0)))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[0]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:63:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:59:REGX|Q\(0),
	datad => \inst4|inst5|outputs[0]~332_combout\,
	combout => \inst4|inst5|outputs[0]~333_combout\);

-- Location: LCCOMB_X28_Y24_N2
\inst4|inst6|output[47][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~67_combout\) # ((\inst4|inst2|output[47][0]~179_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst4|inst2|output[47][0]~179_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~67_combout\,
	datac => \inst4|inst2|output[47][0]~179_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst4|inst6|output[47][0]~combout\);

-- Location: FF_X28_Y24_N3
\inst4|inst7|GEN_REG:47:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(0));

-- Location: LCCOMB_X25_Y25_N16
\inst4|inst6|output[35][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~66_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[35][0]~178_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[35][0]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst5|Equal0~66_combout\,
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][0]~combout\);

-- Location: FF_X25_Y25_N17
\inst4|inst7|GEN_REG:35:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(0));

-- Location: LCCOMB_X26_Y25_N4
\inst4|inst6|output[39][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[39][0]~177_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~65_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~65_combout\,
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][0]~combout\);

-- Location: FF_X26_Y22_N27
\inst4|inst7|GEN_REG:39:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	asdata => \inst4|inst6|output[39][0]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(0));

-- Location: LCCOMB_X29_Y21_N28
\inst4|inst5|outputs[0]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~325_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(0)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:39:REGX|Q\(0),
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~325_combout\);

-- Location: LCCOMB_X26_Y22_N8
\inst4|inst6|output[43][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~64_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[43][0]~176_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[43][0]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~64_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][0]~combout\);

-- Location: FF_X26_Y22_N9
\inst4|inst7|GEN_REG:43:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(0));

-- Location: LCCOMB_X29_Y21_N22
\inst4|inst5|outputs[0]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~326_combout\ = (\inst4|inst5|outputs[0]~325_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(0)) # ((!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[0]~325_combout\ & (((\inst4|inst7|GEN_REG:43:REGX|Q\(0) & 
-- \inst5|Mux19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|Q\(0),
	datab => \inst4|inst5|outputs[0]~325_combout\,
	datac => \inst4|inst7|GEN_REG:43:REGX|Q\(0),
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~326_combout\);

-- Location: LCCOMB_X26_Y21_N0
\inst4|inst6|output[7][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][0]~combout\ = (\inst4|inst2|output[7][0]~184_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~72_combout\)))) # (!\inst4|inst2|output[7][0]~184_combout\ & 
-- (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[7][0]~184_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst5|Equal0~72_combout\,
	combout => \inst4|inst6|output[7][0]~combout\);

-- Location: FF_X25_Y21_N23
\inst4|inst7|GEN_REG:7:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	asdata => \inst4|inst6|output[7][0]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(0));

-- Location: LCCOMB_X16_Y17_N30
\inst4|inst6|output[15][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][0]~combout\ = (\inst4|inst5|Equal0~75_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst4|inst2|output[15][0]~187_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst4|inst5|Equal0~75_combout\ & 
-- (\inst4|inst2|output[15][0]~187_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~75_combout\,
	datab => \inst4|inst2|output[15][0]~187_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[15][0]~combout\);

-- Location: FF_X16_Y17_N31
\inst4|inst7|GEN_REG:15:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(0));

-- Location: LCCOMB_X27_Y20_N12
\inst4|inst6|output[3][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[3][0]~186_combout\) # ((\inst4|inst5|Equal0~74_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~74_combout\ & (\inst8|dataOut[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~74_combout\,
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][0]~combout\);

-- Location: FF_X27_Y20_N13
\inst4|inst7|GEN_REG:3:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(0));

-- Location: LCCOMB_X25_Y24_N0
\inst4|inst6|output[11][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][0]~combout\ = (\inst4|inst5|Equal0~73_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[11][0]~185_combout\)))) # (!\inst4|inst5|Equal0~73_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst2|output[11][0]~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~73_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[11][0]~combout\);

-- Location: FF_X25_Y24_N1
\inst4|inst7|GEN_REG:11:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(0));

-- Location: LCCOMB_X21_Y21_N4
\inst4|inst5|outputs[0]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~329_combout\ = (\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:11:REGX|Q\(0)) # (\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(0) & ((!\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|Q\(0),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:11:REGX|Q\(0),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~329_combout\);

-- Location: LCCOMB_X21_Y21_N14
\inst4|inst5|outputs[0]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~330_combout\ = (\inst4|inst5|outputs[0]~329_combout\ & (((\inst4|inst7|GEN_REG:15:REGX|Q\(0)) # (!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[0]~329_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(0) & ((\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:15:REGX|Q\(0),
	datac => \inst4|inst5|outputs[0]~329_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~330_combout\);

-- Location: LCCOMB_X24_Y16_N14
\inst4|inst6|output[23][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[23][0]~180_combout\) # ((\inst4|inst5|Equal0~68_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (((\inst4|inst5|Equal0~68_combout\ & \inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst2|output[23][0]~180_combout\,
	datac => \inst4|inst5|Equal0~68_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[23][0]~combout\);

-- Location: FF_X25_Y21_N1
\inst4|inst7|GEN_REG:23:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	asdata => \inst4|inst6|output[23][0]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(0));

-- Location: LCCOMB_X26_Y23_N16
\inst4|inst6|output[31][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~71_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[31][0]~183_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[31][0]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst5|Equal0~71_combout\,
	datad => \inst4|inst2|output[31][0]~183_combout\,
	combout => \inst4|inst6|output[31][0]~combout\);

-- Location: FF_X26_Y23_N17
\inst4|inst7|GEN_REG:31:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(0));

-- Location: LCCOMB_X23_Y17_N0
\inst4|inst6|output[27][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][0]~combout\ = (\inst4|inst2|output[27][0]~181_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~69_combout\)))) # (!\inst4|inst2|output[27][0]~181_combout\ & 
-- (((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[27][0]~181_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst5|Equal0~69_combout\,
	combout => \inst4|inst6|output[27][0]~combout\);

-- Location: FF_X25_Y18_N5
\inst4|inst7|GEN_REG:27:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	asdata => \inst4|inst6|output[27][0]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(0));

-- Location: LCCOMB_X16_Y17_N28
\inst4|inst6|output[19][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[19][0]~182_combout\) # ((\inst4|inst5|Equal0~70_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~70_combout\ & ((\inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~70_combout\,
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[19][0]~combout\);

-- Location: FF_X16_Y17_N29
\inst4|inst7|GEN_REG:19:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(0));

-- Location: LCCOMB_X21_Y21_N0
\inst4|inst5|outputs[0]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~327_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(0)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:19:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|Q\(0),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:19:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~327_combout\);

-- Location: LCCOMB_X21_Y21_N10
\inst4|inst5|outputs[0]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~328_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[0]~327_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(0)))) # (!\inst4|inst5|outputs[0]~327_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(0))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[0]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(0),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[0]~327_combout\,
	combout => \inst4|inst5|outputs[0]~328_combout\);

-- Location: LCCOMB_X24_Y21_N24
\inst4|inst5|outputs[0]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~331_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # (\inst4|inst5|outputs[0]~328_combout\)))) # (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[0]~330_combout\ & (!\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[0]~330_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[0]~328_combout\,
	combout => \inst4|inst5|outputs[0]~331_combout\);

-- Location: LCCOMB_X24_Y21_N26
\inst4|inst5|outputs[0]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~334_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[0]~331_combout\ & (\inst4|inst5|outputs[0]~333_combout\)) # (!\inst4|inst5|outputs[0]~331_combout\ & ((\inst4|inst5|outputs[0]~326_combout\))))) # 
-- (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[0]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~333_combout\,
	datab => \inst4|inst5|outputs[0]~326_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[0]~331_combout\,
	combout => \inst4|inst5|outputs[0]~334_combout\);

-- Location: LCCOMB_X26_Y25_N18
\inst4|inst6|output[40][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[40][0]~164_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~52_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~52_combout\,
	datad => \inst4|inst2|output[40][0]~164_combout\,
	combout => \inst4|inst6|output[40][0]~combout\);

-- Location: FF_X26_Y19_N1
\inst4|inst7|GEN_REG:40:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	asdata => \inst4|inst6|output[40][0]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(0));

-- Location: LCCOMB_X28_Y18_N2
\inst4|inst6|output[56][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~55_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[56][0]~167_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[56][0]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~55_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[56][0]~167_combout\,
	combout => \inst4|inst6|output[56][0]~combout\);

-- Location: FF_X28_Y18_N3
\inst4|inst7|GEN_REG:56:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(0));

-- Location: LCCOMB_X34_Y22_N14
\inst4|inst6|output[8][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][0]~combout\ = (\inst4|inst2|output[8][0]~166_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~54_combout\)))) # (!\inst4|inst2|output[8][0]~166_combout\ & 
-- (((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[8][0]~166_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst5|Equal0~54_combout\,
	combout => \inst4|inst6|output[8][0]~combout\);

-- Location: FF_X34_Y22_N15
\inst4|inst7|GEN_REG:8:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(0));

-- Location: LCCOMB_X24_Y18_N24
\inst4|inst6|output[24][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~53_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[24][0]~165_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[24][0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~53_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[24][0]~165_combout\,
	combout => \inst4|inst6|output[24][0]~combout\);

-- Location: FF_X24_Y18_N25
\inst4|inst7|GEN_REG:24:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(0));

-- Location: LCCOMB_X27_Y15_N18
\inst4|inst5|outputs[0]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~316_combout\ = (\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:24:REGX|Q\(0)) # (\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:8:REGX|Q\(0) & ((!\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:24:REGX|Q\(0),
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~316_combout\);

-- Location: LCCOMB_X27_Y15_N4
\inst4|inst5|outputs[0]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~317_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[0]~316_combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(0)))) # (!\inst4|inst5|outputs[0]~316_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(0))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[0]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:40:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:56:REGX|Q\(0),
	datad => \inst4|inst5|outputs[0]~316_combout\,
	combout => \inst4|inst5|outputs[0]~317_combout\);

-- Location: LCCOMB_X29_Y20_N28
\inst4|inst6|output[48][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~59_combout\) # ((\inst4|inst2|output[48][0]~171_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst2|output[48][0]~171_combout\,
	datac => \inst4|inst5|Equal0~59_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst4|inst6|output[48][0]~combout\);

-- Location: FF_X29_Y20_N29
\inst4|inst7|GEN_REG:48:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(0));

-- Location: LCCOMB_X30_Y19_N10
\inst4|inst6|output[16][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[16][0]~168_combout\) # ((\inst4|inst5|Equal0~56_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~56_combout\ & (\inst8|dataOut[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~56_combout\,
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[16][0]~168_combout\,
	combout => \inst4|inst6|output[16][0]~combout\);

-- Location: FF_X30_Y19_N11
\inst4|inst7|GEN_REG:16:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(0));

-- Location: LCCOMB_X28_Y20_N28
\inst4|inst6|output[0][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~58_combout\) # ((\inst4|inst2|output[0][0]~170_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst4|inst2|output[0][0]~170_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~58_combout\,
	datac => \inst4|inst2|output[0][0]~170_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst4|inst6|output[0][0]~combout\);

-- Location: FF_X28_Y20_N29
\inst4|inst7|GEN_REG:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(0));

-- Location: LCCOMB_X27_Y19_N28
\inst4|inst6|output[32][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~57_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[32][0]~169_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[32][0]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~57_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][0]~combout\);

-- Location: FF_X27_Y19_N29
\inst4|inst7|GEN_REG:32:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(0));

-- Location: LCCOMB_X27_Y15_N14
\inst4|inst5|outputs[0]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~318_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(0)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:0:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:32:REGX|Q\(0),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~318_combout\);

-- Location: LCCOMB_X27_Y15_N0
\inst4|inst5|outputs[0]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~319_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~318_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(0))) # (!\inst4|inst5|outputs[0]~318_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(0)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[0]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(0),
	datad => \inst4|inst5|outputs[0]~318_combout\,
	combout => \inst4|inst5|outputs[0]~319_combout\);

-- Location: LCCOMB_X27_Y15_N10
\inst4|inst5|outputs[0]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~320_combout\ = (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\)) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~317_combout\)) # (!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~319_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[0]~317_combout\,
	datad => \inst4|inst5|outputs[0]~319_combout\,
	combout => \inst4|inst5|outputs[0]~320_combout\);

-- Location: LCCOMB_X29_Y15_N8
\inst4|inst6|output[4][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[4][0]~162_combout\) # ((\inst4|inst5|Equal0~50_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~50_combout\ & (\inst8|dataOut[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~50_combout\,
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[4][0]~162_combout\,
	combout => \inst4|inst6|output[4][0]~combout\);

-- Location: FF_X29_Y15_N9
\inst4|inst7|GEN_REG:4:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(0));

-- Location: LCCOMB_X29_Y15_N6
\inst4|inst6|output[36][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~49_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[36][0]~161_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[36][0]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~49_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[36][0]~161_combout\,
	combout => \inst4|inst6|output[36][0]~combout\);

-- Location: FF_X29_Y15_N7
\inst4|inst7|GEN_REG:36:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(0));

-- Location: LCCOMB_X29_Y15_N20
\inst4|inst5|outputs[0]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~314_combout\ = (\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\) # ((\inst4|inst7|GEN_REG:36:REGX|Q\(0))))) # (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:4:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:36:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~314_combout\);

-- Location: LCCOMB_X26_Y17_N10
\inst4|inst6|output[52][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][0]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst4|inst2|output[52][0]~163_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (\inst4|inst2|output[52][0]~163_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst4|inst2|output[52][0]~163_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[52][0]~combout\);

-- Location: FF_X26_Y17_N11
\inst4|inst7|GEN_REG:52:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(0));

-- Location: LCCOMB_X30_Y19_N0
\inst4|inst6|output[20][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][0]~combout\ = (\inst4|inst5|Equal0~48_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst4|inst2|output[20][0]~160_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst4|inst5|Equal0~48_combout\ & 
-- (((\inst4|inst2|output[20][0]~160_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~48_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst2|output[20][0]~160_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst4|inst6|output[20][0]~combout\);

-- Location: FF_X30_Y19_N1
\inst4|inst7|GEN_REG:20:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(0));

-- Location: LCCOMB_X27_Y15_N8
\inst4|inst5|outputs[0]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~315_combout\ = (\inst4|inst5|outputs[0]~314_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(0)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[0]~314_combout\ & (((\inst5|Mux18~combout\ & 
-- \inst4|inst7|GEN_REG:20:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~314_combout\,
	datab => \inst4|inst7|GEN_REG:52:REGX|Q\(0),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~315_combout\);

-- Location: LCCOMB_X31_Y21_N28
\inst4|inst6|output[60][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][0]~combout\ = (\inst4|inst5|Equal0~63_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[60][0]~175_combout\)))) # (!\inst4|inst5|Equal0~63_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[60][0]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~63_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[60][0]~175_combout\,
	combout => \inst4|inst6|output[60][0]~combout\);

-- Location: FF_X31_Y21_N29
\inst4|inst7|GEN_REG:60:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(0));

-- Location: LCCOMB_X31_Y21_N26
\inst4|inst6|output[44][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][0]~combout\ = (\inst4|inst2|output[44][0]~172_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst4|inst5|Equal0~60_combout\ & \inst8|dataOut[0]~26_combout\)))) # (!\inst4|inst2|output[44][0]~172_combout\ & 
-- (\inst4|inst5|Equal0~60_combout\ & ((\inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[44][0]~172_combout\,
	datab => \inst4|inst5|Equal0~60_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[44][0]~combout\);

-- Location: FF_X31_Y21_N27
\inst4|inst7|GEN_REG:44:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(0));

-- Location: LCCOMB_X30_Y23_N2
\inst4|inst6|output[28][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[28][0]~173_combout\) # ((\inst4|inst5|Equal0~61_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~61_combout\ & ((\inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~61_combout\,
	datac => \inst4|inst2|output[28][0]~173_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[28][0]~combout\);

-- Location: FF_X30_Y23_N3
\inst4|inst7|GEN_REG:28:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(0));

-- Location: LCCOMB_X32_Y22_N30
\inst4|inst6|output[12][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][0]~combout\ = (\inst4|inst2|output[12][0]~174_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~62_combout\)))) # (!\inst4|inst2|output[12][0]~174_combout\ & 
-- (((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[12][0]~174_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst5|Equal0~62_combout\,
	combout => \inst4|inst6|output[12][0]~combout\);

-- Location: FF_X32_Y22_N31
\inst4|inst7|GEN_REG:12:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(0));

-- Location: LCCOMB_X30_Y23_N26
\inst4|inst5|outputs[0]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~321_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:28:REGX|Q\(0)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:12:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:28:REGX|Q\(0),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~321_combout\);

-- Location: LCCOMB_X27_Y15_N12
\inst4|inst5|outputs[0]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~322_combout\ = (\inst4|inst5|outputs[0]~321_combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(0)) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[0]~321_combout\ & (((\inst4|inst7|GEN_REG:44:REGX|Q\(0) & 
-- \inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:44:REGX|Q\(0),
	datac => \inst4|inst5|outputs[0]~321_combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~322_combout\);

-- Location: LCCOMB_X27_Y15_N22
\inst4|inst5|outputs[0]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~323_combout\ = (\inst4|inst5|outputs[0]~320_combout\ & (((\inst4|inst5|outputs[0]~322_combout\) # (!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[0]~320_combout\ & (\inst4|inst5|outputs[0]~315_combout\ & 
-- (\inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~320_combout\,
	datab => \inst4|inst5|outputs[0]~315_combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[0]~322_combout\,
	combout => \inst4|inst5|outputs[0]~323_combout\);

-- Location: LCCOMB_X24_Y19_N20
\inst4|inst6|output[34][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[34][0]~134_combout\) # ((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst2|output[34][0]~134_combout\,
	datac => \inst4|inst5|Equal0~13_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[34][0]~combout\);

-- Location: FF_X24_Y19_N21
\inst4|inst7|GEN_REG:34:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(0));

-- Location: LCCOMB_X24_Y19_N0
\inst4|inst6|output[42][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][0]~combout\ = (\inst4|inst2|output[42][0]~133_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~11_combout\)))) # (!\inst4|inst2|output[42][0]~133_combout\ & 
-- (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[42][0]~133_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst5|Equal0~11_combout\,
	combout => \inst4|inst6|output[42][0]~combout\);

-- Location: FF_X24_Y19_N1
\inst4|inst7|GEN_REG:42:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(0));

-- Location: LCCOMB_X24_Y21_N12
\inst4|inst5|outputs[0]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~306_combout\ = (\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:42:REGX|Q\(0)) # (\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(0) & ((!\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:34:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:42:REGX|Q\(0),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~306_combout\);

-- Location: LCCOMB_X26_Y21_N4
\inst4|inst6|output[38][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][0]~combout\ = (\inst4|inst5|Equal0~9_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[38][0]~132_combout\)))) # (!\inst4|inst5|Equal0~9_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[38][0]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~9_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][0]~combout\);

-- Location: FF_X26_Y21_N5
\inst4|inst7|GEN_REG:38:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(0));

-- Location: LCCOMB_X27_Y21_N8
\inst4|inst6|output[46][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~15_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[46][0]~135_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[46][0]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst5|Equal0~15_combout\,
	datad => \inst4|inst2|output[46][0]~135_combout\,
	combout => \inst4|inst6|output[46][0]~combout\);

-- Location: FF_X27_Y21_N9
\inst4|inst7|GEN_REG:46:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(0));

-- Location: LCCOMB_X24_Y21_N18
\inst4|inst5|outputs[0]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~307_combout\ = (\inst4|inst5|outputs[0]~306_combout\ & (((\inst4|inst7|GEN_REG:46:REGX|Q\(0)) # (!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[0]~306_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(0) & 
-- ((\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~306_combout\,
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:46:REGX|Q\(0),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~307_combout\);

-- Location: LCCOMB_X24_Y22_N18
\inst4|inst6|output[10][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][0]~combout\ = (\inst4|inst5|Equal0~17_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[10][0]~136_combout\)))) # (!\inst4|inst5|Equal0~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst2|output[10][0]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst2|output[10][0]~136_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[10][0]~combout\);

-- Location: FF_X24_Y22_N19
\inst4|inst7|GEN_REG:10:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(0));

-- Location: LCCOMB_X27_Y19_N20
\inst4|inst6|output[14][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][0]~combout\ = (\inst4|inst5|Equal0~23_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[14][0]~139_combout\)))) # (!\inst4|inst5|Equal0~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[14][0]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[14][0]~139_combout\,
	combout => \inst4|inst6|output[14][0]~combout\);

-- Location: FF_X27_Y19_N21
\inst4|inst7|GEN_REG:14:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(0));

-- Location: LCCOMB_X23_Y21_N24
\inst4|inst6|output[6][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][0]~combout\ = (\inst4|inst5|Equal0~19_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[6][0]~137_combout\)))) # (!\inst4|inst5|Equal0~19_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[6][0]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~19_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[6][0]~137_combout\,
	combout => \inst4|inst6|output[6][0]~combout\);

-- Location: FF_X23_Y21_N25
\inst4|inst7|GEN_REG:6:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(0));

-- Location: LCCOMB_X23_Y21_N4
\inst4|inst6|output[2][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][0]~combout\ = (\inst4|inst2|output[2][0]~138_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~21_combout\)))) # (!\inst4|inst2|output[2][0]~138_combout\ & 
-- (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[2][0]~138_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst5|Equal0~21_combout\,
	combout => \inst4|inst6|output[2][0]~combout\);

-- Location: FF_X23_Y21_N5
\inst4|inst7|GEN_REG:2:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(0));

-- Location: LCCOMB_X24_Y21_N28
\inst4|inst5|outputs[0]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~308_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:6:REGX|Q\(0))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:6:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:2:REGX|Q\(0),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~308_combout\);

-- Location: LCCOMB_X24_Y21_N2
\inst4|inst5|outputs[0]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~309_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~308_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(0)))) # (!\inst4|inst5|outputs[0]~308_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(0))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[0]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:10:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(0),
	datad => \inst4|inst5|outputs[0]~308_combout\,
	combout => \inst4|inst5|outputs[0]~309_combout\);

-- Location: LCCOMB_X24_Y21_N20
\inst4|inst5|outputs[0]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~310_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst5|outputs[0]~307_combout\)) # (!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[0]~309_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[0]~307_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[0]~309_combout\,
	combout => \inst4|inst5|outputs[0]~310_combout\);

-- Location: LCCOMB_X23_Y18_N0
\inst4|inst6|output[18][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][0]~combout\ = (\inst4|inst2|output[18][0]~130_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~5_combout\)))) # (!\inst4|inst2|output[18][0]~130_combout\ & 
-- (((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[18][0]~130_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst5|Equal0~5_combout\,
	combout => \inst4|inst6|output[18][0]~combout\);

-- Location: FF_X23_Y18_N1
\inst4|inst7|GEN_REG:18:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(0));

-- Location: LCCOMB_X27_Y23_N14
\inst4|inst6|output[22][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][0]~combout\ = (\inst4|inst5|Equal0~3_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[22][0]~129_combout\)))) # (!\inst4|inst5|Equal0~3_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[22][0]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~3_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][0]~combout\);

-- Location: FF_X27_Y23_N15
\inst4|inst7|GEN_REG:22:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(0));

-- Location: LCCOMB_X28_Y23_N0
\inst4|inst5|outputs[0]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~304_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(0)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:18:REGX|Q\(0),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~304_combout\);

-- Location: LCCOMB_X25_Y18_N10
\inst4|inst6|output[26][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][0]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[26][0]~128_combout\)))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst2|output[26][0]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst2|output[26][0]~128_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[26][0]~combout\);

-- Location: FF_X25_Y18_N11
\inst4|inst7|GEN_REG:26:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(0));

-- Location: LCCOMB_X27_Y23_N8
\inst4|inst6|output[30][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][0]~combout\ = (\inst4|inst5|Equal0~7_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst4|inst2|output[30][0]~131_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(0))))) # (!\inst4|inst5|Equal0~7_combout\ & 
-- (\inst4|inst2|output[30][0]~131_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~7_combout\,
	datab => \inst4|inst2|output[30][0]~131_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[30][0]~combout\);

-- Location: FF_X27_Y23_N9
\inst4|inst7|GEN_REG:30:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(0));

-- Location: LCCOMB_X28_Y23_N26
\inst4|inst5|outputs[0]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~305_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~304_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(0)))) # (!\inst4|inst5|outputs[0]~304_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(0))))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[0]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[0]~304_combout\,
	datac => \inst4|inst7|GEN_REG:26:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:30:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~305_combout\);

-- Location: LCCOMB_X34_Y22_N28
\inst4|inst6|output[54][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[54][0]~140_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~25_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst2|output[54][0]~140_combout\,
	datad => \inst4|inst5|Equal0~25_combout\,
	combout => \inst4|inst6|output[54][0]~combout\);

-- Location: FF_X34_Y22_N29
\inst4|inst7|GEN_REG:54:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(0));

-- Location: LCCOMB_X28_Y24_N22
\inst4|inst6|output[62][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~31_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[62][0]~143_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst2|output[62][0]~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst2|output[62][0]~143_combout\,
	datad => \inst4|inst5|Equal0~31_combout\,
	combout => \inst4|inst6|output[62][0]~combout\);

-- Location: FF_X28_Y24_N23
\inst4|inst7|GEN_REG:62:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(0));

-- Location: LCCOMB_X30_Y23_N24
\inst4|inst6|output[50][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][0]~combout\ = (\inst4|inst2|output[50][0]~142_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(0)) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~29_combout\)))) # (!\inst4|inst2|output[50][0]~142_combout\ & 
-- (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[50][0]~142_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst5|Equal0~29_combout\,
	combout => \inst4|inst6|output[50][0]~combout\);

-- Location: FF_X30_Y23_N25
\inst4|inst7|GEN_REG:50:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(0));

-- Location: LCCOMB_X29_Y23_N26
\inst4|inst6|output[58][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[58][0]~141_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~27_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~27_combout\,
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][0]~combout\);

-- Location: FF_X29_Y23_N27
\inst4|inst7|GEN_REG:58:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(0));

-- Location: LCCOMB_X25_Y15_N28
\inst4|inst5|outputs[0]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~311_combout\ = (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\)) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(0)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:50:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~311_combout\);

-- Location: LCCOMB_X25_Y15_N6
\inst4|inst5|outputs[0]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~312_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[0]~311_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(0)))) # (!\inst4|inst5|outputs[0]~311_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(0))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[0]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:62:REGX|Q\(0),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[0]~311_combout\,
	combout => \inst4|inst5|outputs[0]~312_combout\);

-- Location: LCCOMB_X24_Y21_N22
\inst4|inst5|outputs[0]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~313_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~310_combout\ & ((\inst4|inst5|outputs[0]~312_combout\))) # (!\inst4|inst5|outputs[0]~310_combout\ & (\inst4|inst5|outputs[0]~305_combout\)))) # 
-- (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[0]~310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[0]~310_combout\,
	datac => \inst4|inst5|outputs[0]~305_combout\,
	datad => \inst4|inst5|outputs[0]~312_combout\,
	combout => \inst4|inst5|outputs[0]~313_combout\);

-- Location: LCCOMB_X24_Y21_N4
\inst4|inst5|outputs[0]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~324_combout\ = (\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)))) # (!\inst5|Mux22~combout\ & ((\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[0]~313_combout\))) # (!\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[0]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~323_combout\,
	datab => \inst5|Mux22~combout\,
	datac => \inst4|inst5|outputs[0]~313_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|outputs[0]~324_combout\);

-- Location: LCCOMB_X30_Y21_N10
\inst4|inst2|output[61][0]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst2|output[61][0]~159_combout\ = (!\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst4|inst4|Equal0~15_combout\ & \inst5|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|Equal0~15_combout\,
	datad => \inst5|Mux1~0_combout\,
	combout => \inst4|inst2|output[61][0]~159_combout\);

-- Location: LCCOMB_X30_Y21_N18
\inst4|inst6|output[61][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[61][0]~159_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~47_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~47_combout\,
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][0]~combout\);

-- Location: FF_X30_Y21_N19
\inst4|inst7|GEN_REG:61:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(0));

-- Location: LCCOMB_X31_Y23_N2
\inst4|inst6|output[29][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[29][0]~156_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~44_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~44_combout\,
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][0]~combout\);

-- Location: FF_X31_Y23_N3
\inst4|inst7|GEN_REG:29:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(0));

-- Location: LCCOMB_X31_Y20_N10
\inst4|inst6|output[45][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[45][0]~157_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~45_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst2|output[45][0]~157_combout\,
	datad => \inst4|inst5|Equal0~45_combout\,
	combout => \inst4|inst6|output[45][0]~combout\);

-- Location: FF_X31_Y20_N11
\inst4|inst7|GEN_REG:45:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(0));

-- Location: LCCOMB_X32_Y19_N12
\inst4|inst6|output[13][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][0]~combout\ = (\inst4|inst5|Equal0~46_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[13][0]~158_combout\)))) # (!\inst4|inst5|Equal0~46_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[13][0]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~46_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][0]~combout\);

-- Location: FF_X32_Y19_N13
\inst4|inst7|GEN_REG:13:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(0));

-- Location: LCCOMB_X32_Y19_N0
\inst4|inst5|outputs[0]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~301_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(0))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(0),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(0),
	combout => \inst4|inst5|outputs[0]~301_combout\);

-- Location: LCCOMB_X26_Y24_N10
\inst4|inst5|outputs[0]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~302_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~301_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(0))) # (!\inst4|inst5|outputs[0]~301_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(0)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[0]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(0),
	datad => \inst4|inst5|outputs[0]~301_combout\,
	combout => \inst4|inst5|outputs[0]~302_combout\);

-- Location: LCCOMB_X28_Y19_N20
\inst4|inst6|output[33][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~40_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[33][0]~152_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[33][0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst5|Equal0~40_combout\,
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][0]~combout\);

-- Location: FF_X28_Y19_N21
\inst4|inst7|GEN_REG:33:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(0));

-- Location: LCCOMB_X29_Y17_N8
\inst4|inst6|output[1][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[1][0]~154_combout\) # ((\inst4|inst5|Equal0~42_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst5|Equal0~42_combout\ & ((\inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst5|Equal0~42_combout\,
	datac => \inst4|inst2|output[1][0]~154_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[1][0]~combout\);

-- Location: FF_X29_Y17_N9
\inst4|inst7|GEN_REG:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(0));

-- Location: LCCOMB_X29_Y17_N16
\inst4|inst6|output[17][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][0]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[17][0]~153_combout\)))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst4|inst2|output[17][0]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst2|output[17][0]~153_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[17][0]~combout\);

-- Location: FF_X29_Y17_N17
\inst4|inst7|GEN_REG:17:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(0));

-- Location: LCCOMB_X27_Y17_N18
\inst4|inst5|outputs[0]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~298_combout\ = (\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:17:REGX|Q\(0)) # (\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(0) & ((!\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:17:REGX|Q\(0),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~298_combout\);

-- Location: LCCOMB_X32_Y20_N14
\inst4|inst6|output[49][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[49][0]~155_combout\) # ((\inst8|dataOut[0]~26_combout\ & \inst4|inst5|Equal0~43_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (\inst8|dataOut[0]~26_combout\ & (\inst4|inst5|Equal0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst4|inst2|output[49][0]~155_combout\,
	combout => \inst4|inst6|output[49][0]~combout\);

-- Location: FF_X32_Y20_N15
\inst4|inst7|GEN_REG:49:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(0));

-- Location: LCCOMB_X27_Y17_N30
\inst4|inst5|outputs[0]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~299_combout\ = (\inst4|inst5|outputs[0]~298_combout\ & (((\inst4|inst7|GEN_REG:49:REGX|Q\(0)) # (!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[0]~298_combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(0) & 
-- ((\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|Q\(0),
	datab => \inst4|inst5|outputs[0]~298_combout\,
	datac => \inst4|inst7|GEN_REG:49:REGX|Q\(0),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~299_combout\);

-- Location: LCCOMB_X23_Y17_N14
\inst4|inst6|output[21][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][0]~combout\ = (\inst4|inst5|Equal0~37_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst4|inst5|Equal0~37_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~37_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][0]~combout\);

-- Location: FF_X23_Y17_N15
\inst4|inst7|GEN_REG:21:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(0));

-- Location: LCCOMB_X25_Y17_N12
\inst4|inst6|output[5][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][0]~combout\ = (\inst4|inst5|Equal0~38_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[5][0]~150_combout\)))) # (!\inst4|inst5|Equal0~38_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[5][0]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~38_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[5][0]~150_combout\,
	combout => \inst4|inst6|output[5][0]~combout\);

-- Location: FF_X25_Y17_N13
\inst4|inst7|GEN_REG:5:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(0));

-- Location: LCCOMB_X27_Y17_N10
\inst4|inst5|outputs[0]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~296_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(0)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:5:REGX|Q\(0) & !\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:5:REGX|Q\(0),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~296_combout\);

-- Location: LCCOMB_X28_Y17_N28
\inst4|inst6|output[37][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~36_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[37][0]~148_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[37][0]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~36_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][0]~combout\);

-- Location: FF_X28_Y17_N29
\inst4|inst7|GEN_REG:37:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(0));

-- Location: LCCOMB_X23_Y18_N16
\inst4|inst6|output[53][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][0]~combout\ = (\inst4|inst5|Equal0~39_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[53][0]~151_combout\)))) # (!\inst4|inst5|Equal0~39_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[53][0]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~39_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst8|dataOut[0]~26_combout\,
	datad => \inst4|inst2|output[53][0]~151_combout\,
	combout => \inst4|inst6|output[53][0]~combout\);

-- Location: FF_X23_Y18_N17
\inst4|inst7|GEN_REG:53:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(0));

-- Location: LCCOMB_X27_Y17_N16
\inst4|inst5|outputs[0]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~297_combout\ = (\inst4|inst5|outputs[0]~296_combout\ & (((\inst4|inst7|GEN_REG:53:REGX|Q\(0)) # (!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[0]~296_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(0) & 
-- ((\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~296_combout\,
	datab => \inst4|inst7|GEN_REG:37:REGX|Q\(0),
	datac => \inst4|inst7|GEN_REG:53:REGX|Q\(0),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~297_combout\);

-- Location: LCCOMB_X26_Y24_N8
\inst4|inst5|outputs[0]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~300_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\) # (\inst4|inst5|outputs[0]~297_combout\)))) # (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~299_combout\ & (!\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~299_combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[0]~297_combout\,
	combout => \inst4|inst5|outputs[0]~300_combout\);

-- Location: LCCOMB_X24_Y18_N4
\inst4|inst6|output[25][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~32_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[25][0]~144_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[25][0]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst4|inst5|Equal0~32_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][0]~combout\);

-- Location: FF_X24_Y18_N5
\inst4|inst7|GEN_REG:25:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(0));

-- Location: LCCOMB_X29_Y19_N14
\inst4|inst6|output[9][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][0]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[9][0]~146_combout\) # ((\inst4|inst5|Equal0~34_combout\ & \inst8|dataOut[0]~26_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & (((\inst4|inst5|Equal0~34_combout\ & \inst8|dataOut[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datab => \inst4|inst2|output[9][0]~146_combout\,
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst8|dataOut[0]~26_combout\,
	combout => \inst4|inst6|output[9][0]~combout\);

-- Location: FF_X29_Y19_N15
\inst4|inst7|GEN_REG:9:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(0));

-- Location: LCCOMB_X26_Y18_N22
\inst4|inst6|output[41][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][0]~combout\ = (\inst4|inst5|Equal0~33_combout\ & ((\inst8|dataOut[0]~26_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst4|inst5|Equal0~33_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~33_combout\,
	datab => \inst8|dataOut[0]~26_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][0]~combout\);

-- Location: FF_X26_Y18_N23
\inst4|inst7|GEN_REG:41:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(0));

-- Location: LCCOMB_X32_Y21_N28
\inst4|inst5|outputs[0]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~294_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(0)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:41:REGX|Q\(0),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~294_combout\);

-- Location: LCCOMB_X32_Y21_N14
\inst4|inst5|outputs[0]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~295_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~294_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(0))) # (!\inst4|inst5|outputs[0]~294_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(0)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[0]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|Q\(0),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:25:REGX|Q\(0),
	datad => \inst4|inst5|outputs[0]~294_combout\,
	combout => \inst4|inst5|outputs[0]~295_combout\);

-- Location: LCCOMB_X26_Y24_N4
\inst4|inst5|outputs[0]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~303_combout\ = (\inst4|inst5|outputs[0]~300_combout\ & ((\inst4|inst5|outputs[0]~302_combout\) # ((!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[0]~300_combout\ & (((\inst5|Mux19~combout\ & 
-- \inst4|inst5|outputs[0]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~302_combout\,
	datab => \inst4|inst5|outputs[0]~300_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[0]~295_combout\,
	combout => \inst4|inst5|outputs[0]~303_combout\);

-- Location: LCCOMB_X24_Y21_N6
\inst4|inst5|outputs[0]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~335_combout\ = (\inst4|inst5|outputs[0]~324_combout\ & ((\inst4|inst5|outputs[0]~334_combout\) # ((!\inst5|Mux22~combout\)))) # (!\inst4|inst5|outputs[0]~324_combout\ & (((\inst5|Mux22~combout\ & 
-- \inst4|inst5|outputs[0]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[0]~334_combout\,
	datab => \inst4|inst5|outputs[0]~324_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|outputs[0]~303_combout\,
	combout => \inst4|inst5|outputs[0]~335_combout\);

-- Location: LCCOMB_X19_Y21_N0
\inst1|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~39_combout\ = (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[0]~335_combout\)) # (!\inst5|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|Mux27~0_combout\,
	datac => \inst4|inst5|outputs[0]~335_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~39_combout\);

-- Location: LCCOMB_X19_Y23_N6
\inst1|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~41_cout\ = CARRY(!\inst5|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux28~0_combout\,
	datad => VCC,
	cout => \inst1|Add1~41_cout\);

-- Location: LCCOMB_X19_Y23_N8
\inst1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~42_combout\ = (\inst4|inst4|outputs[0]~335_combout\ & ((\inst1|Add1~39_combout\ & (\inst1|Add1~41_cout\ & VCC)) # (!\inst1|Add1~39_combout\ & (!\inst1|Add1~41_cout\)))) # (!\inst4|inst4|outputs[0]~335_combout\ & ((\inst1|Add1~39_combout\ & 
-- (!\inst1|Add1~41_cout\)) # (!\inst1|Add1~39_combout\ & ((\inst1|Add1~41_cout\) # (GND)))))
-- \inst1|Add1~43\ = CARRY((\inst4|inst4|outputs[0]~335_combout\ & (!\inst1|Add1~39_combout\ & !\inst1|Add1~41_cout\)) # (!\inst4|inst4|outputs[0]~335_combout\ & ((!\inst1|Add1~41_cout\) # (!\inst1|Add1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~335_combout\,
	datab => \inst1|Add1~39_combout\,
	datad => VCC,
	cin => \inst1|Add1~41_cout\,
	combout => \inst1|Add1~42_combout\,
	cout => \inst1|Add1~43\);

-- Location: LCCOMB_X20_Y20_N22
\inst1|Add1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~89_combout\ = (\inst1|Add1~42_combout\ & ((\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux28~0_combout\))) # (!\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux26~0_combout\,
	datab => \inst5|Mux27~0_combout\,
	datac => \inst1|Add1~42_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~89_combout\);

-- Location: LCCOMB_X19_Y21_N24
\inst1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[0]~335_combout\ & ((\inst4|inst5|outputs[0]~335_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~3_combout\,
	datab => \inst4|inst5|outputs[0]~335_combout\,
	datac => \inst4|inst4|outputs[0]~335_combout\,
	datad => \inst1|Mux4~2_combout\,
	combout => \inst1|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y21_N10
\inst1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux7~1_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux7~0_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[0]~335_combout\ $ (((\inst4|inst5|outputs[0]~335_combout\) # (!\inst1|Mux7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~6_combout\,
	datab => \inst4|inst5|outputs[0]~335_combout\,
	datac => \inst4|inst4|outputs[0]~335_combout\,
	datad => \inst1|Mux7~0_combout\,
	combout => \inst1|Mux7~1_combout\);

-- Location: LCCOMB_X19_Y21_N30
\inst1|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~90_combout\ = (\inst1|Mux7~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux7~1_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~90_combout\);

-- Location: LCCOMB_X19_Y21_N28
\inst1|Add1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~73_combout\ = (\inst1|Add1~90_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst5|outputs[0]~335_combout\) # (\inst4|inst4|outputs[0]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~90_combout\,
	datab => \inst4|inst5|outputs[0]~335_combout\,
	datac => \inst4|inst4|outputs[0]~335_combout\,
	datad => \inst1|Add1~58_combout\,
	combout => \inst1|Add1~73_combout\);

-- Location: LCCOMB_X17_Y19_N2
\inst8|AddressR[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[1]~18_combout\ = (\inst8|addressStorage|Q\(1) & (!\inst8|AddressR[0]~17\)) # (!\inst8|addressStorage|Q\(1) & ((\inst8|AddressR[0]~17\) # (GND)))
-- \inst8|AddressR[1]~19\ = CARRY((!\inst8|AddressR[0]~17\) # (!\inst8|addressStorage|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(1),
	datad => VCC,
	cin => \inst8|AddressR[0]~17\,
	combout => \inst8|AddressR[1]~18_combout\,
	cout => \inst8|AddressR[1]~19\);

-- Location: LCCOMB_X17_Y19_N4
\inst8|AddressR[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[2]~20_combout\ = (\inst8|addressStorage|Q\(2) & (\inst8|AddressR[1]~19\ $ (GND))) # (!\inst8|addressStorage|Q\(2) & (!\inst8|AddressR[1]~19\ & VCC))
-- \inst8|AddressR[2]~21\ = CARRY((\inst8|addressStorage|Q\(2) & !\inst8|AddressR[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(2),
	datad => VCC,
	cin => \inst8|AddressR[1]~19\,
	combout => \inst8|AddressR[2]~20_combout\,
	cout => \inst8|AddressR[2]~21\);

-- Location: LCCOMB_X25_Y25_N18
\inst4|inst6|output[35][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~66_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[35][0]~178_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[35][0]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst5|Equal0~66_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][2]~combout\);

-- Location: FF_X25_Y25_N19
\inst4|inst7|GEN_REG:35:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(2));

-- Location: LCCOMB_X26_Y25_N12
\inst4|inst6|output[39][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][2]~combout\ = (\inst4|inst5|Equal0~65_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[39][0]~177_combout\)))) # (!\inst4|inst5|Equal0~65_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[39][0]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~65_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][2]~combout\);

-- Location: FF_X26_Y25_N13
\inst4|inst7|GEN_REG:39:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(2));

-- Location: LCCOMB_X24_Y24_N20
\inst4|inst5|outputs[2]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~241_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(2)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:35:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:39:REGX|Q\(2),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[2]~241_combout\);

-- Location: LCCOMB_X28_Y24_N4
\inst4|inst6|output[47][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][2]~combout\ = (\inst4|inst2|output[47][0]~179_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)) # ((\inst4|inst5|Equal0~67_combout\ & \inst8|dataOut[2]~20_combout\)))) # (!\inst4|inst2|output[47][0]~179_combout\ & 
-- (\inst4|inst5|Equal0~67_combout\ & ((\inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[47][0]~179_combout\,
	datab => \inst4|inst5|Equal0~67_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[47][2]~combout\);

-- Location: FF_X28_Y24_N5
\inst4|inst7|GEN_REG:47:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(2));

-- Location: LCCOMB_X26_Y22_N6
\inst4|inst6|output[43][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~64_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[43][0]~176_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[43][0]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst5|Equal0~64_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][2]~combout\);

-- Location: FF_X26_Y22_N7
\inst4|inst7|GEN_REG:43:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(2));

-- Location: LCCOMB_X28_Y24_N10
\inst4|inst5|outputs[2]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~242_combout\ = (\inst4|inst5|outputs[2]~241_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(2)) # ((!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[2]~241_combout\ & (((\inst4|inst7|GEN_REG:43:REGX|Q\(2) & 
-- \inst5|Mux19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~241_combout\,
	datab => \inst4|inst7|GEN_REG:47:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:43:REGX|Q\(2),
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|outputs[2]~242_combout\);

-- Location: LCCOMB_X16_Y17_N6
\inst4|inst6|output[15][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[15][0]~187_combout\) # ((\inst4|inst5|Equal0~75_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (((\inst4|inst5|Equal0~75_combout\ & \inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst2|output[15][0]~187_combout\,
	datac => \inst4|inst5|Equal0~75_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[15][2]~combout\);

-- Location: FF_X16_Y17_N7
\inst4|inst7|GEN_REG:15:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(2));

-- Location: LCCOMB_X25_Y21_N14
\inst4|inst6|output[7][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~72_combout\) # ((\inst4|inst2|output[7][0]~184_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst4|inst2|output[7][0]~184_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst2|output[7][0]~184_combout\,
	datac => \inst4|inst5|Equal0~72_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst4|inst6|output[7][2]~combout\);

-- Location: FF_X25_Y21_N15
\inst4|inst7|GEN_REG:7:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(2));

-- Location: LCCOMB_X25_Y24_N8
\inst4|inst6|output[11][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[11][0]~185_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~73_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst4|inst5|Equal0~73_combout\,
	combout => \inst4|inst6|output[11][2]~combout\);

-- Location: FF_X25_Y24_N9
\inst4|inst7|GEN_REG:11:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(2));

-- Location: LCCOMB_X27_Y20_N18
\inst4|inst6|output[3][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[3][0]~186_combout\) # ((\inst4|inst5|Equal0~74_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~74_combout\ & (\inst8|dataOut[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~74_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][2]~combout\);

-- Location: FF_X27_Y20_N19
\inst4|inst7|GEN_REG:3:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(2));

-- Location: LCCOMB_X25_Y15_N26
\inst4|inst5|outputs[2]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~245_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:11:REGX|Q\(2))) # (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(2),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:3:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~245_combout\);

-- Location: LCCOMB_X25_Y15_N12
\inst4|inst5|outputs[2]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~246_combout\ = (\inst4|inst5|outputs[2]~245_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(2)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[2]~245_combout\ & (((\inst4|inst7|GEN_REG:7:REGX|Q\(2) & \inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|Q\(2),
	datab => \inst4|inst7|GEN_REG:7:REGX|Q\(2),
	datac => \inst4|inst5|outputs[2]~245_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[2]~246_combout\);

-- Location: LCCOMB_X26_Y23_N8
\inst4|inst6|output[31][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[31][0]~183_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~71_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst8|dataOut[2]~20_combout\ & (\inst4|inst5|Equal0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst5|Equal0~71_combout\,
	datad => \inst4|inst2|output[31][0]~183_combout\,
	combout => \inst4|inst6|output[31][2]~combout\);

-- Location: FF_X26_Y23_N9
\inst4|inst7|GEN_REG:31:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(2));

-- Location: LCCOMB_X16_Y17_N20
\inst4|inst6|output[19][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[19][0]~182_combout\) # ((\inst4|inst5|Equal0~70_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~70_combout\ & ((\inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~70_combout\,
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[19][2]~combout\);

-- Location: FF_X16_Y17_N21
\inst4|inst7|GEN_REG:19:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(2));

-- Location: LCCOMB_X25_Y18_N12
\inst4|inst6|output[27][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[27][0]~181_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~69_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst2|output[27][0]~181_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst5|Equal0~69_combout\,
	combout => \inst4|inst6|output[27][2]~combout\);

-- Location: FF_X25_Y18_N13
\inst4|inst7|GEN_REG:27:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(2));

-- Location: LCCOMB_X25_Y15_N30
\inst4|inst5|outputs[2]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~243_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(2)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:19:REGX|Q\(2),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:27:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~243_combout\);

-- Location: LCCOMB_X25_Y21_N8
\inst4|inst6|output[23][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~68_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[23][0]~180_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst2|output[23][0]~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst2|output[23][0]~180_combout\,
	datad => \inst4|inst5|Equal0~68_combout\,
	combout => \inst4|inst6|output[23][2]~combout\);

-- Location: FF_X25_Y21_N9
\inst4|inst7|GEN_REG:23:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(2));

-- Location: LCCOMB_X25_Y15_N24
\inst4|inst5|outputs[2]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~244_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[2]~243_combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(2))) # (!\inst4|inst5|outputs[2]~243_combout\ & ((\inst4|inst7|GEN_REG:23:REGX|Q\(2)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[2]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(2),
	datac => \inst4|inst5|outputs[2]~243_combout\,
	datad => \inst4|inst7|GEN_REG:23:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~244_combout\);

-- Location: LCCOMB_X25_Y15_N14
\inst4|inst5|outputs[2]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~247_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # (\inst4|inst5|outputs[2]~244_combout\)))) # (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[2]~246_combout\ & (!\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~246_combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[2]~244_combout\,
	combout => \inst4|inst5|outputs[2]~247_combout\);

-- Location: LCCOMB_X25_Y23_N2
\inst4|inst6|output[59][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][2]~combout\ = (\inst4|inst5|Equal0~76_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[59][0]~188_combout\)))) # (!\inst4|inst5|Equal0~76_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[59][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~76_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[59][0]~188_combout\,
	combout => \inst4|inst6|output[59][2]~combout\);

-- Location: FF_X25_Y23_N3
\inst4|inst7|GEN_REG:59:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(2));

-- Location: LCCOMB_X27_Y22_N6
\inst4|inst6|output[55][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[55][0]~189_combout\) # ((\inst4|inst5|Equal0~77_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (((\inst4|inst5|Equal0~77_combout\ & \inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst2|output[55][0]~189_combout\,
	datac => \inst4|inst5|Equal0~77_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[55][2]~combout\);

-- Location: FF_X27_Y22_N7
\inst4|inst7|GEN_REG:55:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(2));

-- Location: LCCOMB_X29_Y22_N18
\inst4|inst6|output[51][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[51][0]~190_combout\) # ((\inst4|inst5|Equal0~78_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~78_combout\ & ((\inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[51][2]~combout\);

-- Location: FF_X29_Y22_N19
\inst4|inst7|GEN_REG:51:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(2));

-- Location: LCCOMB_X28_Y21_N16
\inst4|inst5|outputs[2]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~248_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:55:REGX|Q\(2))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:55:REGX|Q\(2),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~248_combout\);

-- Location: LCCOMB_X27_Y24_N18
\inst4|inst6|output[63][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][2]~combout\ = (\inst4|inst5|Equal0~79_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst4|inst2|output[63][0]~191_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst4|inst5|Equal0~79_combout\ & 
-- (\inst4|inst2|output[63][0]~191_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~79_combout\,
	datab => \inst4|inst2|output[63][0]~191_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[63][2]~combout\);

-- Location: FF_X27_Y24_N19
\inst4|inst7|GEN_REG:63:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(2));

-- Location: LCCOMB_X28_Y24_N24
\inst4|inst5|outputs[2]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~249_combout\ = (\inst4|inst5|outputs[2]~248_combout\ & (((\inst4|inst7|GEN_REG:63:REGX|Q\(2)) # (!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[2]~248_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(2) & (\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|Q\(2),
	datab => \inst4|inst5|outputs[2]~248_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~249_combout\);

-- Location: LCCOMB_X28_Y24_N26
\inst4|inst5|outputs[2]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~250_combout\ = (\inst4|inst5|outputs[2]~247_combout\ & (((\inst4|inst5|outputs[2]~249_combout\) # (!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[2]~247_combout\ & (\inst4|inst5|outputs[2]~242_combout\ & 
-- (\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~242_combout\,
	datab => \inst4|inst5|outputs[2]~247_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[2]~249_combout\,
	combout => \inst4|inst5|outputs[2]~250_combout\);

-- Location: LCCOMB_X31_Y21_N22
\inst4|inst6|output[60][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~63_combout\) # ((\inst4|inst2|output[60][0]~175_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst4|inst2|output[60][0]~175_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst2|output[60][0]~175_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst5|Equal0~63_combout\,
	combout => \inst4|inst6|output[60][2]~combout\);

-- Location: FF_X31_Y21_N23
\inst4|inst7|GEN_REG:60:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(2));

-- Location: LCCOMB_X31_Y23_N22
\inst4|inst6|output[28][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~61_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[28][0]~173_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[28][0]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~61_combout\,
	datad => \inst4|inst2|output[28][0]~173_combout\,
	combout => \inst4|inst6|output[28][2]~combout\);

-- Location: FF_X31_Y23_N23
\inst4|inst7|GEN_REG:28:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(2));

-- Location: LCCOMB_X32_Y22_N18
\inst4|inst6|output[12][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[12][0]~174_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~62_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst2|output[12][0]~174_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst5|Equal0~62_combout\,
	combout => \inst4|inst6|output[12][2]~combout\);

-- Location: FF_X32_Y22_N19
\inst4|inst7|GEN_REG:12:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(2));

-- Location: LCCOMB_X31_Y21_N18
\inst4|inst5|outputs[2]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~237_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:28:REGX|Q\(2)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:12:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:28:REGX|Q\(2),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~237_combout\);

-- Location: LCCOMB_X31_Y21_N10
\inst4|inst6|output[44][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~60_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[44][0]~172_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[44][0]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst5|Equal0~60_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[44][0]~172_combout\,
	combout => \inst4|inst6|output[44][2]~combout\);

-- Location: FF_X31_Y21_N11
\inst4|inst7|GEN_REG:44:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(2));

-- Location: LCCOMB_X31_Y21_N20
\inst4|inst5|outputs[2]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~238_combout\ = (\inst4|inst5|outputs[2]~237_combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(2)) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[2]~237_combout\ & (((\inst5|Mux17~combout\ & 
-- \inst4|inst7|GEN_REG:44:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|Q\(2),
	datab => \inst4|inst5|outputs[2]~237_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~238_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst4|inst6|output[48][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][2]~combout\ = (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)) # ((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[2]~20_combout\)))) # (!\inst4|inst2|output[48][0]~171_combout\ & 
-- (\inst4|inst5|Equal0~59_combout\ & ((\inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[48][0]~171_combout\,
	datab => \inst4|inst5|Equal0~59_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[48][2]~combout\);

-- Location: FF_X32_Y20_N9
\inst4|inst7|GEN_REG:48:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(2));

-- Location: LCCOMB_X30_Y19_N14
\inst4|inst6|output[16][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][2]~combout\ = (\inst4|inst2|output[16][0]~168_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)) # ((\inst4|inst5|Equal0~56_combout\ & \inst8|dataOut[2]~20_combout\)))) # (!\inst4|inst2|output[16][0]~168_combout\ & 
-- (\inst4|inst5|Equal0~56_combout\ & ((\inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[16][0]~168_combout\,
	datab => \inst4|inst5|Equal0~56_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[16][2]~combout\);

-- Location: FF_X30_Y19_N15
\inst4|inst7|GEN_REG:16:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(2));

-- Location: LCCOMB_X28_Y20_N8
\inst4|inst6|output[0][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][2]~combout\ = (\inst4|inst2|output[0][0]~170_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~58_combout\)))) # (!\inst4|inst2|output[0][0]~170_combout\ & 
-- (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[0][0]~170_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst5|Equal0~58_combout\,
	combout => \inst4|inst6|output[0][2]~combout\);

-- Location: FF_X28_Y20_N9
\inst4|inst7|GEN_REG:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(2));

-- Location: LCCOMB_X28_Y19_N30
\inst4|inst6|output[32][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][2]~combout\ = (\inst4|inst5|Equal0~57_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[32][0]~169_combout\)))) # (!\inst4|inst5|Equal0~57_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[32][0]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~57_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][2]~combout\);

-- Location: FF_X28_Y19_N31
\inst4|inst7|GEN_REG:32:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(2));

-- Location: LCCOMB_X30_Y18_N16
\inst4|inst5|outputs[2]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~234_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:32:REGX|Q\(2))))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:0:REGX|Q\(2) & (!\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:0:REGX|Q\(2),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:32:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~234_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst4|inst5|outputs[2]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~235_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[2]~234_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(2))) # (!\inst4|inst5|outputs[2]~234_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(2)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[2]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:48:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(2),
	datad => \inst4|inst5|outputs[2]~234_combout\,
	combout => \inst4|inst5|outputs[2]~235_combout\);

-- Location: LCCOMB_X26_Y25_N2
\inst4|inst6|output[40][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][2]~combout\ = (\inst4|inst5|Equal0~52_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[40][0]~164_combout\)))) # (!\inst4|inst5|Equal0~52_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[40][0]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~52_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[40][0]~164_combout\,
	combout => \inst4|inst6|output[40][2]~combout\);

-- Location: FF_X26_Y25_N3
\inst4|inst7|GEN_REG:40:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(2));

-- Location: LCCOMB_X24_Y22_N16
\inst4|inst6|output[24][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][2]~combout\ = (\inst4|inst5|Equal0~53_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[24][0]~165_combout\)))) # (!\inst4|inst5|Equal0~53_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[24][0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~53_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[24][0]~165_combout\,
	combout => \inst4|inst6|output[24][2]~combout\);

-- Location: FF_X24_Y22_N17
\inst4|inst7|GEN_REG:24:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(2));

-- Location: LCCOMB_X34_Y22_N22
\inst4|inst6|output[8][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][2]~combout\ = (\inst4|inst5|Equal0~54_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[8][0]~166_combout\)))) # (!\inst4|inst5|Equal0~54_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst2|output[8][0]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~54_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst2|output[8][0]~166_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[8][2]~combout\);

-- Location: FF_X34_Y22_N23
\inst4|inst7|GEN_REG:8:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(2));

-- Location: LCCOMB_X30_Y18_N4
\inst4|inst5|outputs[2]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~232_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(2)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:8:REGX|Q\(2) & !\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:24:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:8:REGX|Q\(2),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~232_combout\);

-- Location: LCCOMB_X29_Y23_N16
\inst4|inst6|output[56][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~55_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[56][0]~167_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[56][0]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~55_combout\,
	datad => \inst4|inst2|output[56][0]~167_combout\,
	combout => \inst4|inst6|output[56][2]~combout\);

-- Location: FF_X29_Y23_N17
\inst4|inst7|GEN_REG:56:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(2));

-- Location: LCCOMB_X30_Y18_N6
\inst4|inst5|outputs[2]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~233_combout\ = (\inst4|inst5|outputs[2]~232_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(2)) # (!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[2]~232_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(2) & 
-- ((\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|Q\(2),
	datab => \inst4|inst5|outputs[2]~232_combout\,
	datac => \inst4|inst7|GEN_REG:56:REGX|Q\(2),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~233_combout\);

-- Location: LCCOMB_X30_Y18_N20
\inst4|inst5|outputs[2]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~236_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[2]~233_combout\))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[2]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[2]~235_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[2]~233_combout\,
	combout => \inst4|inst5|outputs[2]~236_combout\);

-- Location: LCCOMB_X26_Y17_N14
\inst4|inst6|output[52][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][2]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][2]~combout\);

-- Location: FF_X26_Y17_N15
\inst4|inst7|GEN_REG:52:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(2));

-- Location: LCCOMB_X30_Y19_N24
\inst4|inst6|output[20][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][2]~combout\ = (\inst4|inst5|Equal0~48_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst4|inst2|output[20][0]~160_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst4|inst5|Equal0~48_combout\ & 
-- (((\inst4|inst2|output[20][0]~160_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~48_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst2|output[20][0]~160_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst4|inst6|output[20][2]~combout\);

-- Location: FF_X30_Y19_N25
\inst4|inst7|GEN_REG:20:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(2));

-- Location: LCCOMB_X29_Y15_N0
\inst4|inst6|output[36][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~49_combout\) # ((\inst4|inst2|output[36][0]~161_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst4|inst2|output[36][0]~161_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst2|output[36][0]~161_combout\,
	datac => \inst4|inst5|Equal0~49_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst4|inst6|output[36][2]~combout\);

-- Location: FF_X29_Y15_N1
\inst4|inst7|GEN_REG:36:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(2));

-- Location: LCCOMB_X29_Y15_N18
\inst4|inst6|output[4][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[4][0]~162_combout\) # ((\inst4|inst5|Equal0~50_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~50_combout\ & (\inst8|dataOut[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~50_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[4][0]~162_combout\,
	combout => \inst4|inst6|output[4][2]~combout\);

-- Location: FF_X29_Y15_N19
\inst4|inst7|GEN_REG:4:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(2));

-- Location: LCCOMB_X29_Y15_N14
\inst4|inst5|outputs[2]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~230_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(2)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:4:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:36:REGX|Q\(2),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:4:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~230_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst4|inst5|outputs[2]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~231_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[2]~230_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(2))) # (!\inst4|inst5|outputs[2]~230_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(2)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[2]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:52:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:20:REGX|Q\(2),
	datad => \inst4|inst5|outputs[2]~230_combout\,
	combout => \inst4|inst5|outputs[2]~231_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst4|inst5|outputs[2]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~239_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[2]~236_combout\ & (\inst4|inst5|outputs[2]~238_combout\)) # (!\inst4|inst5|outputs[2]~236_combout\ & ((\inst4|inst5|outputs[2]~231_combout\))))) # 
-- (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[2]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[2]~238_combout\,
	datac => \inst4|inst5|outputs[2]~236_combout\,
	datad => \inst4|inst5|outputs[2]~231_combout\,
	combout => \inst4|inst5|outputs[2]~239_combout\);

-- Location: LCCOMB_X21_Y22_N2
\inst4|inst6|output[6][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[6][0]~137_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~19_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst2|output[6][0]~137_combout\,
	datad => \inst4|inst5|Equal0~19_combout\,
	combout => \inst4|inst6|output[6][2]~combout\);

-- Location: FF_X21_Y22_N3
\inst4|inst7|GEN_REG:6:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(2));

-- Location: LCCOMB_X23_Y21_N2
\inst4|inst6|output[2][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~21_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[2][0]~138_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[2][0]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst5|Equal0~21_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[2][0]~138_combout\,
	combout => \inst4|inst6|output[2][2]~combout\);

-- Location: FF_X23_Y21_N3
\inst4|inst7|GEN_REG:2:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(2));

-- Location: LCCOMB_X27_Y25_N2
\inst4|inst5|outputs[2]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~224_combout\ = (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\)) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:6:REGX|Q\(2))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:6:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:2:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~224_combout\);

-- Location: LCCOMB_X27_Y19_N30
\inst4|inst6|output[14][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][2]~combout\ = (\inst4|inst5|Equal0~23_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[14][0]~139_combout\)))) # (!\inst4|inst5|Equal0~23_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[14][0]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~23_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[14][0]~139_combout\,
	combout => \inst4|inst6|output[14][2]~combout\);

-- Location: FF_X27_Y19_N31
\inst4|inst7|GEN_REG:14:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(2));

-- Location: LCCOMB_X24_Y22_N10
\inst4|inst6|output[10][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][2]~combout\ = (\inst4|inst5|Equal0~17_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst4|inst5|Equal0~17_combout\ & 
-- (((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~17_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst2|output[10][0]~136_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst4|inst6|output[10][2]~combout\);

-- Location: FF_X24_Y22_N11
\inst4|inst7|GEN_REG:10:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(2));

-- Location: LCCOMB_X27_Y25_N28
\inst4|inst5|outputs[2]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~225_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[2]~224_combout\ & (\inst4|inst7|GEN_REG:14:REGX|Q\(2))) # (!\inst4|inst5|outputs[2]~224_combout\ & ((\inst4|inst7|GEN_REG:10:REGX|Q\(2)))))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[2]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[2]~224_combout\,
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:10:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~225_combout\);

-- Location: LCCOMB_X27_Y21_N14
\inst4|inst6|output[46][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~15_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[46][0]~135_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[46][0]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~15_combout\,
	datad => \inst4|inst2|output[46][0]~135_combout\,
	combout => \inst4|inst6|output[46][2]~combout\);

-- Location: FF_X27_Y21_N15
\inst4|inst7|GEN_REG:46:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(2));

-- Location: LCCOMB_X26_Y21_N28
\inst4|inst6|output[38][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[38][0]~132_combout\) # ((\inst4|inst5|Equal0~9_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~9_combout\ & (\inst8|dataOut[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~9_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][2]~combout\);

-- Location: FF_X26_Y21_N29
\inst4|inst7|GEN_REG:38:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(2));

-- Location: LCCOMB_X20_Y19_N16
\inst4|inst6|output[34][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][2]~combout\ = (\inst4|inst5|Equal0~13_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[34][0]~134_combout\)))) # (!\inst4|inst5|Equal0~13_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[34][0]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~13_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[34][0]~134_combout\,
	combout => \inst4|inst6|output[34][2]~combout\);

-- Location: FF_X20_Y19_N17
\inst4|inst7|GEN_REG:34:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(2));

-- Location: LCCOMB_X24_Y19_N28
\inst4|inst6|output[42][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[42][0]~133_combout\) # ((\inst4|inst5|Equal0~11_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~11_combout\ & (\inst8|dataOut[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~11_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[42][0]~133_combout\,
	combout => \inst4|inst6|output[42][2]~combout\);

-- Location: FF_X24_Y19_N29
\inst4|inst7|GEN_REG:42:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(2));

-- Location: LCCOMB_X27_Y25_N6
\inst4|inst5|outputs[2]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~222_combout\ = (\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\) # ((\inst4|inst7|GEN_REG:42:REGX|Q\(2))))) # (!\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:34:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:42:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~222_combout\);

-- Location: LCCOMB_X27_Y25_N24
\inst4|inst5|outputs[2]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~223_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[2]~222_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(2))) # (!\inst4|inst5|outputs[2]~222_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(2)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[2]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|Q\(2),
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(2),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[2]~222_combout\,
	combout => \inst4|inst5|outputs[2]~223_combout\);

-- Location: LCCOMB_X27_Y25_N30
\inst4|inst5|outputs[2]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~226_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\) # (\inst4|inst5|outputs[2]~223_combout\)))) # (!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[2]~225_combout\ & (!\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst5|outputs[2]~225_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[2]~223_combout\,
	combout => \inst4|inst5|outputs[2]~226_combout\);

-- Location: LCCOMB_X25_Y18_N20
\inst4|inst6|output[26][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][2]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst4|inst2|output[26][0]~128_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (\inst4|inst2|output[26][0]~128_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst4|inst2|output[26][0]~128_combout\,
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst4|inst6|output[26][2]~combout\);

-- Location: FF_X25_Y18_N21
\inst4|inst7|GEN_REG:26:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(2));

-- Location: LCCOMB_X23_Y18_N10
\inst4|inst6|output[18][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][2]~combout\ = (\inst4|inst2|output[18][0]~130_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~5_combout\)))) # (!\inst4|inst2|output[18][0]~130_combout\ & 
-- (((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[18][0]~130_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst5|Equal0~5_combout\,
	combout => \inst4|inst6|output[18][2]~combout\);

-- Location: FF_X23_Y18_N11
\inst4|inst7|GEN_REG:18:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(2));

-- Location: LCCOMB_X27_Y23_N0
\inst4|inst6|output[22][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~3_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[22][0]~129_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[22][0]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst5|Equal0~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][2]~combout\);

-- Location: FF_X27_Y23_N1
\inst4|inst7|GEN_REG:22:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(2));

-- Location: LCCOMB_X29_Y21_N4
\inst4|inst5|outputs[2]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~220_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(2)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(2),
	datab => \inst4|inst7|GEN_REG:22:REGX|Q\(2),
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[2]~220_combout\);

-- Location: LCCOMB_X27_Y23_N2
\inst4|inst6|output[30][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[30][0]~131_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[30][0]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~7_combout\,
	datad => \inst4|inst2|output[30][0]~131_combout\,
	combout => \inst4|inst6|output[30][2]~combout\);

-- Location: FF_X27_Y23_N3
\inst4|inst7|GEN_REG:30:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(2));

-- Location: LCCOMB_X29_Y21_N6
\inst4|inst5|outputs[2]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~221_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[2]~220_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(2)))) # (!\inst4|inst5|outputs[2]~220_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(2))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[2]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|Q\(2),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[2]~220_combout\,
	datad => \inst4|inst7|GEN_REG:30:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~221_combout\);

-- Location: LCCOMB_X29_Y23_N14
\inst4|inst6|output[58][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~27_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[58][0]~141_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[58][0]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst5|Equal0~27_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][2]~combout\);

-- Location: FF_X29_Y23_N15
\inst4|inst7|GEN_REG:58:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(2));

-- Location: LCCOMB_X30_Y23_N6
\inst4|inst6|output[50][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][2]~combout\ = (\inst4|inst5|Equal0~29_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[50][0]~142_combout\)))) # (!\inst4|inst5|Equal0~29_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[50][0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~29_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[50][0]~142_combout\,
	combout => \inst4|inst6|output[50][2]~combout\);

-- Location: FF_X30_Y23_N7
\inst4|inst7|GEN_REG:50:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(2));

-- Location: LCCOMB_X30_Y23_N16
\inst4|inst5|outputs[2]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~227_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(2)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:50:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(2),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~227_combout\);

-- Location: LCCOMB_X28_Y24_N20
\inst4|inst6|output[62][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[62][0]~143_combout\) # ((\inst4|inst5|Equal0~31_combout\ & \inst8|dataOut[2]~20_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst5|Equal0~31_combout\ & ((\inst8|dataOut[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst4|inst5|Equal0~31_combout\,
	datac => \inst4|inst2|output[62][0]~143_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[62][2]~combout\);

-- Location: FF_X28_Y24_N21
\inst4|inst7|GEN_REG:62:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(2));

-- Location: LCCOMB_X34_Y22_N2
\inst4|inst6|output[54][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][2]~combout\ = (\inst4|inst5|Equal0~25_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[54][0]~140_combout\)))) # (!\inst4|inst5|Equal0~25_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst2|output[54][0]~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~25_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst2|output[54][0]~140_combout\,
	datad => \inst8|dataOut[2]~20_combout\,
	combout => \inst4|inst6|output[54][2]~combout\);

-- Location: FF_X34_Y22_N3
\inst4|inst7|GEN_REG:54:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(2));

-- Location: LCCOMB_X27_Y25_N16
\inst4|inst5|outputs[2]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~228_combout\ = (\inst4|inst5|outputs[2]~227_combout\ & (((\inst4|inst7|GEN_REG:62:REGX|Q\(2))) # (!\inst5|Mux20~combout\))) # (!\inst4|inst5|outputs[2]~227_combout\ & (\inst5|Mux20~combout\ & 
-- ((\inst4|inst7|GEN_REG:54:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~227_combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:62:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:54:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~228_combout\);

-- Location: LCCOMB_X27_Y25_N18
\inst4|inst5|outputs[2]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~229_combout\ = (\inst4|inst5|outputs[2]~226_combout\ & (((\inst4|inst5|outputs[2]~228_combout\) # (!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[2]~226_combout\ & (\inst4|inst5|outputs[2]~221_combout\ & 
-- (\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~226_combout\,
	datab => \inst4|inst5|outputs[2]~221_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[2]~228_combout\,
	combout => \inst4|inst5|outputs[2]~229_combout\);

-- Location: LCCOMB_X27_Y25_N4
\inst4|inst5|outputs[2]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~240_combout\ = (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\) # (\inst4|inst5|outputs[2]~229_combout\)))) # (!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[2]~239_combout\ & (!\inst5|Mux22~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst4|inst5|outputs[2]~239_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|outputs[2]~229_combout\,
	combout => \inst4|inst5|outputs[2]~240_combout\);

-- Location: LCCOMB_X30_Y21_N8
\inst4|inst6|output[61][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~47_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[61][0]~159_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[61][0]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~47_combout\,
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][2]~combout\);

-- Location: FF_X30_Y21_N9
\inst4|inst7|GEN_REG:61:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(2));

-- Location: LCCOMB_X31_Y20_N12
\inst4|inst6|output[45][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~45_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[45][0]~157_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst4|inst2|output[45][0]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst2|output[45][0]~157_combout\,
	datad => \inst4|inst5|Equal0~45_combout\,
	combout => \inst4|inst6|output[45][2]~combout\);

-- Location: FF_X31_Y20_N13
\inst4|inst7|GEN_REG:45:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(2));

-- Location: LCCOMB_X32_Y19_N8
\inst4|inst6|output[13][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[13][0]~158_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~46_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst8|dataOut[2]~20_combout\ & (\inst4|inst5|Equal0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst5|Equal0~46_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][2]~combout\);

-- Location: FF_X32_Y19_N9
\inst4|inst7|GEN_REG:13:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(2));

-- Location: LCCOMB_X28_Y22_N2
\inst4|inst5|outputs[2]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~217_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:45:REGX|Q\(2)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((\inst4|inst7|GEN_REG:13:REGX|Q\(2) & !\inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|Q\(2),
	datab => \inst4|inst7|GEN_REG:13:REGX|Q\(2),
	datac => \inst5|Mux17~combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~217_combout\);

-- Location: LCCOMB_X31_Y23_N30
\inst4|inst6|output[29][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~44_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[29][0]~156_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[29][0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~44_combout\,
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][2]~combout\);

-- Location: FF_X31_Y23_N31
\inst4|inst7|GEN_REG:29:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(2));

-- Location: LCCOMB_X28_Y22_N28
\inst4|inst5|outputs[2]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~218_combout\ = (\inst4|inst5|outputs[2]~217_combout\ & ((\inst4|inst7|GEN_REG:61:REGX|Q\(2)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[2]~217_combout\ & (((\inst4|inst7|GEN_REG:29:REGX|Q\(2) & 
-- \inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(2),
	datab => \inst4|inst5|outputs[2]~217_combout\,
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(2),
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~218_combout\);

-- Location: LCCOMB_X23_Y17_N28
\inst4|inst6|output[21][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~37_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~37_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][2]~combout\);

-- Location: FF_X23_Y17_N29
\inst4|inst7|GEN_REG:21:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(2));

-- Location: LCCOMB_X25_Y17_N28
\inst4|inst6|output[5][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][2]~combout\ = (\inst4|inst5|Equal0~38_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[5][0]~150_combout\)))) # (!\inst4|inst5|Equal0~38_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[5][0]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~38_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst8|dataOut[2]~20_combout\,
	datad => \inst4|inst2|output[5][0]~150_combout\,
	combout => \inst4|inst6|output[5][2]~combout\);

-- Location: FF_X25_Y17_N29
\inst4|inst7|GEN_REG:5:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(2));

-- Location: LCCOMB_X20_Y17_N30
\inst4|inst5|outputs[2]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~212_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:21:REGX|Q\(2))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:5:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|Q\(2),
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~212_combout\);

-- Location: LCCOMB_X23_Y18_N4
\inst4|inst6|output[53][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][2]~combout\ = (\inst4|inst5|Equal0~39_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[53][0]~151_combout\)))) # (!\inst4|inst5|Equal0~39_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[53][0]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~39_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[53][0]~151_combout\,
	combout => \inst4|inst6|output[53][2]~combout\);

-- Location: FF_X23_Y18_N5
\inst4|inst7|GEN_REG:53:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(2));

-- Location: LCCOMB_X20_Y17_N8
\inst4|inst5|outputs[2]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~213_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[2]~212_combout\ & ((\inst4|inst7|GEN_REG:53:REGX|Q\(2)))) # (!\inst4|inst5|outputs[2]~212_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(2))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[2]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|Q\(2),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[2]~212_combout\,
	datad => \inst4|inst7|GEN_REG:53:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~213_combout\);

-- Location: LCCOMB_X20_Y17_N6
\inst4|inst6|output[17][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[17][0]~153_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~41_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst8|dataOut[2]~20_combout\ & (\inst4|inst5|Equal0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst5|Equal0~41_combout\,
	datad => \inst4|inst2|output[17][0]~153_combout\,
	combout => \inst4|inst6|output[17][2]~combout\);

-- Location: FF_X20_Y17_N7
\inst4|inst7|GEN_REG:17:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(2));

-- Location: LCCOMB_X20_Y17_N0
\inst4|inst6|output[1][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][2]~combout\ = (\inst4|inst5|Equal0~42_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[1][0]~154_combout\)))) # (!\inst4|inst5|Equal0~42_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[1][0]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~42_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[1][0]~154_combout\,
	combout => \inst4|inst6|output[1][2]~combout\);

-- Location: FF_X20_Y17_N1
\inst4|inst7|GEN_REG:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(2));

-- Location: LCCOMB_X20_Y17_N26
\inst4|inst5|outputs[2]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~214_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:17:REGX|Q\(2))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|Q\(2),
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:1:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~214_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst4|inst6|output[33][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][2]~combout\ = (\inst4|inst5|Equal0~40_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[33][0]~152_combout\)))) # (!\inst4|inst5|Equal0~40_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[33][0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~40_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][2]~combout\);

-- Location: FF_X28_Y19_N25
\inst4|inst7|GEN_REG:33:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(2));

-- Location: LCCOMB_X32_Y20_N12
\inst4|inst6|output[49][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~43_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[49][0]~155_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[49][0]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst4|inst2|output[49][0]~155_combout\,
	combout => \inst4|inst6|output[49][2]~combout\);

-- Location: FF_X32_Y20_N13
\inst4|inst7|GEN_REG:49:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(2));

-- Location: LCCOMB_X20_Y17_N28
\inst4|inst5|outputs[2]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~215_combout\ = (\inst4|inst5|outputs[2]~214_combout\ & (((\inst4|inst7|GEN_REG:49:REGX|Q\(2))) # (!\inst5|Mux17~combout\))) # (!\inst4|inst5|outputs[2]~214_combout\ & (\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~214_combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:33:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:49:REGX|Q\(2),
	combout => \inst4|inst5|outputs[2]~215_combout\);

-- Location: LCCOMB_X20_Y17_N22
\inst4|inst5|outputs[2]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~216_combout\ = (\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[2]~213_combout\)))) # (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[2]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[2]~213_combout\,
	datad => \inst4|inst5|outputs[2]~215_combout\,
	combout => \inst4|inst5|outputs[2]~216_combout\);

-- Location: LCCOMB_X26_Y18_N8
\inst4|inst6|output[41][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][2]~combout\ = (\inst4|inst5|Equal0~33_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst4|inst5|Equal0~33_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~33_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][2]~combout\);

-- Location: FF_X26_Y18_N9
\inst4|inst7|GEN_REG:41:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(2));

-- Location: LCCOMB_X29_Y19_N22
\inst4|inst6|output[9][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~34_combout\) # ((\inst4|inst2|output[9][0]~146_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(2))))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst4|inst2|output[9][0]~146_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst4|inst2|output[9][0]~146_combout\,
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst4|inst6|output[9][2]~combout\);

-- Location: FF_X29_Y19_N23
\inst4|inst7|GEN_REG:9:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(2));

-- Location: LCCOMB_X28_Y22_N30
\inst4|inst5|outputs[2]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~210_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(2)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((\inst4|inst7|GEN_REG:9:REGX|Q\(2) & !\inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|Q\(2),
	datab => \inst4|inst7|GEN_REG:9:REGX|Q\(2),
	datac => \inst5|Mux17~combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~210_combout\);

-- Location: LCCOMB_X24_Y18_N20
\inst4|inst6|output[25][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][2]~combout\ = (\inst4|inst5|Equal0~32_combout\ & ((\inst8|dataOut[2]~20_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[25][0]~144_combout\)))) # (!\inst4|inst5|Equal0~32_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[25][0]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~32_combout\,
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][2]~combout\);

-- Location: FF_X24_Y18_N21
\inst4|inst7|GEN_REG:25:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(2));

-- Location: LCCOMB_X28_Y18_N10
\inst4|inst6|output[57][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][2]~combout\ = (\inst8|dataOut[2]~20_combout\ & ((\inst4|inst5|Equal0~35_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst4|inst2|output[57][0]~147_combout\)))) # (!\inst8|dataOut[2]~20_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[57][0]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[2]~20_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst4|inst2|output[57][0]~147_combout\,
	combout => \inst4|inst6|output[57][2]~combout\);

-- Location: FF_X28_Y18_N11
\inst4|inst7|GEN_REG:57:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(2));

-- Location: LCCOMB_X28_Y22_N24
\inst4|inst5|outputs[2]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~211_combout\ = (\inst4|inst5|outputs[2]~210_combout\ & (((\inst4|inst7|GEN_REG:57:REGX|Q\(2)) # (!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[2]~210_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(2) & 
-- ((\inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~210_combout\,
	datab => \inst4|inst7|GEN_REG:25:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:57:REGX|Q\(2),
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~211_combout\);

-- Location: LCCOMB_X28_Y22_N22
\inst4|inst5|outputs[2]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~219_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[2]~216_combout\ & (\inst4|inst5|outputs[2]~218_combout\)) # (!\inst4|inst5|outputs[2]~216_combout\ & ((\inst4|inst5|outputs[2]~211_combout\))))) # 
-- (!\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[2]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[2]~218_combout\,
	datac => \inst4|inst5|outputs[2]~216_combout\,
	datad => \inst4|inst5|outputs[2]~211_combout\,
	combout => \inst4|inst5|outputs[2]~219_combout\);

-- Location: LCCOMB_X27_Y25_N22
\inst4|inst5|outputs[2]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~251_combout\ = (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~240_combout\ & (\inst4|inst5|outputs[2]~250_combout\)) # (!\inst4|inst5|outputs[2]~240_combout\ & ((\inst4|inst5|outputs[2]~219_combout\))))) # 
-- (!\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[2]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|outputs[2]~250_combout\,
	datac => \inst4|inst5|outputs[2]~240_combout\,
	datad => \inst4|inst5|outputs[2]~219_combout\,
	combout => \inst4|inst5|outputs[2]~251_combout\);

-- Location: LCCOMB_X18_Y21_N2
\inst1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[2]~251_combout\ & ((\inst4|inst5|outputs[2]~251_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~251_combout\,
	datab => \inst1|Mux4~3_combout\,
	datac => \inst4|inst4|outputs[2]~251_combout\,
	datad => \inst1|Mux4~2_combout\,
	combout => \inst1|Mux5~0_combout\);

-- Location: LCCOMB_X18_Y21_N12
\inst1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux5~1_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux5~0_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[2]~251_combout\ $ (((\inst4|inst5|outputs[2]~251_combout\) # (!\inst1|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~6_combout\,
	datab => \inst4|inst5|outputs[2]~251_combout\,
	datac => \inst4|inst4|outputs[2]~251_combout\,
	datad => \inst1|Mux5~0_combout\,
	combout => \inst1|Mux5~1_combout\);

-- Location: LCCOMB_X18_Y21_N30
\inst1|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~86_combout\ = (\inst1|Mux5~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux5~1_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux28~0_combout\,
	datad => \inst5|Mux27~0_combout\,
	combout => \inst1|Add1~86_combout\);

-- Location: LCCOMB_X18_Y21_N14
\inst1|Add1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~69_combout\ = (\inst1|Add1~86_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst5|outputs[2]~251_combout\) # (\inst4|inst4|outputs[2]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~86_combout\,
	datab => \inst4|inst5|outputs[2]~251_combout\,
	datac => \inst4|inst4|outputs[2]~251_combout\,
	datad => \inst1|Add1~58_combout\,
	combout => \inst1|Add1~69_combout\);

-- Location: LCCOMB_X18_Y21_N20
\inst1|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~37_combout\ = (\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[2]~251_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datac => \inst4|inst5|outputs[2]~251_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~37_combout\);

-- Location: LCCOMB_X24_Y18_N16
\inst4|inst6|output[25][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~32_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[25][0]~144_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[25][0]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst4|inst5|Equal0~32_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][1]~combout\);

-- Location: FF_X24_Y18_N17
\inst4|inst7|GEN_REG:25:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(1));

-- Location: LCCOMB_X26_Y18_N4
\inst4|inst6|output[41][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~33_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~33_combout\,
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][1]~combout\);

-- Location: FF_X26_Y18_N5
\inst4|inst7|GEN_REG:41:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(1));

-- Location: LCCOMB_X29_Y19_N2
\inst4|inst6|output[9][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][1]~combout\ = (\inst4|inst5|Equal0~34_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[9][0]~146_combout\)))) # (!\inst4|inst5|Equal0~34_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[9][0]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~34_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[9][0]~146_combout\,
	combout => \inst4|inst6|output[9][1]~combout\);

-- Location: FF_X29_Y19_N3
\inst4|inst7|GEN_REG:9:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(1));

-- Location: LCCOMB_X31_Y19_N28
\inst4|inst4|outputs[1]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~262_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(1)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:9:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|Q\(1),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:9:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~262_combout\);

-- Location: LCCOMB_X28_Y18_N6
\inst4|inst6|output[57][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[57][0]~147_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~35_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst4|inst2|output[57][0]~147_combout\,
	combout => \inst4|inst6|output[57][1]~combout\);

-- Location: FF_X28_Y18_N7
\inst4|inst7|GEN_REG:57:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(1));

-- Location: LCCOMB_X24_Y19_N26
\inst4|inst4|outputs[1]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~263_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[1]~262_combout\ & ((\inst4|inst7|GEN_REG:57:REGX|Q\(1)))) # (!\inst4|inst4|outputs[1]~262_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(1))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[1]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:25:REGX|Q\(1),
	datac => \inst4|inst4|outputs[1]~262_combout\,
	datad => \inst4|inst7|GEN_REG:57:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~263_combout\);

-- Location: LCCOMB_X28_Y19_N22
\inst4|inst6|output[33][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[33][0]~152_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~40_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~40_combout\,
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][1]~combout\);

-- Location: FF_X28_Y19_N23
\inst4|inst7|GEN_REG:33:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(1));

-- Location: LCCOMB_X32_Y20_N10
\inst4|inst6|output[49][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~43_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[49][0]~155_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[49][0]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst4|inst2|output[49][0]~155_combout\,
	combout => \inst4|inst6|output[49][1]~combout\);

-- Location: FF_X32_Y20_N11
\inst4|inst7|GEN_REG:49:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(1));

-- Location: LCCOMB_X29_Y17_N30
\inst4|inst6|output[1][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~42_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[1][0]~154_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst2|output[1][0]~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst2|output[1][0]~154_combout\,
	datad => \inst4|inst5|Equal0~42_combout\,
	combout => \inst4|inst6|output[1][1]~combout\);

-- Location: FF_X29_Y17_N31
\inst4|inst7|GEN_REG:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(1));

-- Location: LCCOMB_X29_Y17_N6
\inst4|inst6|output[17][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][1]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[17][0]~153_combout\)))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[17][0]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[17][0]~153_combout\,
	combout => \inst4|inst6|output[17][1]~combout\);

-- Location: FF_X29_Y17_N7
\inst4|inst7|GEN_REG:17:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(1));

-- Location: LCCOMB_X31_Y24_N12
\inst4|inst4|outputs[1]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~266_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(1)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:1:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~266_combout\);

-- Location: LCCOMB_X31_Y24_N6
\inst4|inst4|outputs[1]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~267_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~266_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(1)))) # (!\inst4|inst4|outputs[1]~266_combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(1))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[1]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|Q\(1),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:49:REGX|Q\(1),
	datad => \inst4|inst4|outputs[1]~266_combout\,
	combout => \inst4|inst4|outputs[1]~267_combout\);

-- Location: LCCOMB_X23_Y18_N2
\inst4|inst6|output[53][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][1]~combout\ = (\inst4|inst5|Equal0~39_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst4|inst2|output[53][0]~151_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(1))))) # (!\inst4|inst5|Equal0~39_combout\ & 
-- (\inst4|inst2|output[53][0]~151_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~39_combout\,
	datab => \inst4|inst2|output[53][0]~151_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[53][1]~combout\);

-- Location: FF_X23_Y18_N3
\inst4|inst7|GEN_REG:53:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(1));

-- Location: LCCOMB_X28_Y17_N12
\inst4|inst6|output[37][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~36_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[37][0]~148_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[37][0]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~36_combout\,
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][1]~combout\);

-- Location: FF_X28_Y17_N13
\inst4|inst7|GEN_REG:37:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(1));

-- Location: LCCOMB_X25_Y17_N4
\inst4|inst6|output[5][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][1]~combout\ = (\inst4|inst5|Equal0~38_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[5][0]~150_combout\)))) # (!\inst4|inst5|Equal0~38_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[5][0]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~38_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[5][0]~150_combout\,
	combout => \inst4|inst6|output[5][1]~combout\);

-- Location: FF_X25_Y17_N5
\inst4|inst7|GEN_REG:5:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(1));

-- Location: LCCOMB_X23_Y17_N24
\inst4|inst6|output[21][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][1]~combout\ = (\inst4|inst5|Equal0~37_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst4|inst5|Equal0~37_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~37_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][1]~combout\);

-- Location: FF_X23_Y17_N25
\inst4|inst7|GEN_REG:21:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(1));

-- Location: LCCOMB_X31_Y24_N24
\inst4|inst4|outputs[1]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~264_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(1)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:5:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:5:REGX|Q\(1),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:21:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~264_combout\);

-- Location: LCCOMB_X31_Y24_N10
\inst4|inst4|outputs[1]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~265_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~264_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~264_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(1)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[1]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:53:REGX|Q\(1),
	datac => \inst4|inst7|GEN_REG:37:REGX|Q\(1),
	datad => \inst4|inst4|outputs[1]~264_combout\,
	combout => \inst4|inst4|outputs[1]~265_combout\);

-- Location: LCCOMB_X31_Y24_N8
\inst4|inst4|outputs[1]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~268_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[1]~265_combout\)))) # (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[1]~267_combout\ & (!\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~267_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[1]~265_combout\,
	combout => \inst4|inst4|outputs[1]~268_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst4|inst6|output[61][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[61][0]~159_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~47_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~47_combout\,
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][1]~combout\);

-- Location: FF_X30_Y21_N25
\inst4|inst7|GEN_REG:61:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(1));

-- Location: LCCOMB_X32_Y19_N10
\inst4|inst6|output[13][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[13][0]~158_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~46_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~46_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][1]~combout\);

-- Location: FF_X32_Y19_N11
\inst4|inst7|GEN_REG:13:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(1));

-- Location: LCCOMB_X31_Y20_N20
\inst4|inst6|output[45][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][1]~combout\ = (\inst4|inst2|output[45][0]~157_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(1)) # ((\inst4|inst5|Equal0~45_combout\ & \inst8|dataOut[1]~23_combout\)))) # (!\inst4|inst2|output[45][0]~157_combout\ & 
-- (\inst4|inst5|Equal0~45_combout\ & (\inst8|dataOut[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[45][0]~157_combout\,
	datab => \inst4|inst5|Equal0~45_combout\,
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst4|inst6|output[45][1]~combout\);

-- Location: FF_X31_Y20_N21
\inst4|inst7|GEN_REG:45:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(1));

-- Location: LCCOMB_X31_Y24_N26
\inst4|inst4|outputs[1]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~269_combout\ = (\inst5|Mux11~combout\ & (((\inst4|inst7|GEN_REG:45:REGX|Q\(1)) # (\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:13:REGX|Q\(1) & ((!\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(1),
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~269_combout\);

-- Location: LCCOMB_X31_Y23_N0
\inst4|inst6|output[29][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~44_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[29][0]~156_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[29][0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst4|inst5|Equal0~44_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][1]~combout\);

-- Location: FF_X31_Y23_N1
\inst4|inst7|GEN_REG:29:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(1));

-- Location: LCCOMB_X31_Y24_N20
\inst4|inst4|outputs[1]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~270_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[1]~269_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~269_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(1)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[1]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(1),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[1]~269_combout\,
	datad => \inst4|inst7|GEN_REG:29:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~270_combout\);

-- Location: LCCOMB_X31_Y24_N30
\inst4|inst4|outputs[1]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~271_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[1]~268_combout\ & ((\inst4|inst4|outputs[1]~270_combout\))) # (!\inst4|inst4|outputs[1]~268_combout\ & (\inst4|inst4|outputs[1]~263_combout\)))) # 
-- (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[1]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[1]~263_combout\,
	datac => \inst4|inst4|outputs[1]~268_combout\,
	datad => \inst4|inst4|outputs[1]~270_combout\,
	combout => \inst4|inst4|outputs[1]~271_combout\);

-- Location: LCCOMB_X26_Y17_N24
\inst4|inst6|output[52][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~51_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~51_combout\,
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][1]~combout\);

-- Location: FF_X26_Y17_N25
\inst4|inst7|GEN_REG:52:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(1));

-- Location: LCCOMB_X29_Y15_N30
\inst4|inst6|output[4][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~50_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[4][0]~162_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[4][0]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~50_combout\,
	datad => \inst4|inst2|output[4][0]~162_combout\,
	combout => \inst4|inst6|output[4][1]~combout\);

-- Location: LCCOMB_X26_Y15_N24
\inst4|inst7|GEN_REG:4:REGX|Q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst7|GEN_REG:4:REGX|Q[1]~feeder_combout\ = \inst4|inst6|output[4][1]~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst6|output[4][1]~combout\,
	combout => \inst4|inst7|GEN_REG:4:REGX|Q[1]~feeder_combout\);

-- Location: FF_X26_Y15_N25
\inst4|inst7|GEN_REG:4:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst7|GEN_REG:4:REGX|Q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(1));

-- Location: LCCOMB_X29_Y15_N16
\inst4|inst6|output[36][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~49_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[36][0]~161_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[36][0]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst4|inst5|Equal0~49_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[36][0]~161_combout\,
	combout => \inst4|inst6|output[36][1]~combout\);

-- Location: FF_X29_Y15_N17
\inst4|inst7|GEN_REG:36:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(1));

-- Location: LCCOMB_X29_Y15_N2
\inst4|inst4|outputs[1]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~272_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:36:REGX|Q\(1))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:4:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:36:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~272_combout\);

-- Location: LCCOMB_X30_Y19_N20
\inst4|inst6|output[20][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[20][0]~160_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~48_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst2|output[20][0]~160_combout\,
	datad => \inst4|inst5|Equal0~48_combout\,
	combout => \inst4|inst6|output[20][1]~combout\);

-- Location: FF_X30_Y19_N21
\inst4|inst7|GEN_REG:20:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(1));

-- Location: LCCOMB_X30_Y25_N0
\inst4|inst4|outputs[1]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~273_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[1]~272_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~272_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(1)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[1]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:52:REGX|Q\(1),
	datac => \inst4|inst4|outputs[1]~272_combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~273_combout\);

-- Location: LCCOMB_X32_Y20_N28
\inst4|inst6|output[48][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][1]~combout\ = (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(1)) # ((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[1]~23_combout\)))) # (!\inst4|inst2|output[48][0]~171_combout\ & 
-- (((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[48][0]~171_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~59_combout\,
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[48][1]~combout\);

-- Location: FF_X32_Y20_N29
\inst4|inst7|GEN_REG:48:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(1));

-- Location: LCCOMB_X27_Y19_N10
\inst4|inst6|output[32][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[32][0]~169_combout\) # ((\inst4|inst5|Equal0~57_combout\ & \inst8|dataOut[1]~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst5|Equal0~57_combout\ & (\inst8|dataOut[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst4|inst5|Equal0~57_combout\,
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][1]~combout\);

-- Location: FF_X27_Y19_N11
\inst4|inst7|GEN_REG:32:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(1));

-- Location: LCCOMB_X28_Y20_N20
\inst4|inst6|output[0][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][1]~combout\ = (\inst4|inst2|output[0][0]~170_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(1)) # ((\inst4|inst5|Equal0~58_combout\ & \inst8|dataOut[1]~23_combout\)))) # (!\inst4|inst2|output[0][0]~170_combout\ & 
-- (((\inst4|inst5|Equal0~58_combout\ & \inst8|dataOut[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[0][0]~170_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~58_combout\,
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[0][1]~combout\);

-- Location: FF_X28_Y20_N21
\inst4|inst7|GEN_REG:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(1));

-- Location: LCCOMB_X30_Y25_N8
\inst4|inst4|outputs[1]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~276_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:32:REGX|Q\(1))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:32:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~276_combout\);

-- Location: LCCOMB_X30_Y25_N6
\inst4|inst6|output[16][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[16][0]~168_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~56_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~56_combout\,
	datad => \inst4|inst2|output[16][0]~168_combout\,
	combout => \inst4|inst6|output[16][1]~combout\);

-- Location: FF_X30_Y25_N7
\inst4|inst7|GEN_REG:16:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(1));

-- Location: LCCOMB_X30_Y25_N10
\inst4|inst4|outputs[1]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~277_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[1]~276_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~276_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(1)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[1]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:48:REGX|Q\(1),
	datac => \inst4|inst4|outputs[1]~276_combout\,
	datad => \inst4|inst7|GEN_REG:16:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~277_combout\);

-- Location: LCCOMB_X26_Y25_N6
\inst4|inst6|output[40][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][1]~combout\ = (\inst4|inst5|Equal0~52_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[40][0]~164_combout\)))) # (!\inst4|inst5|Equal0~52_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[40][0]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~52_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[40][0]~164_combout\,
	combout => \inst4|inst6|output[40][1]~combout\);

-- Location: FF_X26_Y25_N7
\inst4|inst7|GEN_REG:40:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(1));

-- Location: LCCOMB_X34_Y22_N10
\inst4|inst6|output[8][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[8][0]~166_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~54_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst2|output[8][0]~166_combout\,
	datad => \inst4|inst5|Equal0~54_combout\,
	combout => \inst4|inst6|output[8][1]~combout\);

-- Location: FF_X34_Y22_N11
\inst4|inst7|GEN_REG:8:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(1));

-- Location: LCCOMB_X24_Y22_N24
\inst4|inst6|output[24][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][1]~combout\ = (\inst4|inst5|Equal0~53_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[24][0]~165_combout\)))) # (!\inst4|inst5|Equal0~53_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[24][0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~53_combout\,
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[24][0]~165_combout\,
	combout => \inst4|inst6|output[24][1]~combout\);

-- Location: FF_X24_Y22_N25
\inst4|inst7|GEN_REG:24:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(1));

-- Location: LCCOMB_X30_Y25_N2
\inst4|inst4|outputs[1]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~274_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:24:REGX|Q\(1))))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:8:REGX|Q\(1) & (!\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|Q\(1),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:24:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~274_combout\);

-- Location: LCCOMB_X29_Y23_N2
\inst4|inst6|output[56][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[56][0]~167_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~55_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~55_combout\,
	datad => \inst4|inst2|output[56][0]~167_combout\,
	combout => \inst4|inst6|output[56][1]~combout\);

-- Location: FF_X29_Y23_N3
\inst4|inst7|GEN_REG:56:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(1));

-- Location: LCCOMB_X30_Y25_N12
\inst4|inst4|outputs[1]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~275_combout\ = (\inst4|inst4|outputs[1]~274_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(1)) # (!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[1]~274_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(1) & (\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|Q\(1),
	datab => \inst4|inst4|outputs[1]~274_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~275_combout\);

-- Location: LCCOMB_X30_Y25_N4
\inst4|inst4|outputs[1]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~278_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[1]~275_combout\))) # (!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[1]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst4|outputs[1]~277_combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[1]~275_combout\,
	combout => \inst4|inst4|outputs[1]~278_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst4|inst6|output[44][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~60_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[44][0]~172_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[44][0]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst4|inst5|Equal0~60_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[44][0]~172_combout\,
	combout => \inst4|inst6|output[44][1]~combout\);

-- Location: FF_X31_Y21_N7
\inst4|inst7|GEN_REG:44:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(1));

-- Location: LCCOMB_X32_Y22_N28
\inst4|inst6|output[12][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[12][0]~174_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~62_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~62_combout\,
	datad => \inst4|inst2|output[12][0]~174_combout\,
	combout => \inst4|inst6|output[12][1]~combout\);

-- Location: FF_X32_Y22_N29
\inst4|inst7|GEN_REG:12:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(1));

-- Location: LCCOMB_X31_Y23_N4
\inst4|inst6|output[28][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~61_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[28][0]~173_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[28][0]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~61_combout\,
	datad => \inst4|inst2|output[28][0]~173_combout\,
	combout => \inst4|inst6|output[28][1]~combout\);

-- Location: FF_X31_Y23_N5
\inst4|inst7|GEN_REG:28:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(1));

-- Location: LCCOMB_X31_Y21_N8
\inst4|inst4|outputs[1]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~279_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:28:REGX|Q\(1))))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:12:REGX|Q\(1) & (!\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|Q\(1),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:28:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~279_combout\);

-- Location: LCCOMB_X31_Y21_N2
\inst4|inst6|output[60][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][1]~combout\ = (\inst4|inst5|Equal0~63_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst4|inst2|output[60][0]~175_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(1))))) # (!\inst4|inst5|Equal0~63_combout\ & 
-- (\inst4|inst2|output[60][0]~175_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~63_combout\,
	datab => \inst4|inst2|output[60][0]~175_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[60][1]~combout\);

-- Location: FF_X31_Y21_N3
\inst4|inst7|GEN_REG:60:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(1));

-- Location: LCCOMB_X31_Y21_N4
\inst4|inst4|outputs[1]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~280_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~279_combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(1)))) # (!\inst4|inst4|outputs[1]~279_combout\ & (\inst4|inst7|GEN_REG:44:REGX|Q\(1))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[1]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|Q\(1),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst4|outputs[1]~279_combout\,
	datad => \inst4|inst7|GEN_REG:60:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~280_combout\);

-- Location: LCCOMB_X30_Y25_N30
\inst4|inst4|outputs[1]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~281_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~278_combout\ & ((\inst4|inst4|outputs[1]~280_combout\))) # (!\inst4|inst4|outputs[1]~278_combout\ & (\inst4|inst4|outputs[1]~273_combout\)))) # 
-- (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[1]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst4|outputs[1]~273_combout\,
	datac => \inst4|inst4|outputs[1]~278_combout\,
	datad => \inst4|inst4|outputs[1]~280_combout\,
	combout => \inst4|inst4|outputs[1]~281_combout\);

-- Location: LCCOMB_X23_Y24_N6
\inst4|inst4|outputs[1]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~282_combout\ = (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~271_combout\) # ((\inst5|Mux15~combout\)))) # (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[1]~281_combout\ & !\inst5|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~271_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|outputs[1]~281_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst4|outputs[1]~282_combout\);

-- Location: LCCOMB_X27_Y23_N20
\inst4|inst6|output[30][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[30][0]~131_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[30][0]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~7_combout\,
	datad => \inst4|inst2|output[30][0]~131_combout\,
	combout => \inst4|inst6|output[30][1]~combout\);

-- Location: FF_X26_Y23_N1
\inst4|inst7|GEN_REG:30:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst4|inst6|output[30][1]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(1));

-- Location: LCCOMB_X26_Y17_N16
\inst4|inst6|output[18][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~5_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[18][0]~130_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[18][0]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~5_combout\,
	datad => \inst4|inst2|output[18][0]~130_combout\,
	combout => \inst4|inst6|output[18][1]~combout\);

-- Location: FF_X26_Y17_N17
\inst4|inst7|GEN_REG:18:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(1));

-- Location: LCCOMB_X27_Y23_N12
\inst4|inst6|output[22][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[22][0]~129_combout\) # ((\inst4|inst5|Equal0~3_combout\ & \inst8|dataOut[1]~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst5|Equal0~3_combout\ & (\inst8|dataOut[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst4|inst5|Equal0~3_combout\,
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][1]~combout\);

-- Location: FF_X27_Y23_N13
\inst4|inst7|GEN_REG:22:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(1));

-- Location: LCCOMB_X29_Y21_N8
\inst4|inst4|outputs[1]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~252_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(1)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(1),
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~252_combout\);

-- Location: LCCOMB_X25_Y18_N16
\inst4|inst6|output[26][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][1]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[26][0]~128_combout\)))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst2|output[26][0]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst2|output[26][0]~128_combout\,
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[26][1]~combout\);

-- Location: FF_X25_Y18_N17
\inst4|inst7|GEN_REG:26:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(1));

-- Location: LCCOMB_X29_Y21_N18
\inst4|inst4|outputs[1]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~253_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[1]~252_combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~252_combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(1)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[1]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|Q\(1),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[1]~252_combout\,
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~253_combout\);

-- Location: LCCOMB_X27_Y19_N18
\inst4|inst6|output[14][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][1]~combout\ = (\inst4|inst5|Equal0~23_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst4|inst2|output[14][0]~139_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(1))))) # (!\inst4|inst5|Equal0~23_combout\ & 
-- (\inst4|inst2|output[14][0]~139_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~23_combout\,
	datab => \inst4|inst2|output[14][0]~139_combout\,
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst4|inst6|output[14][1]~combout\);

-- Location: FF_X27_Y19_N19
\inst4|inst7|GEN_REG:14:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(1));

-- Location: LCCOMB_X23_Y21_N22
\inst4|inst6|output[2][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[2][0]~138_combout\) # ((\inst4|inst5|Equal0~21_combout\ & \inst8|dataOut[1]~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst5|Equal0~21_combout\ & (\inst8|dataOut[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst4|inst5|Equal0~21_combout\,
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[2][0]~138_combout\,
	combout => \inst4|inst6|output[2][1]~combout\);

-- Location: FF_X23_Y21_N23
\inst4|inst7|GEN_REG:2:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(1));

-- Location: LCCOMB_X21_Y22_N22
\inst4|inst6|output[6][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~19_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[6][0]~137_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst2|output[6][0]~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst2|output[6][0]~137_combout\,
	datad => \inst4|inst5|Equal0~19_combout\,
	combout => \inst4|inst6|output[6][1]~combout\);

-- Location: FF_X23_Y21_N17
\inst4|inst7|GEN_REG:6:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	asdata => \inst4|inst6|output[6][1]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(1));

-- Location: LCCOMB_X21_Y22_N16
\inst4|inst4|outputs[1]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~256_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst7|GEN_REG:6:REGX|Q\(1))))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(1) & (!\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|Q\(1),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~256_combout\);

-- Location: LCCOMB_X24_Y22_N6
\inst4|inst6|output[10][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][1]~combout\ = (\inst4|inst5|Equal0~17_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(1))))) # (!\inst4|inst5|Equal0~17_combout\ & 
-- (((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~17_combout\,
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst2|output[10][0]~136_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst4|inst6|output[10][1]~combout\);

-- Location: FF_X24_Y22_N7
\inst4|inst7|GEN_REG:10:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(1));

-- Location: LCCOMB_X23_Y24_N4
\inst4|inst4|outputs[1]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~257_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[1]~256_combout\ & (\inst4|inst7|GEN_REG:14:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~256_combout\ & ((\inst4|inst7|GEN_REG:10:REGX|Q\(1)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[1]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:14:REGX|Q\(1),
	datac => \inst4|inst4|outputs[1]~256_combout\,
	datad => \inst4|inst7|GEN_REG:10:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~257_combout\);

-- Location: LCCOMB_X24_Y19_N18
\inst4|inst6|output[42][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[42][0]~133_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~11_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~11_combout\,
	datad => \inst4|inst2|output[42][0]~133_combout\,
	combout => \inst4|inst6|output[42][1]~combout\);

-- Location: FF_X24_Y19_N19
\inst4|inst7|GEN_REG:42:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(1));

-- Location: LCCOMB_X20_Y18_N28
\inst4|inst6|output[34][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[34][0]~134_combout\) # ((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[1]~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst5|Equal0~13_combout\ & (\inst8|dataOut[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst4|inst5|Equal0~13_combout\,
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[34][0]~134_combout\,
	combout => \inst4|inst6|output[34][1]~combout\);

-- Location: FF_X20_Y18_N29
\inst4|inst7|GEN_REG:34:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(1));

-- Location: LCCOMB_X20_Y18_N6
\inst4|inst4|outputs[1]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~254_combout\ = (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\)) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:42:REGX|Q\(1))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:42:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~254_combout\);

-- Location: LCCOMB_X26_Y21_N10
\inst4|inst6|output[38][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~9_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[38][0]~132_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[38][0]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~9_combout\,
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][1]~combout\);

-- Location: FF_X26_Y21_N11
\inst4|inst7|GEN_REG:38:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(1));

-- Location: LCCOMB_X27_Y21_N18
\inst4|inst6|output[46][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~15_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[46][0]~135_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[46][0]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~15_combout\,
	datad => \inst4|inst2|output[46][0]~135_combout\,
	combout => \inst4|inst6|output[46][1]~combout\);

-- Location: FF_X27_Y21_N19
\inst4|inst7|GEN_REG:46:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(1));

-- Location: LCCOMB_X20_Y18_N16
\inst4|inst4|outputs[1]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~255_combout\ = (\inst4|inst4|outputs[1]~254_combout\ & (((\inst4|inst7|GEN_REG:46:REGX|Q\(1)) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[1]~254_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(1) & (\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~254_combout\,
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(1),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:46:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~255_combout\);

-- Location: LCCOMB_X23_Y24_N8
\inst4|inst4|outputs[1]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~258_combout\ = (\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[1]~255_combout\) # (\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[1]~257_combout\ & ((!\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[1]~257_combout\,
	datac => \inst4|inst4|outputs[1]~255_combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~258_combout\);

-- Location: LCCOMB_X34_Y22_N0
\inst4|inst6|output[54][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[54][0]~140_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~25_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst2|output[54][0]~140_combout\,
	datad => \inst4|inst5|Equal0~25_combout\,
	combout => \inst4|inst6|output[54][1]~combout\);

-- Location: FF_X34_Y22_N1
\inst4|inst7|GEN_REG:54:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(1));

-- Location: LCCOMB_X29_Y23_N24
\inst4|inst6|output[58][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[58][0]~141_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~27_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~27_combout\,
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][1]~combout\);

-- Location: FF_X29_Y23_N25
\inst4|inst7|GEN_REG:58:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(1));

-- Location: LCCOMB_X30_Y23_N28
\inst4|inst6|output[50][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][1]~combout\ = (\inst4|inst5|Equal0~29_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[50][0]~142_combout\)))) # (!\inst4|inst5|Equal0~29_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[50][0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~29_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[50][0]~142_combout\,
	combout => \inst4|inst6|output[50][1]~combout\);

-- Location: FF_X30_Y23_N29
\inst4|inst7|GEN_REG:50:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(1));

-- Location: LCCOMB_X29_Y23_N18
\inst4|inst4|outputs[1]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~259_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(1))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:50:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(1),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~259_combout\);

-- Location: LCCOMB_X23_Y24_N22
\inst4|inst4|outputs[1]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~260_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~259_combout\ & (\inst4|inst7|GEN_REG:62:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~259_combout\ & ((\inst4|inst7|GEN_REG:54:REGX|Q\(1)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[1]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|Q\(1),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:54:REGX|Q\(1),
	datad => \inst4|inst4|outputs[1]~259_combout\,
	combout => \inst4|inst4|outputs[1]~260_combout\);

-- Location: LCCOMB_X23_Y24_N16
\inst4|inst4|outputs[1]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~261_combout\ = (\inst4|inst4|outputs[1]~258_combout\ & (((\inst4|inst4|outputs[1]~260_combout\) # (!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[1]~258_combout\ & (\inst4|inst4|outputs[1]~253_combout\ & 
-- ((\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~253_combout\,
	datab => \inst4|inst4|outputs[1]~258_combout\,
	datac => \inst4|inst4|outputs[1]~260_combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~261_combout\);

-- Location: LCCOMB_X25_Y25_N26
\inst4|inst6|output[47][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~67_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[47][0]~179_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst2|output[47][0]~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst2|output[47][0]~179_combout\,
	datad => \inst4|inst5|Equal0~67_combout\,
	combout => \inst4|inst6|output[47][1]~combout\);

-- Location: FF_X25_Y25_N27
\inst4|inst7|GEN_REG:47:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(1));

-- Location: LCCOMB_X26_Y22_N18
\inst4|inst6|output[43][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~64_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[43][0]~176_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[43][0]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~64_combout\,
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][1]~combout\);

-- Location: FF_X26_Y22_N19
\inst4|inst7|GEN_REG:43:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(1));

-- Location: LCCOMB_X25_Y25_N8
\inst4|inst6|output[35][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~66_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[35][0]~178_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[35][0]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~66_combout\,
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][1]~combout\);

-- Location: FF_X25_Y25_N9
\inst4|inst7|GEN_REG:35:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(1));

-- Location: LCCOMB_X26_Y25_N8
\inst4|inst6|output[39][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][1]~combout\ = (\inst4|inst5|Equal0~65_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[39][0]~177_combout\)))) # (!\inst4|inst5|Equal0~65_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[39][0]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~65_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][1]~combout\);

-- Location: FF_X26_Y25_N9
\inst4|inst7|GEN_REG:39:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(1));

-- Location: LCCOMB_X26_Y24_N24
\inst4|inst4|outputs[1]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~283_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:39:REGX|Q\(1))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~283_combout\);

-- Location: LCCOMB_X23_Y24_N24
\inst4|inst4|outputs[1]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~284_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[1]~283_combout\ & (\inst4|inst7|GEN_REG:47:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~283_combout\ & ((\inst4|inst7|GEN_REG:43:REGX|Q\(1)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[1]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|Q\(1),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:43:REGX|Q\(1),
	datad => \inst4|inst4|outputs[1]~283_combout\,
	combout => \inst4|inst4|outputs[1]~284_combout\);

-- Location: LCCOMB_X26_Y23_N12
\inst4|inst6|output[31][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][1]~combout\ = (\inst4|inst5|Equal0~71_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[31][0]~183_combout\)))) # (!\inst4|inst5|Equal0~71_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[31][0]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~71_combout\,
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[31][0]~183_combout\,
	combout => \inst4|inst6|output[31][1]~combout\);

-- Location: FF_X26_Y23_N13
\inst4|inst7|GEN_REG:31:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(1));

-- Location: LCCOMB_X24_Y16_N28
\inst4|inst6|output[23][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~68_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[23][0]~180_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[23][0]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~68_combout\,
	datad => \inst4|inst2|output[23][0]~180_combout\,
	combout => \inst4|inst6|output[23][1]~combout\);

-- Location: FF_X24_Y16_N29
\inst4|inst7|GEN_REG:23:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(1));

-- Location: LCCOMB_X23_Y17_N22
\inst4|inst6|output[27][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][1]~combout\ = (\inst4|inst5|Equal0~69_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[27][0]~181_combout\)))) # (!\inst4|inst5|Equal0~69_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[27][0]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~69_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[27][0]~181_combout\,
	combout => \inst4|inst6|output[27][1]~combout\);

-- Location: FF_X23_Y17_N23
\inst4|inst7|GEN_REG:27:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(1));

-- Location: LCCOMB_X16_Y17_N8
\inst4|inst6|output[19][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[19][0]~182_combout\) # ((\inst4|inst5|Equal0~70_combout\ & \inst8|dataOut[1]~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst5|Equal0~70_combout\ & ((\inst8|dataOut[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst4|inst5|Equal0~70_combout\,
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[19][1]~combout\);

-- Location: FF_X16_Y17_N9
\inst4|inst7|GEN_REG:19:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(1));

-- Location: LCCOMB_X21_Y21_N16
\inst4|inst4|outputs[1]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~285_combout\ = (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\)) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:27:REGX|Q\(1))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:19:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:27:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:19:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~285_combout\);

-- Location: LCCOMB_X21_Y21_N18
\inst4|inst4|outputs[1]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~286_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~285_combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~285_combout\ & ((\inst4|inst7|GEN_REG:23:REGX|Q\(1)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[1]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:23:REGX|Q\(1),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[1]~285_combout\,
	combout => \inst4|inst4|outputs[1]~286_combout\);

-- Location: LCCOMB_X27_Y20_N16
\inst4|inst6|output[3][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][1]~combout\ = (\inst4|inst5|Equal0~74_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[3][0]~186_combout\)))) # (!\inst4|inst5|Equal0~74_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[3][0]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~74_combout\,
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][1]~combout\);

-- Location: FF_X27_Y20_N17
\inst4|inst7|GEN_REG:3:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(1));

-- Location: LCCOMB_X25_Y24_N12
\inst4|inst6|output[11][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][1]~combout\ = (\inst4|inst5|Equal0~73_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[11][0]~185_combout\)))) # (!\inst4|inst5|Equal0~73_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst2|output[11][0]~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~73_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[11][1]~combout\);

-- Location: FF_X25_Y24_N13
\inst4|inst7|GEN_REG:11:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(1));

-- Location: LCCOMB_X16_Y17_N10
\inst4|inst4|outputs[1]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~287_combout\ = (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\)) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:11:REGX|Q\(1)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:11:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~287_combout\);

-- Location: LCCOMB_X16_Y17_N4
\inst4|inst6|output[15][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[15][0]~187_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~75_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & (\inst4|inst5|Equal0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst5|Equal0~75_combout\,
	datad => \inst4|inst2|output[15][0]~187_combout\,
	combout => \inst4|inst6|output[15][1]~combout\);

-- Location: FF_X16_Y17_N5
\inst4|inst7|GEN_REG:15:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(1));

-- Location: LCCOMB_X25_Y21_N4
\inst4|inst6|output[7][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~72_combout\) # ((\inst4|inst2|output[7][0]~184_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(1))))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst4|inst2|output[7][0]~184_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst4|inst2|output[7][0]~184_combout\,
	datac => \inst4|inst5|Equal0~72_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst4|inst6|output[7][1]~combout\);

-- Location: FF_X25_Y21_N5
\inst4|inst7|GEN_REG:7:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(1));

-- Location: LCCOMB_X16_Y17_N22
\inst4|inst4|outputs[1]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~288_combout\ = (\inst4|inst4|outputs[1]~287_combout\ & (((\inst4|inst7|GEN_REG:15:REGX|Q\(1))) # (!\inst5|Mux14~combout\))) # (!\inst4|inst4|outputs[1]~287_combout\ & (\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:7:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~287_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:15:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:7:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~288_combout\);

-- Location: LCCOMB_X23_Y24_N26
\inst4|inst4|outputs[1]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~289_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst4|outputs[1]~286_combout\)) # (!\inst5|Mux12~combout\ & 
-- ((\inst4|inst4|outputs[1]~288_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[1]~286_combout\,
	datac => \inst4|inst4|outputs[1]~288_combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~289_combout\);

-- Location: LCCOMB_X27_Y22_N28
\inst4|inst6|output[55][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~77_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[55][0]~189_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst2|output[55][0]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst2|output[55][0]~189_combout\,
	datad => \inst4|inst5|Equal0~77_combout\,
	combout => \inst4|inst6|output[55][1]~combout\);

-- Location: FF_X27_Y22_N29
\inst4|inst7|GEN_REG:55:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(1));

-- Location: LCCOMB_X29_Y22_N22
\inst4|inst6|output[51][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[51][0]~190_combout\) # ((\inst4|inst5|Equal0~78_combout\ & \inst8|dataOut[1]~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst4|inst5|Equal0~78_combout\ & ((\inst8|dataOut[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst8|dataOut[1]~23_combout\,
	combout => \inst4|inst6|output[51][1]~combout\);

-- Location: FF_X29_Y22_N23
\inst4|inst7|GEN_REG:51:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(1));

-- Location: LCCOMB_X23_Y24_N0
\inst4|inst4|outputs[1]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~290_combout\ = (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:55:REGX|Q\(1))) # (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:55:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~290_combout\);

-- Location: LCCOMB_X27_Y24_N20
\inst4|inst6|output[63][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][1]~combout\ = (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~79_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[63][0]~191_combout\)))) # (!\inst8|dataOut[1]~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[63][0]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[1]~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst4|inst5|Equal0~79_combout\,
	datad => \inst4|inst2|output[63][0]~191_combout\,
	combout => \inst4|inst6|output[63][1]~combout\);

-- Location: FF_X27_Y24_N21
\inst4|inst7|GEN_REG:63:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(1));

-- Location: LCCOMB_X25_Y23_N6
\inst4|inst6|output[59][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][1]~combout\ = (\inst4|inst5|Equal0~76_combout\ & ((\inst8|dataOut[1]~23_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst4|inst2|output[59][0]~188_combout\)))) # (!\inst4|inst5|Equal0~76_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[59][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~76_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst8|dataOut[1]~23_combout\,
	datad => \inst4|inst2|output[59][0]~188_combout\,
	combout => \inst4|inst6|output[59][1]~combout\);

-- Location: FF_X25_Y23_N7
\inst4|inst7|GEN_REG:59:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(1));

-- Location: LCCOMB_X23_Y24_N10
\inst4|inst4|outputs[1]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~291_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[1]~290_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(1))) # (!\inst4|inst4|outputs[1]~290_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(1)))))) # (!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[1]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[1]~290_combout\,
	datac => \inst4|inst7|GEN_REG:63:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:59:REGX|Q\(1),
	combout => \inst4|inst4|outputs[1]~291_combout\);

-- Location: LCCOMB_X23_Y24_N14
\inst4|inst4|outputs[1]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~292_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[1]~289_combout\ & ((\inst4|inst4|outputs[1]~291_combout\))) # (!\inst4|inst4|outputs[1]~289_combout\ & (\inst4|inst4|outputs[1]~284_combout\)))) # 
-- (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[1]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[1]~284_combout\,
	datac => \inst4|inst4|outputs[1]~289_combout\,
	datad => \inst4|inst4|outputs[1]~291_combout\,
	combout => \inst4|inst4|outputs[1]~292_combout\);

-- Location: LCCOMB_X23_Y24_N20
\inst4|inst4|outputs[1]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~293_combout\ = (\inst4|inst4|outputs[1]~282_combout\ & (((\inst4|inst4|outputs[1]~292_combout\) # (!\inst5|Mux15~combout\)))) # (!\inst4|inst4|outputs[1]~282_combout\ & (\inst4|inst4|outputs[1]~261_combout\ & 
-- ((\inst5|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~282_combout\,
	datab => \inst4|inst4|outputs[1]~261_combout\,
	datac => \inst4|inst4|outputs[1]~292_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst4|outputs[1]~293_combout\);

-- Location: LCCOMB_X19_Y21_N20
\inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[1]~293_combout\ & ((\inst4|inst5|outputs[1]~293_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~3_combout\,
	datab => \inst4|inst5|outputs[1]~293_combout\,
	datac => \inst4|inst4|outputs[1]~293_combout\,
	datad => \inst1|Mux4~2_combout\,
	combout => \inst1|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y21_N22
\inst1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux6~0_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[1]~293_combout\ $ (((\inst4|inst5|outputs[1]~293_combout\) # (!\inst1|Mux6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~6_combout\,
	datab => \inst4|inst5|outputs[1]~293_combout\,
	datac => \inst4|inst4|outputs[1]~293_combout\,
	datad => \inst1|Mux6~0_combout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: LCCOMB_X20_Y23_N6
\inst1|Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~88_combout\ = (\inst1|Mux6~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux26~0_combout\) # (!\inst5|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux28~0_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst1|Mux6~1_combout\,
	datad => \inst5|Mux27~0_combout\,
	combout => \inst1|Add1~88_combout\);

-- Location: LCCOMB_X20_Y23_N30
\inst1|Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~71_combout\ = (\inst1|Add1~88_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst5|outputs[1]~293_combout\) # (\inst4|inst4|outputs[1]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~58_combout\,
	datab => \inst4|inst5|outputs[1]~293_combout\,
	datac => \inst4|inst4|outputs[1]~293_combout\,
	datad => \inst1|Add1~88_combout\,
	combout => \inst1|Add1~71_combout\);

-- Location: LCCOMB_X19_Y23_N10
\inst1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~44_combout\ = ((\inst1|Add1~38_combout\ $ (\inst4|inst4|outputs[1]~293_combout\ $ (!\inst1|Add1~43\)))) # (GND)
-- \inst1|Add1~45\ = CARRY((\inst1|Add1~38_combout\ & ((\inst4|inst4|outputs[1]~293_combout\) # (!\inst1|Add1~43\))) # (!\inst1|Add1~38_combout\ & (\inst4|inst4|outputs[1]~293_combout\ & !\inst1|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~38_combout\,
	datab => \inst4|inst4|outputs[1]~293_combout\,
	datad => VCC,
	cin => \inst1|Add1~43\,
	combout => \inst1|Add1~44_combout\,
	cout => \inst1|Add1~45\);

-- Location: LCCOMB_X19_Y23_N30
\inst1|Add1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~87_combout\ = (\inst1|Add1~44_combout\ & ((\inst5|Mux28~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux26~0_combout\))) # (!\inst5|Mux28~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~44_combout\,
	datab => \inst5|Mux28~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~87_combout\);

-- Location: LCCOMB_X17_Y19_N6
\inst8|AddressR[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[3]~22_combout\ = (\inst8|addressStorage|Q\(3) & (!\inst8|AddressR[2]~21\)) # (!\inst8|addressStorage|Q\(3) & ((\inst8|AddressR[2]~21\) # (GND)))
-- \inst8|AddressR[3]~23\ = CARRY((!\inst8|AddressR[2]~21\) # (!\inst8|addressStorage|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(3),
	datad => VCC,
	cin => \inst8|AddressR[2]~21\,
	combout => \inst8|AddressR[3]~22_combout\,
	cout => \inst8|AddressR[3]~23\);

-- Location: LCCOMB_X25_Y21_N24
\inst4|inst6|output[23][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[23][0]~180_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~68_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst2|output[23][0]~180_combout\,
	datad => \inst4|inst5|Equal0~68_combout\,
	combout => \inst4|inst6|output[23][3]~combout\);

-- Location: FF_X25_Y21_N25
\inst4|inst7|GEN_REG:23:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(3));

-- Location: LCCOMB_X26_Y23_N14
\inst4|inst6|output[31][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][3]~combout\ = (\inst4|inst5|Equal0~71_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[31][0]~183_combout\)))) # (!\inst4|inst5|Equal0~71_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[31][0]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~71_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[31][0]~183_combout\,
	combout => \inst4|inst6|output[31][3]~combout\);

-- Location: FF_X26_Y23_N15
\inst4|inst7|GEN_REG:31:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(3));

-- Location: LCCOMB_X16_Y17_N0
\inst4|inst6|output[19][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~70_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[19][0]~182_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst2|output[19][0]~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst4|inst5|Equal0~70_combout\,
	combout => \inst4|inst6|output[19][3]~combout\);

-- Location: FF_X16_Y17_N1
\inst4|inst7|GEN_REG:19:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(3));

-- Location: LCCOMB_X23_Y17_N10
\inst4|inst6|output[27][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][3]~combout\ = (\inst4|inst5|Equal0~69_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[27][0]~181_combout\)))) # (!\inst4|inst5|Equal0~69_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[27][0]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~69_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[27][0]~181_combout\,
	combout => \inst4|inst6|output[27][3]~combout\);

-- Location: FF_X23_Y17_N11
\inst4|inst7|GEN_REG:27:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(3));

-- Location: LCCOMB_X25_Y22_N0
\inst4|inst5|outputs[3]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~201_combout\ = (\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:27:REGX|Q\(3)) # (\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(3) & ((!\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:27:REGX|Q\(3),
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~201_combout\);

-- Location: LCCOMB_X25_Y22_N18
\inst4|inst5|outputs[3]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~202_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[3]~201_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~201_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(3))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[3]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:23:REGX|Q\(3),
	datac => \inst4|inst7|GEN_REG:31:REGX|Q\(3),
	datad => \inst4|inst5|outputs[3]~201_combout\,
	combout => \inst4|inst5|outputs[3]~202_combout\);

-- Location: LCCOMB_X16_Y17_N18
\inst4|inst6|output[15][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][3]~combout\ = (\inst4|inst5|Equal0~75_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[15][0]~187_combout\)))) # (!\inst4|inst5|Equal0~75_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[15][0]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~75_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[15][0]~187_combout\,
	combout => \inst4|inst6|output[15][3]~combout\);

-- Location: FF_X16_Y17_N19
\inst4|inst7|GEN_REG:15:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(3));

-- Location: LCCOMB_X25_Y21_N20
\inst4|inst6|output[7][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[7][0]~184_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~72_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst2|output[7][0]~184_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst5|Equal0~72_combout\,
	combout => \inst4|inst6|output[7][3]~combout\);

-- Location: FF_X25_Y21_N21
\inst4|inst7|GEN_REG:7:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(3));

-- Location: LCCOMB_X25_Y24_N20
\inst4|inst6|output[11][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][3]~combout\ = (\inst4|inst5|Equal0~73_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst4|inst2|output[11][0]~185_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst4|inst5|Equal0~73_combout\ & 
-- (((\inst4|inst2|output[11][0]~185_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~73_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[11][3]~combout\);

-- Location: FF_X25_Y24_N21
\inst4|inst7|GEN_REG:11:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(3));

-- Location: LCCOMB_X27_Y20_N6
\inst4|inst6|output[3][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[3][0]~186_combout\) # ((\inst4|inst5|Equal0~74_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~74_combout\ & (\inst8|dataOut[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~74_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][3]~combout\);

-- Location: FF_X27_Y20_N7
\inst4|inst7|GEN_REG:3:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(3));

-- Location: LCCOMB_X23_Y22_N0
\inst4|inst5|outputs[3]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~203_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:11:REGX|Q\(3)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:3:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(3),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:3:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~203_combout\);

-- Location: LCCOMB_X23_Y22_N18
\inst4|inst5|outputs[3]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~204_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[3]~203_combout\ & (\inst4|inst7|GEN_REG:15:REGX|Q\(3))) # (!\inst4|inst5|outputs[3]~203_combout\ & ((\inst4|inst7|GEN_REG:7:REGX|Q\(3)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[3]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|Q\(3),
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:7:REGX|Q\(3),
	datad => \inst4|inst5|outputs[3]~203_combout\,
	combout => \inst4|inst5|outputs[3]~204_combout\);

-- Location: LCCOMB_X23_Y22_N30
\inst4|inst5|outputs[3]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~205_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~202_combout\) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((\inst4|inst5|outputs[3]~204_combout\ & !\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~202_combout\,
	datab => \inst4|inst5|outputs[3]~204_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~205_combout\);

-- Location: LCCOMB_X29_Y22_N2
\inst4|inst6|output[51][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~78_combout\) # ((\inst4|inst2|output[51][0]~190_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (((\inst4|inst2|output[51][0]~190_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[51][3]~combout\);

-- Location: FF_X29_Y22_N3
\inst4|inst7|GEN_REG:51:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(3));

-- Location: LCCOMB_X23_Y22_N6
\inst4|inst5|outputs[3]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~206_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:55:REGX|Q\(3))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:55:REGX|Q\(3),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~206_combout\);

-- Location: LCCOMB_X25_Y23_N4
\inst4|inst6|output[59][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][3]~combout\ = (\inst4|inst5|Equal0~76_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[59][0]~188_combout\)))) # (!\inst4|inst5|Equal0~76_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[59][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~76_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[59][0]~188_combout\,
	combout => \inst4|inst6|output[59][3]~combout\);

-- Location: FF_X25_Y23_N5
\inst4|inst7|GEN_REG:59:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(3));

-- Location: LCCOMB_X27_Y24_N10
\inst4|inst6|output[63][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][3]~combout\ = (\inst4|inst5|Equal0~79_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst4|inst2|output[63][0]~191_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst4|inst5|Equal0~79_combout\ & 
-- (\inst4|inst2|output[63][0]~191_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~79_combout\,
	datab => \inst4|inst2|output[63][0]~191_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[63][3]~combout\);

-- Location: FF_X27_Y24_N11
\inst4|inst7|GEN_REG:63:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(3));

-- Location: LCCOMB_X25_Y22_N20
\inst4|inst5|outputs[3]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~207_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[3]~206_combout\ & ((\inst4|inst7|GEN_REG:63:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~206_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(3))))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[3]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[3]~206_combout\,
	datac => \inst4|inst7|GEN_REG:59:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~207_combout\);

-- Location: LCCOMB_X25_Y25_N22
\inst4|inst6|output[35][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[35][0]~178_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~66_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~66_combout\,
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][3]~combout\);

-- Location: FF_X25_Y25_N23
\inst4|inst7|GEN_REG:35:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(3));

-- Location: LCCOMB_X26_Y25_N20
\inst4|inst6|output[39][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[39][0]~177_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~65_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~65_combout\,
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][3]~combout\);

-- Location: FF_X26_Y25_N21
\inst4|inst7|GEN_REG:39:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(3));

-- Location: LCCOMB_X26_Y25_N16
\inst4|inst5|outputs[3]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~199_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(3)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:35:REGX|Q\(3),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~199_combout\);

-- Location: LCCOMB_X26_Y22_N16
\inst4|inst6|output[43][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~64_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[43][0]~176_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[43][0]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~64_combout\,
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][3]~combout\);

-- Location: FF_X26_Y22_N17
\inst4|inst7|GEN_REG:43:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(3));

-- Location: LCCOMB_X28_Y24_N16
\inst4|inst6|output[47][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][3]~combout\ = (\inst4|inst2|output[47][0]~179_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~67_combout\)))) # (!\inst4|inst2|output[47][0]~179_combout\ & 
-- (((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[47][0]~179_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst5|Equal0~67_combout\,
	combout => \inst4|inst6|output[47][3]~combout\);

-- Location: FF_X28_Y24_N17
\inst4|inst7|GEN_REG:47:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(3));

-- Location: LCCOMB_X23_Y22_N14
\inst4|inst5|outputs[3]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~200_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[3]~199_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~199_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(3))))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[3]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[3]~199_combout\,
	datac => \inst4|inst7|GEN_REG:43:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:47:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~200_combout\);

-- Location: LCCOMB_X23_Y22_N16
\inst4|inst5|outputs[3]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~208_combout\ = (\inst4|inst5|outputs[3]~205_combout\ & ((\inst4|inst5|outputs[3]~207_combout\) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[3]~205_combout\ & (((\inst4|inst5|outputs[3]~200_combout\ & 
-- \inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~205_combout\,
	datab => \inst4|inst5|outputs[3]~207_combout\,
	datac => \inst4|inst5|outputs[3]~200_combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~208_combout\);

-- Location: LCCOMB_X26_Y21_N18
\inst4|inst6|output[38][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][3]~combout\ = (\inst4|inst5|Equal0~9_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[38][0]~132_combout\)))) # (!\inst4|inst5|Equal0~9_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[38][0]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~9_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][3]~combout\);

-- Location: FF_X26_Y21_N19
\inst4|inst7|GEN_REG:38:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(3));

-- Location: LCCOMB_X24_Y19_N30
\inst4|inst6|output[42][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~11_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[42][0]~133_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[42][0]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~11_combout\,
	datad => \inst4|inst2|output[42][0]~133_combout\,
	combout => \inst4|inst6|output[42][3]~combout\);

-- Location: FF_X24_Y19_N31
\inst4|inst7|GEN_REG:42:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(3));

-- Location: LCCOMB_X20_Y18_N2
\inst4|inst6|output[34][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[34][0]~134_combout\) # ((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~13_combout\ & (\inst8|dataOut[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~13_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[34][0]~134_combout\,
	combout => \inst4|inst6|output[34][3]~combout\);

-- Location: FF_X20_Y18_N3
\inst4|inst7|GEN_REG:34:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(3));

-- Location: LCCOMB_X20_Y18_N8
\inst4|inst5|outputs[3]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~170_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(3)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:34:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|Q\(3),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~170_combout\);

-- Location: LCCOMB_X27_Y21_N30
\inst4|inst6|output[46][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][3]~combout\ = (\inst4|inst2|output[46][0]~135_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~15_combout\)))) # (!\inst4|inst2|output[46][0]~135_combout\ & 
-- (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[46][0]~135_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~15_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[46][3]~combout\);

-- Location: FF_X26_Y21_N17
\inst4|inst7|GEN_REG:46:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	asdata => \inst4|inst6|output[46][3]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(3));

-- Location: LCCOMB_X20_Y18_N10
\inst4|inst5|outputs[3]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~171_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[3]~170_combout\ & ((\inst4|inst7|GEN_REG:46:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~170_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(3))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[3]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(3),
	datac => \inst4|inst5|outputs[3]~170_combout\,
	datad => \inst4|inst7|GEN_REG:46:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~171_combout\);

-- Location: LCCOMB_X24_Y22_N12
\inst4|inst6|output[10][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][3]~combout\ = (\inst4|inst5|Equal0~17_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst4|inst5|Equal0~17_combout\ & 
-- (((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~17_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst2|output[10][0]~136_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[10][3]~combout\);

-- Location: FF_X24_Y22_N13
\inst4|inst7|GEN_REG:10:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(3));

-- Location: LCCOMB_X21_Y22_N0
\inst4|inst6|output[14][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[14][0]~139_combout\) # ((\inst4|inst5|Equal0~23_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~23_combout\ & (\inst8|dataOut[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~23_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[14][0]~139_combout\,
	combout => \inst4|inst6|output[14][3]~combout\);

-- Location: FF_X21_Y22_N1
\inst4|inst7|GEN_REG:14:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(3));

-- Location: LCCOMB_X23_Y21_N18
\inst4|inst6|output[2][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][3]~combout\ = (\inst4|inst2|output[2][0]~138_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~21_combout\)))) # (!\inst4|inst2|output[2][0]~138_combout\ & 
-- (((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[2][0]~138_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst5|Equal0~21_combout\,
	combout => \inst4|inst6|output[2][3]~combout\);

-- Location: FF_X23_Y21_N19
\inst4|inst7|GEN_REG:2:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(3));

-- Location: LCCOMB_X21_Y22_N12
\inst4|inst6|output[6][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[6][0]~137_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~19_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst2|output[6][0]~137_combout\,
	datad => \inst4|inst5|Equal0~19_combout\,
	combout => \inst4|inst6|output[6][3]~combout\);

-- Location: FF_X21_Y22_N13
\inst4|inst7|GEN_REG:6:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(3));

-- Location: LCCOMB_X21_Y22_N6
\inst4|inst5|outputs[3]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~172_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:6:REGX|Q\(3))))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(3) & (!\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|Q\(3),
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~172_combout\);

-- Location: LCCOMB_X21_Y22_N24
\inst4|inst5|outputs[3]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~173_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[3]~172_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~172_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(3))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[3]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:14:REGX|Q\(3),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[3]~172_combout\,
	combout => \inst4|inst5|outputs[3]~173_combout\);

-- Location: LCCOMB_X23_Y22_N26
\inst4|inst5|outputs[3]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~174_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst5|outputs[3]~171_combout\)) # (!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[3]~173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~171_combout\,
	datab => \inst4|inst5|outputs[3]~173_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~174_combout\);

-- Location: LCCOMB_X34_Y22_N30
\inst4|inst6|output[54][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~25_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[54][0]~140_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst2|output[54][0]~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst2|output[54][0]~140_combout\,
	datad => \inst4|inst5|Equal0~25_combout\,
	combout => \inst4|inst6|output[54][3]~combout\);

-- Location: FF_X34_Y22_N31
\inst4|inst7|GEN_REG:54:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(3));

-- Location: LCCOMB_X28_Y24_N8
\inst4|inst6|output[62][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[62][0]~143_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~31_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst2|output[62][0]~143_combout\,
	datad => \inst4|inst5|Equal0~31_combout\,
	combout => \inst4|inst6|output[62][3]~combout\);

-- Location: FF_X27_Y24_N15
\inst4|inst7|GEN_REG:62:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	asdata => \inst4|inst6|output[62][3]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(3));

-- Location: LCCOMB_X29_Y23_N20
\inst4|inst6|output[58][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][3]~combout\ = (\inst4|inst2|output[58][0]~141_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)) # ((\inst4|inst5|Equal0~27_combout\ & \inst8|dataOut[3]~17_combout\)))) # (!\inst4|inst2|output[58][0]~141_combout\ & 
-- (\inst4|inst5|Equal0~27_combout\ & ((\inst8|dataOut[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[58][0]~141_combout\,
	datab => \inst4|inst5|Equal0~27_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst8|dataOut[3]~17_combout\,
	combout => \inst4|inst6|output[58][3]~combout\);

-- Location: FF_X29_Y23_N21
\inst4|inst7|GEN_REG:58:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(3));

-- Location: LCCOMB_X29_Y22_N24
\inst4|inst6|output[50][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[50][0]~142_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~29_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~29_combout\,
	datad => \inst4|inst2|output[50][0]~142_combout\,
	combout => \inst4|inst6|output[50][3]~combout\);

-- Location: FF_X29_Y22_N25
\inst4|inst7|GEN_REG:50:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(3));

-- Location: LCCOMB_X34_Y22_N6
\inst4|inst5|outputs[3]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~175_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(3)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:50:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(3),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~175_combout\);

-- Location: LCCOMB_X34_Y22_N8
\inst4|inst5|outputs[3]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~176_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[3]~175_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~175_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(3))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[3]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:62:REGX|Q\(3),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[3]~175_combout\,
	combout => \inst4|inst5|outputs[3]~176_combout\);

-- Location: LCCOMB_X25_Y18_N0
\inst4|inst6|output[26][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][3]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst4|inst2|output[26][0]~128_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (\inst4|inst2|output[26][0]~128_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst4|inst2|output[26][0]~128_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst8|dataOut[3]~17_combout\,
	combout => \inst4|inst6|output[26][3]~combout\);

-- Location: FF_X25_Y18_N1
\inst4|inst7|GEN_REG:26:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(3));

-- Location: LCCOMB_X27_Y23_N10
\inst4|inst6|output[30][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[30][0]~131_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~7_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~7_combout\,
	datad => \inst4|inst2|output[30][0]~131_combout\,
	combout => \inst4|inst6|output[30][3]~combout\);

-- Location: FF_X26_Y23_N21
\inst4|inst7|GEN_REG:30:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	asdata => \inst4|inst6|output[30][3]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(3));

-- Location: LCCOMB_X26_Y17_N26
\inst4|inst6|output[18][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~5_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[18][0]~130_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[18][0]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~5_combout\,
	datad => \inst4|inst2|output[18][0]~130_combout\,
	combout => \inst4|inst6|output[18][3]~combout\);

-- Location: FF_X26_Y17_N27
\inst4|inst7|GEN_REG:18:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(3));

-- Location: LCCOMB_X27_Y23_N24
\inst4|inst6|output[22][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][3]~combout\ = (\inst4|inst5|Equal0~3_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[22][0]~129_combout\)))) # (!\inst4|inst5|Equal0~3_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[22][0]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~3_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][3]~combout\);

-- Location: FF_X27_Y23_N25
\inst4|inst7|GEN_REG:22:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(3));

-- Location: LCCOMB_X27_Y23_N22
\inst4|inst5|outputs[3]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~168_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(3)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(3),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~168_combout\);

-- Location: LCCOMB_X23_Y22_N2
\inst4|inst5|outputs[3]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~169_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[3]~168_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~168_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(3))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[3]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:26:REGX|Q\(3),
	datac => \inst4|inst7|GEN_REG:30:REGX|Q\(3),
	datad => \inst4|inst5|outputs[3]~168_combout\,
	combout => \inst4|inst5|outputs[3]~169_combout\);

-- Location: LCCOMB_X23_Y22_N24
\inst4|inst5|outputs[3]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~177_combout\ = (\inst4|inst5|outputs[3]~174_combout\ & ((\inst4|inst5|outputs[3]~176_combout\) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[3]~174_combout\ & (((\inst5|Mux18~combout\ & 
-- \inst4|inst5|outputs[3]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~174_combout\,
	datab => \inst4|inst5|outputs[3]~176_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[3]~169_combout\,
	combout => \inst4|inst5|outputs[3]~177_combout\);

-- Location: LCCOMB_X30_Y23_N18
\inst4|inst6|output[28][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~61_combout\) # ((\inst4|inst2|output[28][0]~173_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst4|inst2|output[28][0]~173_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst2|output[28][0]~173_combout\,
	datac => \inst4|inst5|Equal0~61_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[28][3]~combout\);

-- Location: FF_X30_Y23_N19
\inst4|inst7|GEN_REG:28:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(3));

-- Location: LCCOMB_X32_Y22_N12
\inst4|inst6|output[12][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~62_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[12][0]~174_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[12][0]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~62_combout\,
	datad => \inst4|inst2|output[12][0]~174_combout\,
	combout => \inst4|inst6|output[12][3]~combout\);

-- Location: FF_X32_Y22_N13
\inst4|inst7|GEN_REG:12:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(3));

-- Location: LCCOMB_X32_Y22_N8
\inst4|inst5|outputs[3]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~195_combout\ = (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\)) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(3))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~195_combout\);

-- Location: LCCOMB_X31_Y21_N24
\inst4|inst6|output[44][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[44][0]~172_combout\) # ((\inst4|inst5|Equal0~60_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~60_combout\ & (\inst8|dataOut[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~60_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[44][0]~172_combout\,
	combout => \inst4|inst6|output[44][3]~combout\);

-- Location: FF_X31_Y21_N25
\inst4|inst7|GEN_REG:44:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(3));

-- Location: LCCOMB_X31_Y21_N30
\inst4|inst6|output[60][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[60][0]~175_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~63_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst2|output[60][0]~175_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst5|Equal0~63_combout\,
	combout => \inst4|inst6|output[60][3]~combout\);

-- Location: FF_X30_Y21_N5
\inst4|inst7|GEN_REG:60:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	asdata => \inst4|inst6|output[60][3]~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(3));

-- Location: LCCOMB_X30_Y22_N20
\inst4|inst5|outputs[3]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~196_combout\ = (\inst4|inst5|outputs[3]~195_combout\ & (((\inst4|inst7|GEN_REG:60:REGX|Q\(3))) # (!\inst5|Mux17~combout\))) # (!\inst4|inst5|outputs[3]~195_combout\ & (\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:44:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~195_combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:44:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:60:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~196_combout\);

-- Location: LCCOMB_X26_Y17_N12
\inst4|inst6|output[52][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][3]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][3]~combout\);

-- Location: FF_X26_Y17_N13
\inst4|inst7|GEN_REG:52:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(3));

-- Location: LCCOMB_X29_Y15_N10
\inst4|inst6|output[4][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~50_combout\) # ((\inst4|inst2|output[4][0]~162_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst4|inst2|output[4][0]~162_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst2|output[4][0]~162_combout\,
	datac => \inst4|inst5|Equal0~50_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[4][3]~combout\);

-- Location: FF_X29_Y15_N11
\inst4|inst7|GEN_REG:4:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(3));

-- Location: LCCOMB_X29_Y15_N24
\inst4|inst6|output[36][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~49_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[36][0]~161_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[36][0]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst5|Equal0~49_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[36][0]~161_combout\,
	combout => \inst4|inst6|output[36][3]~combout\);

-- Location: FF_X29_Y15_N25
\inst4|inst7|GEN_REG:36:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(3));

-- Location: LCCOMB_X29_Y15_N22
\inst4|inst5|outputs[3]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~188_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(3)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:36:REGX|Q\(3),
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~188_combout\);

-- Location: LCCOMB_X30_Y19_N16
\inst4|inst6|output[20][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~48_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[20][0]~160_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst2|output[20][0]~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst2|output[20][0]~160_combout\,
	datad => \inst4|inst5|Equal0~48_combout\,
	combout => \inst4|inst6|output[20][3]~combout\);

-- Location: FF_X30_Y19_N17
\inst4|inst7|GEN_REG:20:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(3));

-- Location: LCCOMB_X30_Y22_N8
\inst4|inst5|outputs[3]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~189_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~188_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(3))) # (!\inst4|inst5|outputs[3]~188_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(3)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[3]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(3),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst5|outputs[3]~188_combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~189_combout\);

-- Location: LCCOMB_X29_Y23_N8
\inst4|inst6|output[56][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[56][0]~167_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~55_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~55_combout\,
	datad => \inst4|inst2|output[56][0]~167_combout\,
	combout => \inst4|inst6|output[56][3]~combout\);

-- Location: FF_X29_Y23_N9
\inst4|inst7|GEN_REG:56:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(3));

-- Location: LCCOMB_X24_Y22_N14
\inst4|inst6|output[24][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][3]~combout\ = (\inst4|inst5|Equal0~53_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[24][0]~165_combout\)))) # (!\inst4|inst5|Equal0~53_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[24][0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~53_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[24][0]~165_combout\,
	combout => \inst4|inst6|output[24][3]~combout\);

-- Location: FF_X24_Y22_N15
\inst4|inst7|GEN_REG:24:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(3));

-- Location: LCCOMB_X34_Y22_N20
\inst4|inst6|output[8][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][3]~combout\ = (\inst4|inst2|output[8][0]~166_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~54_combout\)))) # (!\inst4|inst2|output[8][0]~166_combout\ & 
-- (((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[8][0]~166_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst5|Equal0~54_combout\,
	combout => \inst4|inst6|output[8][3]~combout\);

-- Location: FF_X34_Y22_N21
\inst4|inst7|GEN_REG:8:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(3));

-- Location: LCCOMB_X30_Y22_N2
\inst4|inst5|outputs[3]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~190_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:24:REGX|Q\(3))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|Q\(3),
	datab => \inst5|Mux17~combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~190_combout\);

-- Location: LCCOMB_X26_Y18_N16
\inst4|inst6|output[40][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[40][0]~164_combout\) # ((\inst4|inst5|Equal0~52_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (((\inst4|inst5|Equal0~52_combout\ & \inst8|dataOut[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst2|output[40][0]~164_combout\,
	datac => \inst4|inst5|Equal0~52_combout\,
	datad => \inst8|dataOut[3]~17_combout\,
	combout => \inst4|inst6|output[40][3]~combout\);

-- Location: FF_X26_Y18_N17
\inst4|inst7|GEN_REG:40:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(3));

-- Location: LCCOMB_X30_Y22_N4
\inst4|inst5|outputs[3]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~191_combout\ = (\inst4|inst5|outputs[3]~190_combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(3)) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[3]~190_combout\ & (((\inst5|Mux17~combout\ & 
-- \inst4|inst7|GEN_REG:40:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|Q\(3),
	datab => \inst4|inst5|outputs[3]~190_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:40:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~191_combout\);

-- Location: LCCOMB_X30_Y19_N26
\inst4|inst6|output[16][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~56_combout\) # ((\inst4|inst2|output[16][0]~168_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst4|inst2|output[16][0]~168_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst2|output[16][0]~168_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst5|Equal0~56_combout\,
	combout => \inst4|inst6|output[16][3]~combout\);

-- Location: FF_X30_Y19_N27
\inst4|inst7|GEN_REG:16:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(3));

-- Location: LCCOMB_X29_Y20_N24
\inst4|inst6|output[48][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~59_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[48][0]~171_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[48][0]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst5|Equal0~59_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[48][0]~171_combout\,
	combout => \inst4|inst6|output[48][3]~combout\);

-- Location: FF_X29_Y20_N25
\inst4|inst7|GEN_REG:48:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(3));

-- Location: LCCOMB_X28_Y20_N4
\inst4|inst6|output[0][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~58_combout\) # ((\inst4|inst2|output[0][0]~170_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (((\inst4|inst2|output[0][0]~170_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst5|Equal0~58_combout\,
	datac => \inst4|inst2|output[0][0]~170_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[0][3]~combout\);

-- Location: FF_X28_Y20_N5
\inst4|inst7|GEN_REG:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(3));

-- Location: LCCOMB_X28_Y19_N10
\inst4|inst6|output[32][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][3]~combout\ = (\inst4|inst5|Equal0~57_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[32][0]~169_combout\)))) # (!\inst4|inst5|Equal0~57_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[32][0]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~57_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][3]~combout\);

-- Location: FF_X28_Y19_N11
\inst4|inst7|GEN_REG:32:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(3));

-- Location: LCCOMB_X30_Y22_N14
\inst4|inst5|outputs[3]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~192_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(3)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:0:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(3),
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~192_combout\);

-- Location: LCCOMB_X30_Y22_N0
\inst4|inst5|outputs[3]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~193_combout\ = (\inst4|inst5|outputs[3]~192_combout\ & (((\inst4|inst7|GEN_REG:48:REGX|Q\(3)) # (!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[3]~192_combout\ & (\inst4|inst7|GEN_REG:16:REGX|Q\(3) & 
-- ((\inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:48:REGX|Q\(3),
	datac => \inst4|inst5|outputs[3]~192_combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[3]~193_combout\);

-- Location: LCCOMB_X30_Y22_N26
\inst4|inst5|outputs[3]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~194_combout\ = (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\)) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst5|outputs[3]~191_combout\)) # (!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[3]~193_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[3]~191_combout\,
	datad => \inst4|inst5|outputs[3]~193_combout\,
	combout => \inst4|inst5|outputs[3]~194_combout\);

-- Location: LCCOMB_X30_Y22_N30
\inst4|inst5|outputs[3]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~197_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[3]~194_combout\ & (\inst4|inst5|outputs[3]~196_combout\)) # (!\inst4|inst5|outputs[3]~194_combout\ & ((\inst4|inst5|outputs[3]~189_combout\))))) # 
-- (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[3]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[3]~196_combout\,
	datac => \inst4|inst5|outputs[3]~189_combout\,
	datad => \inst4|inst5|outputs[3]~194_combout\,
	combout => \inst4|inst5|outputs[3]~197_combout\);

-- Location: LCCOMB_X32_Y20_N6
\inst4|inst6|output[49][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][3]~combout\ = (\inst4|inst2|output[49][0]~155_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~43_combout\)))) # (!\inst4|inst2|output[49][0]~155_combout\ & 
-- (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[49][0]~155_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[49][3]~combout\);

-- Location: FF_X32_Y20_N7
\inst4|inst7|GEN_REG:49:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(3));

-- Location: LCCOMB_X28_Y19_N6
\inst4|inst6|output[33][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][3]~combout\ = (\inst4|inst5|Equal0~40_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[33][0]~152_combout\)))) # (!\inst4|inst5|Equal0~40_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[33][0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~40_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][3]~combout\);

-- Location: FF_X28_Y19_N7
\inst4|inst7|GEN_REG:33:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(3));

-- Location: LCCOMB_X29_Y17_N10
\inst4|inst6|output[1][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[1][0]~154_combout\) # ((\inst4|inst5|Equal0~42_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~42_combout\ & ((\inst8|dataOut[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~42_combout\,
	datac => \inst4|inst2|output[1][0]~154_combout\,
	datad => \inst8|dataOut[3]~17_combout\,
	combout => \inst4|inst6|output[1][3]~combout\);

-- Location: FF_X29_Y17_N11
\inst4|inst7|GEN_REG:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(3));

-- Location: LCCOMB_X29_Y17_N14
\inst4|inst6|output[17][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][3]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[17][0]~153_combout\)))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst2|output[17][0]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst2|output[17][0]~153_combout\,
	datad => \inst8|dataOut[3]~17_combout\,
	combout => \inst4|inst6|output[17][3]~combout\);

-- Location: FF_X29_Y17_N15
\inst4|inst7|GEN_REG:17:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(3));

-- Location: LCCOMB_X31_Y17_N20
\inst4|inst5|outputs[3]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~182_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # (\inst4|inst7|GEN_REG:17:REGX|Q\(3))))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(3) & (!\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:1:REGX|Q\(3),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~182_combout\);

-- Location: LCCOMB_X31_Y17_N14
\inst4|inst5|outputs[3]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~183_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[3]~182_combout\ & (\inst4|inst7|GEN_REG:49:REGX|Q\(3))) # (!\inst4|inst5|outputs[3]~182_combout\ & ((\inst4|inst7|GEN_REG:33:REGX|Q\(3)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[3]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:33:REGX|Q\(3),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[3]~182_combout\,
	combout => \inst4|inst5|outputs[3]~183_combout\);

-- Location: LCCOMB_X23_Y18_N12
\inst4|inst6|output[53][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][3]~combout\ = (\inst4|inst5|Equal0~39_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst4|inst2|output[53][0]~151_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst4|inst5|Equal0~39_combout\ & 
-- (\inst4|inst2|output[53][0]~151_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~39_combout\,
	datab => \inst4|inst2|output[53][0]~151_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[53][3]~combout\);

-- Location: FF_X23_Y18_N13
\inst4|inst7|GEN_REG:53:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(3));

-- Location: LCCOMB_X28_Y17_N18
\inst4|inst6|output[37][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[37][0]~148_combout\) # ((\inst4|inst5|Equal0~36_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~36_combout\ & (\inst8|dataOut[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~36_combout\,
	datac => \inst8|dataOut[3]~17_combout\,
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][3]~combout\);

-- Location: FF_X28_Y17_N19
\inst4|inst7|GEN_REG:37:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(3));

-- Location: LCCOMB_X23_Y17_N26
\inst4|inst6|output[21][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~37_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~37_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][3]~combout\);

-- Location: FF_X23_Y17_N27
\inst4|inst7|GEN_REG:21:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(3));

-- Location: LCCOMB_X25_Y17_N6
\inst4|inst6|output[5][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~38_combout\) # ((\inst4|inst2|output[5][0]~150_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(3))))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst4|inst2|output[5][0]~150_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst4|inst2|output[5][0]~150_combout\,
	datac => \inst4|inst5|Equal0~38_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst4|inst6|output[5][3]~combout\);

-- Location: FF_X25_Y17_N7
\inst4|inst7|GEN_REG:5:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(3));

-- Location: LCCOMB_X31_Y17_N16
\inst4|inst5|outputs[3]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~180_combout\ = (\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\) # ((\inst4|inst7|GEN_REG:21:REGX|Q\(3))))) # (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:5:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:21:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~180_combout\);

-- Location: LCCOMB_X31_Y17_N26
\inst4|inst5|outputs[3]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~181_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[3]~180_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(3))) # (!\inst4|inst5|outputs[3]~180_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(3)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[3]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|Q\(3),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:37:REGX|Q\(3),
	datad => \inst4|inst5|outputs[3]~180_combout\,
	combout => \inst4|inst5|outputs[3]~181_combout\);

-- Location: LCCOMB_X31_Y17_N0
\inst4|inst5|outputs[3]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~184_combout\ = (\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[3]~181_combout\) # (\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[3]~183_combout\ & ((!\inst5|Mux19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[3]~183_combout\,
	datac => \inst4|inst5|outputs[3]~181_combout\,
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|outputs[3]~184_combout\);

-- Location: LCCOMB_X24_Y18_N18
\inst4|inst6|output[25][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][3]~combout\ = (\inst4|inst5|Equal0~32_combout\ & ((\inst8|dataOut[3]~17_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[25][0]~144_combout\)))) # (!\inst4|inst5|Equal0~32_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[25][0]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~32_combout\,
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][3]~combout\);

-- Location: FF_X24_Y18_N19
\inst4|inst7|GEN_REG:25:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(3));

-- Location: LCCOMB_X26_Y18_N0
\inst4|inst6|output[41][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~33_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~33_combout\,
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][3]~combout\);

-- Location: FF_X26_Y18_N1
\inst4|inst7|GEN_REG:41:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(3));

-- Location: LCCOMB_X29_Y19_N10
\inst4|inst6|output[9][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~34_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[9][0]~146_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[9][0]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst4|inst2|output[9][0]~146_combout\,
	combout => \inst4|inst6|output[9][3]~combout\);

-- Location: FF_X29_Y19_N11
\inst4|inst7|GEN_REG:9:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(3));

-- Location: LCCOMB_X32_Y21_N4
\inst4|inst5|outputs[3]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~178_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:41:REGX|Q\(3))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:9:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|Q\(3),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(3),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[3]~178_combout\);

-- Location: LCCOMB_X28_Y18_N24
\inst4|inst6|output[57][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[57][0]~147_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~35_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst4|inst2|output[57][0]~147_combout\,
	combout => \inst4|inst6|output[57][3]~combout\);

-- Location: FF_X28_Y18_N25
\inst4|inst7|GEN_REG:57:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(3));

-- Location: LCCOMB_X32_Y21_N22
\inst4|inst5|outputs[3]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~179_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~178_combout\ & ((\inst4|inst7|GEN_REG:57:REGX|Q\(3)))) # (!\inst4|inst5|outputs[3]~178_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(3))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[3]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|Q\(3),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst5|outputs[3]~178_combout\,
	datad => \inst4|inst7|GEN_REG:57:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~179_combout\);

-- Location: LCCOMB_X30_Y21_N2
\inst4|inst6|output[61][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[61][0]~159_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~47_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~47_combout\,
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][3]~combout\);

-- Location: FF_X30_Y21_N3
\inst4|inst7|GEN_REG:61:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(3));

-- Location: LCCOMB_X31_Y23_N26
\inst4|inst6|output[29][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~44_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[29][0]~156_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[29][0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst5|Equal0~44_combout\,
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][3]~combout\);

-- Location: FF_X31_Y23_N27
\inst4|inst7|GEN_REG:29:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(3));

-- Location: LCCOMB_X31_Y20_N8
\inst4|inst6|output[45][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[45][0]~157_combout\) # ((\inst4|inst5|Equal0~45_combout\ & \inst8|dataOut[3]~17_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst5|Equal0~45_combout\ & ((\inst8|dataOut[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst4|inst5|Equal0~45_combout\,
	datac => \inst4|inst2|output[45][0]~157_combout\,
	datad => \inst8|dataOut[3]~17_combout\,
	combout => \inst4|inst6|output[45][3]~combout\);

-- Location: FF_X31_Y20_N9
\inst4|inst7|GEN_REG:45:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(3));

-- Location: LCCOMB_X32_Y19_N30
\inst4|inst6|output[13][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][3]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & ((\inst4|inst2|output[13][0]~158_combout\) # ((\inst8|dataOut[3]~17_combout\ & \inst4|inst5|Equal0~46_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst8|dataOut[3]~17_combout\ & (\inst4|inst5|Equal0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datab => \inst8|dataOut[3]~17_combout\,
	datac => \inst4|inst5|Equal0~46_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][3]~combout\);

-- Location: FF_X32_Y19_N31
\inst4|inst7|GEN_REG:13:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(3));

-- Location: LCCOMB_X31_Y17_N18
\inst4|inst5|outputs[3]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~185_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(3))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(3),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(3),
	combout => \inst4|inst5|outputs[3]~185_combout\);

-- Location: LCCOMB_X31_Y17_N28
\inst4|inst5|outputs[3]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~186_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~185_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(3))) # (!\inst4|inst5|outputs[3]~185_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(3)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[3]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:29:REGX|Q\(3),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[3]~185_combout\,
	combout => \inst4|inst5|outputs[3]~186_combout\);

-- Location: LCCOMB_X31_Y17_N22
\inst4|inst5|outputs[3]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~187_combout\ = (\inst4|inst5|outputs[3]~184_combout\ & (((\inst4|inst5|outputs[3]~186_combout\) # (!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[3]~184_combout\ & (\inst4|inst5|outputs[3]~179_combout\ & 
-- (\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~184_combout\,
	datab => \inst4|inst5|outputs[3]~179_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[3]~186_combout\,
	combout => \inst4|inst5|outputs[3]~187_combout\);

-- Location: LCCOMB_X23_Y24_N30
\inst4|inst5|outputs[3]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~198_combout\ = (\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[3]~187_combout\) # (\inst5|Mux21~combout\)))) # (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[3]~197_combout\ & ((!\inst5|Mux21~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|outputs[3]~197_combout\,
	datac => \inst4|inst5|outputs[3]~187_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|outputs[3]~198_combout\);

-- Location: LCCOMB_X23_Y22_N10
\inst4|inst5|outputs[3]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~209_combout\ = (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[3]~198_combout\ & (\inst4|inst5|outputs[3]~208_combout\)) # (!\inst4|inst5|outputs[3]~198_combout\ & ((\inst4|inst5|outputs[3]~177_combout\))))) # 
-- (!\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[3]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~208_combout\,
	datab => \inst4|inst5|outputs[3]~177_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|outputs[3]~198_combout\,
	combout => \inst4|inst5|outputs[3]~209_combout\);

-- Location: LCCOMB_X19_Y21_N14
\inst1|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~4_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[3]~209_combout\ & ((\inst4|inst5|outputs[3]~209_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~209_combout\,
	datab => \inst1|Mux4~2_combout\,
	datac => \inst4|inst4|outputs[3]~209_combout\,
	datad => \inst1|Mux4~3_combout\,
	combout => \inst1|Mux4~4_combout\);

-- Location: LCCOMB_X19_Y21_N8
\inst1|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~5_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux4~4_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[3]~209_combout\ $ (((\inst4|inst5|outputs[3]~209_combout\) # (!\inst1|Mux4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~209_combout\,
	datab => \inst1|Mux4~4_combout\,
	datac => \inst4|inst4|outputs[3]~209_combout\,
	datad => \inst1|Mux4~6_combout\,
	combout => \inst1|Mux4~5_combout\);

-- Location: LCCOMB_X19_Y21_N4
\inst1|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~84_combout\ = (\inst1|Mux4~5_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst1|Mux4~5_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~84_combout\);

-- Location: LCCOMB_X19_Y21_N18
\inst1|Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~67_combout\ = (\inst1|Add1~84_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst5|outputs[3]~209_combout\) # (\inst4|inst4|outputs[3]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[3]~209_combout\,
	datab => \inst1|Add1~84_combout\,
	datac => \inst4|inst4|outputs[3]~209_combout\,
	datad => \inst1|Add1~58_combout\,
	combout => \inst1|Add1~67_combout\);

-- Location: LCCOMB_X20_Y20_N6
\inst8|outClockEn~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|outClockEn~1_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(11) & !\inst8|outClockEn~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(11),
	datad => \inst8|outClockEn~0_combout\,
	combout => \inst8|outClockEn~1_combout\);

-- Location: FF_X20_Y20_N7
\inst8|outClockEn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~combout\,
	d => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|outClockEn~q\);

-- Location: LCCOMB_X20_Y20_N18
\inst8|clkO\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|clkO~combout\ = LCELL((!\inst12~combout\ & \inst8|outClockEn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12~combout\,
	datad => \inst8|outClockEn~q\,
	combout => \inst8|clkO~combout\);

-- Location: CLKCTRL_G1
\inst8|clkO~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst8|clkO~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst8|clkO~clkctrl_outclk\);

-- Location: IOIBUF_X27_Y0_N15
\PORT1IN[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(3),
	o => \PORT1IN[3]~input_o\);

-- Location: FF_X20_Y24_N29
\inst10|GEN_REG_sIn:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(3));

-- Location: IOIBUF_X34_Y34_N1
\PORT1IN[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(11),
	o => \PORT1IN[11]~input_o\);

-- Location: FF_X20_Y24_N11
\inst10|GEN_REG_sIn:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[11]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(3));

-- Location: LCCOMB_X20_Y24_N28
\inst8|dataOut[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[3]~15_combout\ = (\inst5|Mux25~0_combout\ & ((\inst8|addressStorage|Q\(0) & ((\inst10|GEN_REG_sIn:1:REGX|Q\(3)))) # (!\inst8|addressStorage|Q\(0) & (\inst10|GEN_REG_sIn:0:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux25~0_combout\,
	datab => \inst8|addressStorage|Q\(0),
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(3),
	datad => \inst10|GEN_REG_sIn:1:REGX|Q\(3),
	combout => \inst8|dataOut[3]~15_combout\);

-- Location: LCCOMB_X20_Y24_N14
\inst8|dataOut[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[3]~16_combout\ = (!\inst8|dataOut[5]~0_combout\ & (\inst10|outputmux|Equal0~3_combout\ & (\inst10|outputmux|Equal0~4_combout\ & \inst8|dataOut[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~0_combout\,
	datab => \inst10|outputmux|Equal0~3_combout\,
	datac => \inst10|outputmux|Equal0~4_combout\,
	datad => \inst8|dataOut[3]~15_combout\,
	combout => \inst8|dataOut[3]~16_combout\);

-- Location: LCCOMB_X20_Y23_N0
\inst1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~36_combout\ = (\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[3]~209_combout\ $ (\inst5|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux26~0_combout\,
	datac => \inst4|inst5|outputs[3]~209_combout\,
	datad => \inst5|Mux27~0_combout\,
	combout => \inst1|Add1~36_combout\);

-- Location: LCCOMB_X19_Y23_N12
\inst1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~46_combout\ = (\inst1|Add1~37_combout\ & ((\inst4|inst4|outputs[2]~251_combout\ & (\inst1|Add1~45\ & VCC)) # (!\inst4|inst4|outputs[2]~251_combout\ & (!\inst1|Add1~45\)))) # (!\inst1|Add1~37_combout\ & ((\inst4|inst4|outputs[2]~251_combout\ & 
-- (!\inst1|Add1~45\)) # (!\inst4|inst4|outputs[2]~251_combout\ & ((\inst1|Add1~45\) # (GND)))))
-- \inst1|Add1~47\ = CARRY((\inst1|Add1~37_combout\ & (!\inst4|inst4|outputs[2]~251_combout\ & !\inst1|Add1~45\)) # (!\inst1|Add1~37_combout\ & ((!\inst1|Add1~45\) # (!\inst4|inst4|outputs[2]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~37_combout\,
	datab => \inst4|inst4|outputs[2]~251_combout\,
	datad => VCC,
	cin => \inst1|Add1~45\,
	combout => \inst1|Add1~46_combout\,
	cout => \inst1|Add1~47\);

-- Location: LCCOMB_X19_Y23_N14
\inst1|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~48_combout\ = ((\inst1|Add1~36_combout\ $ (\inst4|inst4|outputs[3]~209_combout\ $ (!\inst1|Add1~47\)))) # (GND)
-- \inst1|Add1~49\ = CARRY((\inst1|Add1~36_combout\ & ((\inst4|inst4|outputs[3]~209_combout\) # (!\inst1|Add1~47\))) # (!\inst1|Add1~36_combout\ & (\inst4|inst4|outputs[3]~209_combout\ & !\inst1|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~36_combout\,
	datab => \inst4|inst4|outputs[3]~209_combout\,
	datad => VCC,
	cin => \inst1|Add1~47\,
	combout => \inst1|Add1~48_combout\,
	cout => \inst1|Add1~49\);

-- Location: LCCOMB_X19_Y23_N26
\inst1|Add1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~83_combout\ = (\inst1|Add1~48_combout\ & ((\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux28~0_combout\))) # (!\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux26~0_combout\,
	datab => \inst1|Add1~48_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~83_combout\);

-- Location: LCCOMB_X20_Y24_N8
\inst8|dataOut[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[3]~17_combout\ = (\inst8|dataOut[3]~16_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~67_combout\) # (\inst1|Add1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~67_combout\,
	datab => \inst8|dataOut[3]~16_combout\,
	datac => \inst1|Add1~83_combout\,
	datad => \inst5|Mux25~0_combout\,
	combout => \inst8|dataOut[3]~17_combout\);

-- Location: LCCOMB_X27_Y22_N14
\inst4|inst6|output[55][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][3]~combout\ = (\inst8|dataOut[3]~17_combout\ & ((\inst4|inst5|Equal0~77_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst4|inst2|output[55][0]~189_combout\)))) # (!\inst8|dataOut[3]~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(3) & (\inst4|inst2|output[55][0]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[3]~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst4|inst2|output[55][0]~189_combout\,
	datad => \inst4|inst5|Equal0~77_combout\,
	combout => \inst4|inst6|output[55][3]~combout\);

-- Location: FF_X27_Y22_N15
\inst4|inst7|GEN_REG:55:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(3));

-- Location: LCCOMB_X23_Y22_N28
\inst4|inst4|outputs[3]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~206_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:55:REGX|Q\(3))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:55:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~206_combout\);

-- Location: LCCOMB_X25_Y22_N10
\inst4|inst4|outputs[3]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~207_combout\ = (\inst4|inst4|outputs[3]~206_combout\ & (((\inst4|inst7|GEN_REG:63:REGX|Q\(3))) # (!\inst5|Mux13~combout\))) # (!\inst4|inst4|outputs[3]~206_combout\ & (\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~206_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:59:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~207_combout\);

-- Location: LCCOMB_X26_Y25_N22
\inst4|inst4|outputs[3]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~199_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(3)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:35:REGX|Q\(3),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~199_combout\);

-- Location: LCCOMB_X23_Y22_N22
\inst4|inst4|outputs[3]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~200_combout\ = (\inst4|inst4|outputs[3]~199_combout\ & (((\inst4|inst7|GEN_REG:47:REGX|Q\(3)) # (!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[3]~199_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(3) & (\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~199_combout\,
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(3),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:47:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~200_combout\);

-- Location: LCCOMB_X23_Y22_N8
\inst4|inst4|outputs[3]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~203_combout\ = (\inst5|Mux13~combout\ & (((\inst4|inst7|GEN_REG:11:REGX|Q\(3)) # (\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(3) & ((!\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(3),
	datac => \inst5|Mux13~combout\,
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~203_combout\);

-- Location: LCCOMB_X23_Y22_N20
\inst4|inst4|outputs[3]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~204_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~203_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~203_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(3))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[3]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|Q\(3),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst4|outputs[3]~203_combout\,
	datad => \inst4|inst7|GEN_REG:15:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~204_combout\);

-- Location: LCCOMB_X25_Y22_N28
\inst4|inst4|outputs[3]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~201_combout\ = (\inst5|Mux13~combout\ & (((\inst4|inst7|GEN_REG:27:REGX|Q\(3)) # (\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(3) & ((!\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|Q\(3),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:27:REGX|Q\(3),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~201_combout\);

-- Location: LCCOMB_X25_Y22_N6
\inst4|inst4|outputs[3]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~202_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~201_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~201_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(3))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[3]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:23:REGX|Q\(3),
	datac => \inst4|inst7|GEN_REG:31:REGX|Q\(3),
	datad => \inst4|inst4|outputs[3]~201_combout\,
	combout => \inst4|inst4|outputs[3]~202_combout\);

-- Location: LCCOMB_X25_Y22_N16
\inst4|inst4|outputs[3]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~205_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # (\inst4|inst4|outputs[3]~202_combout\)))) # (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[3]~204_combout\ & (!\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~204_combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[3]~202_combout\,
	combout => \inst4|inst4|outputs[3]~205_combout\);

-- Location: LCCOMB_X25_Y22_N12
\inst4|inst4|outputs[3]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~208_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~205_combout\ & (\inst4|inst4|outputs[3]~207_combout\)) # (!\inst4|inst4|outputs[3]~205_combout\ & ((\inst4|inst4|outputs[3]~200_combout\))))) # 
-- (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[3]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~207_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst4|outputs[3]~200_combout\,
	datad => \inst4|inst4|outputs[3]~205_combout\,
	combout => \inst4|inst4|outputs[3]~208_combout\);

-- Location: LCCOMB_X34_Y22_N24
\inst4|inst4|outputs[3]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~175_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(3)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:50:REGX|Q\(3),
	datac => \inst4|inst7|GEN_REG:58:REGX|Q\(3),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[3]~175_combout\);

-- Location: LCCOMB_X34_Y22_N26
\inst4|inst4|outputs[3]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~176_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~175_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~175_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(3))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[3]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:62:REGX|Q\(3),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[3]~175_combout\,
	combout => \inst4|inst4|outputs[3]~176_combout\);

-- Location: LCCOMB_X20_Y18_N20
\inst4|inst4|outputs[3]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~170_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:42:REGX|Q\(3))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|Q\(3),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~170_combout\);

-- Location: LCCOMB_X20_Y18_N14
\inst4|inst4|outputs[3]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~171_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~170_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(3))) # (!\inst4|inst4|outputs[3]~170_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(3)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[3]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(3),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[3]~170_combout\,
	combout => \inst4|inst4|outputs[3]~171_combout\);

-- Location: LCCOMB_X21_Y22_N14
\inst4|inst4|outputs[3]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~172_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst7|GEN_REG:6:REGX|Q\(3))))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(3) & (!\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|Q\(3),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~172_combout\);

-- Location: LCCOMB_X21_Y22_N18
\inst4|inst4|outputs[3]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~173_combout\ = (\inst4|inst4|outputs[3]~172_combout\ & (((\inst4|inst7|GEN_REG:14:REGX|Q\(3)) # (!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[3]~172_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(3) & (\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|Q\(3),
	datab => \inst4|inst4|outputs[3]~172_combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:14:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~173_combout\);

-- Location: LCCOMB_X21_Y22_N4
\inst4|inst4|outputs[3]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~174_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~171_combout\) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst4|outputs[3]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~171_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[3]~173_combout\,
	combout => \inst4|inst4|outputs[3]~174_combout\);

-- Location: LCCOMB_X27_Y23_N26
\inst4|inst4|outputs[3]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~168_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(3)) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\ & \inst4|inst7|GEN_REG:18:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:22:REGX|Q\(3),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:18:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~168_combout\);

-- Location: LCCOMB_X27_Y23_N28
\inst4|inst4|outputs[3]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~169_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[3]~168_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~168_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(3))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[3]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|Q\(3),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[3]~168_combout\,
	datad => \inst4|inst7|GEN_REG:30:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~169_combout\);

-- Location: LCCOMB_X25_Y22_N24
\inst4|inst4|outputs[3]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~177_combout\ = (\inst4|inst4|outputs[3]~174_combout\ & ((\inst4|inst4|outputs[3]~176_combout\) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[3]~174_combout\ & (((\inst4|inst4|outputs[3]~169_combout\ & 
-- \inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~176_combout\,
	datab => \inst4|inst4|outputs[3]~174_combout\,
	datac => \inst4|inst4|outputs[3]~169_combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[3]~177_combout\);

-- Location: LCCOMB_X30_Y22_N18
\inst4|inst4|outputs[3]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~190_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(3)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:8:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|Q\(3),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~190_combout\);

-- Location: LCCOMB_X30_Y22_N12
\inst4|inst4|outputs[3]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~191_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~190_combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(3))) # (!\inst4|inst4|outputs[3]~190_combout\ & ((\inst4|inst7|GEN_REG:40:REGX|Q\(3)))))) # (!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[3]~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[3]~190_combout\,
	datac => \inst4|inst7|GEN_REG:56:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:40:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~191_combout\);

-- Location: LCCOMB_X30_Y22_N6
\inst4|inst4|outputs[3]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~192_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(3)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((\inst4|inst7|GEN_REG:0:REGX|Q\(3) & !\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(3),
	datac => \inst4|inst7|GEN_REG:0:REGX|Q\(3),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[3]~192_combout\);

-- Location: LCCOMB_X30_Y22_N16
\inst4|inst4|outputs[3]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~193_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[3]~192_combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~192_combout\ & (\inst4|inst7|GEN_REG:16:REGX|Q\(3))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[3]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:48:REGX|Q\(3),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[3]~192_combout\,
	combout => \inst4|inst4|outputs[3]~193_combout\);

-- Location: LCCOMB_X30_Y22_N10
\inst4|inst4|outputs[3]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~194_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst4|outputs[3]~191_combout\)) # (!\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[3]~193_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~191_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[3]~193_combout\,
	combout => \inst4|inst4|outputs[3]~194_combout\);

-- Location: LCCOMB_X32_Y22_N14
\inst4|inst4|outputs[3]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~195_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(3))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~195_combout\);

-- Location: LCCOMB_X30_Y22_N28
\inst4|inst4|outputs[3]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~196_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~195_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(3))) # (!\inst4|inst4|outputs[3]~195_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(3)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[3]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:60:REGX|Q\(3),
	datac => \inst4|inst7|GEN_REG:44:REGX|Q\(3),
	datad => \inst4|inst4|outputs[3]~195_combout\,
	combout => \inst4|inst4|outputs[3]~196_combout\);

-- Location: LCCOMB_X29_Y15_N12
\inst4|inst4|outputs[3]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~188_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(3)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:4:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:36:REGX|Q\(3),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:4:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~188_combout\);

-- Location: LCCOMB_X30_Y22_N24
\inst4|inst4|outputs[3]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~189_combout\ = (\inst4|inst4|outputs[3]~188_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(3)) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[3]~188_combout\ & (((\inst5|Mux12~combout\ & 
-- \inst4|inst7|GEN_REG:20:REGX|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(3),
	datab => \inst4|inst4|outputs[3]~188_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~189_combout\);

-- Location: LCCOMB_X30_Y22_N22
\inst4|inst4|outputs[3]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~197_combout\ = (\inst4|inst4|outputs[3]~194_combout\ & ((\inst4|inst4|outputs[3]~196_combout\) # ((!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[3]~194_combout\ & (((\inst5|Mux14~combout\ & 
-- \inst4|inst4|outputs[3]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~194_combout\,
	datab => \inst4|inst4|outputs[3]~196_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[3]~189_combout\,
	combout => \inst4|inst4|outputs[3]~197_combout\);

-- Location: LCCOMB_X32_Y21_N8
\inst4|inst4|outputs[3]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~178_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:41:REGX|Q\(3))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:41:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~178_combout\);

-- Location: LCCOMB_X32_Y21_N2
\inst4|inst4|outputs[3]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~179_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[3]~178_combout\ & ((\inst4|inst7|GEN_REG:57:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~178_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(3))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[3]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|Q\(3),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[3]~178_combout\,
	datad => \inst4|inst7|GEN_REG:57:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~179_combout\);

-- Location: LCCOMB_X31_Y17_N2
\inst4|inst4|outputs[3]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~185_combout\ = (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\)) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(3))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:45:REGX|Q\(3),
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(3),
	combout => \inst4|inst4|outputs[3]~185_combout\);

-- Location: LCCOMB_X31_Y17_N4
\inst4|inst4|outputs[3]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~186_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[3]~185_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(3))) # (!\inst4|inst4|outputs[3]~185_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(3)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[3]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:29:REGX|Q\(3),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[3]~185_combout\,
	combout => \inst4|inst4|outputs[3]~186_combout\);

-- Location: LCCOMB_X31_Y17_N12
\inst4|inst4|outputs[3]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~182_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(3)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((\inst4|inst7|GEN_REG:1:REGX|Q\(3) & !\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:1:REGX|Q\(3),
	datac => \inst5|Mux12~combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[3]~182_combout\);

-- Location: LCCOMB_X31_Y17_N6
\inst4|inst4|outputs[3]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~183_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~182_combout\ & (\inst4|inst7|GEN_REG:49:REGX|Q\(3))) # (!\inst4|inst4|outputs[3]~182_combout\ & ((\inst4|inst7|GEN_REG:33:REGX|Q\(3)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[3]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:33:REGX|Q\(3),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[3]~182_combout\,
	combout => \inst4|inst4|outputs[3]~183_combout\);

-- Location: LCCOMB_X31_Y17_N24
\inst4|inst4|outputs[3]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~180_combout\ = (\inst5|Mux12~combout\ & (((\inst4|inst7|GEN_REG:21:REGX|Q\(3)) # (\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:5:REGX|Q\(3) & ((!\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|Q\(3),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:21:REGX|Q\(3),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[3]~180_combout\);

-- Location: LCCOMB_X31_Y17_N10
\inst4|inst4|outputs[3]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~181_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[3]~180_combout\ & ((\inst4|inst7|GEN_REG:53:REGX|Q\(3)))) # (!\inst4|inst4|outputs[3]~180_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(3))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[3]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|Q\(3),
	datab => \inst4|inst7|GEN_REG:53:REGX|Q\(3),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[3]~180_combout\,
	combout => \inst4|inst4|outputs[3]~181_combout\);

-- Location: LCCOMB_X31_Y17_N8
\inst4|inst4|outputs[3]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~184_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~181_combout\))) # (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~183_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[3]~181_combout\,
	combout => \inst4|inst4|outputs[3]~184_combout\);

-- Location: LCCOMB_X31_Y17_N30
\inst4|inst4|outputs[3]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~187_combout\ = (\inst4|inst4|outputs[3]~184_combout\ & (((\inst4|inst4|outputs[3]~186_combout\) # (!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[3]~184_combout\ & (\inst4|inst4|outputs[3]~179_combout\ & 
-- ((\inst5|Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~179_combout\,
	datab => \inst4|inst4|outputs[3]~186_combout\,
	datac => \inst4|inst4|outputs[3]~184_combout\,
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[3]~187_combout\);

-- Location: LCCOMB_X25_Y22_N26
\inst4|inst4|outputs[3]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~198_combout\ = (\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[3]~187_combout\) # (\inst5|Mux15~combout\)))) # (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[3]~197_combout\ & ((!\inst5|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|outputs[3]~197_combout\,
	datac => \inst4|inst4|outputs[3]~187_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~198_combout\);

-- Location: LCCOMB_X25_Y22_N30
\inst4|inst4|outputs[3]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~209_combout\ = (\inst4|inst4|outputs[3]~198_combout\ & ((\inst4|inst4|outputs[3]~208_combout\) # ((!\inst5|Mux15~combout\)))) # (!\inst4|inst4|outputs[3]~198_combout\ & (((\inst4|inst4|outputs[3]~177_combout\ & 
-- \inst5|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[3]~208_combout\,
	datab => \inst4|inst4|outputs[3]~177_combout\,
	datac => \inst4|inst4|outputs[3]~198_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~209_combout\);

-- Location: FF_X17_Y19_N7
\inst8|AddressR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[3]~22_combout\,
	asdata => \inst4|inst4|outputs[3]~209_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(3));

-- Location: LCCOMB_X16_Y19_N24
\inst8|addressStorage|Q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[3]~feeder_combout\ = \inst8|AddressR\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(3),
	combout => \inst8|addressStorage|Q[3]~feeder_combout\);

-- Location: FF_X16_Y19_N25
\inst8|addressStorage|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(3));

-- Location: LCCOMB_X17_Y19_N8
\inst8|AddressR[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[4]~24_combout\ = (\inst8|addressStorage|Q\(4) & (\inst8|AddressR[3]~23\ $ (GND))) # (!\inst8|addressStorage|Q\(4) & (!\inst8|AddressR[3]~23\ & VCC))
-- \inst8|AddressR[4]~25\ = CARRY((\inst8|addressStorage|Q\(4) & !\inst8|AddressR[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(4),
	datad => VCC,
	cin => \inst8|AddressR[3]~23\,
	combout => \inst8|AddressR[4]~24_combout\,
	cout => \inst8|AddressR[4]~25\);

-- Location: LCCOMB_X25_Y23_N18
\inst4|inst6|output[59][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[59][0]~188_combout\) # ((\inst4|inst5|Equal0~76_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~76_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~76_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[59][0]~188_combout\,
	combout => \inst4|inst6|output[59][4]~combout\);

-- Location: FF_X25_Y23_N19
\inst4|inst7|GEN_REG:59:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(4));

-- Location: LCCOMB_X29_Y22_N4
\inst4|inst6|output[51][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[51][0]~190_combout\) # ((\inst4|inst5|Equal0~78_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~78_combout\ & ((\inst8|dataOut[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[51][4]~combout\);

-- Location: FF_X29_Y22_N5
\inst4|inst7|GEN_REG:51:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(4));

-- Location: LCCOMB_X27_Y22_N24
\inst4|inst6|output[55][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[55][0]~189_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~77_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst2|output[55][0]~189_combout\,
	datad => \inst4|inst5|Equal0~77_combout\,
	combout => \inst4|inst6|output[55][4]~combout\);

-- Location: FF_X27_Y22_N25
\inst4|inst7|GEN_REG:55:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(4));

-- Location: LCCOMB_X25_Y22_N4
\inst4|inst5|outputs[4]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~164_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(4)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:55:REGX|Q\(4),
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~164_combout\);

-- Location: LCCOMB_X27_Y24_N6
\inst4|inst6|output[63][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][4]~combout\ = (\inst4|inst5|Equal0~79_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[63][0]~191_combout\)))) # (!\inst4|inst5|Equal0~79_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[63][0]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~79_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[63][0]~191_combout\,
	combout => \inst4|inst6|output[63][4]~combout\);

-- Location: FF_X27_Y24_N7
\inst4|inst7|GEN_REG:63:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(4));

-- Location: LCCOMB_X25_Y22_N14
\inst4|inst5|outputs[4]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~165_combout\ = (\inst4|inst5|outputs[4]~164_combout\ & (((\inst4|inst7|GEN_REG:63:REGX|Q\(4)) # (!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[4]~164_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(4) & (\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|Q\(4),
	datab => \inst4|inst5|outputs[4]~164_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~165_combout\);

-- Location: LCCOMB_X28_Y24_N12
\inst4|inst6|output[47][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][4]~combout\ = (\inst4|inst2|output[47][0]~179_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~67_combout\)))) # (!\inst4|inst2|output[47][0]~179_combout\ & 
-- (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[47][0]~179_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~67_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[47][4]~combout\);

-- Location: FF_X28_Y24_N13
\inst4|inst7|GEN_REG:47:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(4));

-- Location: LCCOMB_X26_Y25_N26
\inst4|inst6|output[39][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][4]~combout\ = (\inst4|inst5|Equal0~65_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[39][0]~177_combout\)))) # (!\inst4|inst5|Equal0~65_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[39][0]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~65_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][4]~combout\);

-- Location: FF_X26_Y25_N27
\inst4|inst7|GEN_REG:39:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(4));

-- Location: LCCOMB_X25_Y25_N10
\inst4|inst6|output[35][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][4]~combout\ = (\inst4|inst5|Equal0~66_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[35][0]~178_combout\)))) # (!\inst4|inst5|Equal0~66_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[35][0]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~66_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][4]~combout\);

-- Location: FF_X25_Y25_N11
\inst4|inst7|GEN_REG:35:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(4));

-- Location: LCCOMB_X24_Y24_N28
\inst4|inst5|outputs[4]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~157_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:39:REGX|Q\(4))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:35:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:39:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(4),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~157_combout\);

-- Location: LCCOMB_X24_Y24_N18
\inst4|inst5|outputs[4]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~158_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[4]~157_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(4)))) # (!\inst4|inst5|outputs[4]~157_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(4))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[4]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:47:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~157_combout\,
	combout => \inst4|inst5|outputs[4]~158_combout\);

-- Location: LCCOMB_X25_Y24_N28
\inst4|inst6|output[11][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~73_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[11][0]~185_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst2|output[11][0]~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst4|inst5|Equal0~73_combout\,
	combout => \inst4|inst6|output[11][4]~combout\);

-- Location: FF_X25_Y24_N29
\inst4|inst7|GEN_REG:11:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(4));

-- Location: LCCOMB_X27_Y20_N14
\inst4|inst6|output[3][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][4]~combout\ = (\inst4|inst5|Equal0~74_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[3][0]~186_combout\)))) # (!\inst4|inst5|Equal0~74_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[3][0]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~74_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][4]~combout\);

-- Location: FF_X27_Y20_N15
\inst4|inst7|GEN_REG:3:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(4));

-- Location: LCCOMB_X24_Y24_N10
\inst4|inst5|outputs[4]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~161_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:11:REGX|Q\(4)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:3:REGX|Q\(4) & !\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(4),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~161_combout\);

-- Location: LCCOMB_X16_Y17_N14
\inst4|inst6|output[15][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][4]~combout\ = (\inst4|inst5|Equal0~75_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[15][0]~187_combout\)))) # (!\inst4|inst5|Equal0~75_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[15][0]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~75_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[15][0]~187_combout\,
	combout => \inst4|inst6|output[15][4]~combout\);

-- Location: FF_X16_Y17_N15
\inst4|inst7|GEN_REG:15:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(4));

-- Location: LCCOMB_X25_Y21_N6
\inst4|inst6|output[7][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[7][0]~184_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~72_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~72_combout\,
	datad => \inst4|inst2|output[7][0]~184_combout\,
	combout => \inst4|inst6|output[7][4]~combout\);

-- Location: FF_X25_Y21_N7
\inst4|inst7|GEN_REG:7:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(4));

-- Location: LCCOMB_X24_Y24_N8
\inst4|inst5|outputs[4]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~162_combout\ = (\inst4|inst5|outputs[4]~161_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(4)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[4]~161_combout\ & (((\inst4|inst7|GEN_REG:7:REGX|Q\(4) & \inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[4]~161_combout\,
	datab => \inst4|inst7|GEN_REG:15:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:7:REGX|Q\(4),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~162_combout\);

-- Location: LCCOMB_X23_Y17_N6
\inst4|inst6|output[27][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][4]~combout\ = (\inst4|inst2|output[27][0]~181_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~69_combout\)))) # (!\inst4|inst2|output[27][0]~181_combout\ & 
-- (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[27][0]~181_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~69_combout\,
	combout => \inst4|inst6|output[27][4]~combout\);

-- Location: FF_X23_Y17_N7
\inst4|inst7|GEN_REG:27:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(4));

-- Location: LCCOMB_X24_Y16_N8
\inst4|inst6|output[19][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][4]~combout\ = (\inst4|inst2|output[19][0]~182_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~70_combout\)))) # (!\inst4|inst2|output[19][0]~182_combout\ & 
-- (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[19][0]~182_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~70_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[19][4]~combout\);

-- Location: FF_X24_Y16_N9
\inst4|inst7|GEN_REG:19:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(4));

-- Location: LCCOMB_X24_Y16_N30
\inst4|inst5|outputs[4]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~159_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(4)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:19:REGX|Q\(4) & !\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:27:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:19:REGX|Q\(4),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~159_combout\);

-- Location: LCCOMB_X26_Y23_N6
\inst4|inst6|output[31][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~71_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[31][0]~183_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[31][0]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst4|inst5|Equal0~71_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[31][0]~183_combout\,
	combout => \inst4|inst6|output[31][4]~combout\);

-- Location: FF_X26_Y23_N7
\inst4|inst7|GEN_REG:31:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(4));

-- Location: LCCOMB_X24_Y16_N6
\inst4|inst6|output[23][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][4]~combout\ = (\inst4|inst2|output[23][0]~180_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~68_combout\)))) # (!\inst4|inst2|output[23][0]~180_combout\ & 
-- (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[23][0]~180_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~68_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[23][4]~combout\);

-- Location: FF_X24_Y16_N7
\inst4|inst7|GEN_REG:23:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(4));

-- Location: LCCOMB_X24_Y16_N0
\inst4|inst5|outputs[4]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~160_combout\ = (\inst4|inst5|outputs[4]~159_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(4)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[4]~159_combout\ & (((\inst5|Mux20~combout\ & 
-- \inst4|inst7|GEN_REG:23:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[4]~159_combout\,
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(4),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:23:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~160_combout\);

-- Location: LCCOMB_X24_Y16_N2
\inst4|inst5|outputs[4]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~163_combout\ = (\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\) # ((\inst4|inst5|outputs[4]~160_combout\)))) # (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[4]~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[4]~162_combout\,
	datad => \inst4|inst5|outputs[4]~160_combout\,
	combout => \inst4|inst5|outputs[4]~163_combout\);

-- Location: LCCOMB_X24_Y17_N26
\inst4|inst5|outputs[4]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~166_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~163_combout\ & (\inst4|inst5|outputs[4]~165_combout\)) # (!\inst4|inst5|outputs[4]~163_combout\ & ((\inst4|inst5|outputs[4]~158_combout\))))) # 
-- (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[4]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst5|outputs[4]~165_combout\,
	datac => \inst4|inst5|outputs[4]~158_combout\,
	datad => \inst4|inst5|outputs[4]~163_combout\,
	combout => \inst4|inst5|outputs[4]~166_combout\);

-- Location: LCCOMB_X26_Y21_N26
\inst4|inst6|output[38][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[38][0]~132_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~9_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~9_combout\,
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][4]~combout\);

-- Location: FF_X26_Y21_N27
\inst4|inst7|GEN_REG:38:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(4));

-- Location: LCCOMB_X24_Y19_N24
\inst4|inst6|output[42][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][4]~combout\ = (\inst4|inst2|output[42][0]~133_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst4|inst5|Equal0~11_combout\ & \inst8|dataOut[4]~14_combout\)))) # (!\inst4|inst2|output[42][0]~133_combout\ & 
-- (\inst4|inst5|Equal0~11_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[42][0]~133_combout\,
	datab => \inst4|inst5|Equal0~11_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[42][4]~combout\);

-- Location: FF_X24_Y19_N25
\inst4|inst7|GEN_REG:42:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(4));

-- Location: LCCOMB_X20_Y18_N24
\inst4|inst6|output[34][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[34][0]~134_combout\) # ((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~13_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~13_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[34][0]~134_combout\,
	combout => \inst4|inst6|output[34][4]~combout\);

-- Location: FF_X20_Y18_N25
\inst4|inst7|GEN_REG:34:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(4));

-- Location: LCCOMB_X20_Y18_N22
\inst4|inst5|outputs[4]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~138_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(4)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:34:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|Q\(4),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~138_combout\);

-- Location: LCCOMB_X27_Y21_N22
\inst4|inst6|output[46][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][4]~combout\ = (\inst4|inst5|Equal0~15_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[46][0]~135_combout\)))) # (!\inst4|inst5|Equal0~15_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[46][0]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~15_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[46][0]~135_combout\,
	combout => \inst4|inst6|output[46][4]~combout\);

-- Location: FF_X27_Y21_N23
\inst4|inst7|GEN_REG:46:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(4));

-- Location: LCCOMB_X20_Y18_N0
\inst4|inst5|outputs[4]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~139_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~138_combout\ & ((\inst4|inst7|GEN_REG:46:REGX|Q\(4)))) # (!\inst4|inst5|outputs[4]~138_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(4))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[4]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(4),
	datac => \inst4|inst5|outputs[4]~138_combout\,
	datad => \inst4|inst7|GEN_REG:46:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~139_combout\);

-- Location: LCCOMB_X24_Y22_N20
\inst4|inst6|output[10][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][4]~combout\ = (\inst4|inst2|output[10][0]~136_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~17_combout\)))) # (!\inst4|inst2|output[10][0]~136_combout\ & 
-- (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[10][0]~136_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~17_combout\,
	combout => \inst4|inst6|output[10][4]~combout\);

-- Location: FF_X24_Y22_N21
\inst4|inst7|GEN_REG:10:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(4));

-- Location: LCCOMB_X27_Y19_N6
\inst4|inst6|output[14][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[14][0]~139_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~23_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst2|output[14][0]~139_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~23_combout\,
	combout => \inst4|inst6|output[14][4]~combout\);

-- Location: FF_X27_Y19_N7
\inst4|inst7|GEN_REG:14:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(4));

-- Location: LCCOMB_X23_Y21_N26
\inst4|inst6|output[2][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][4]~combout\ = (\inst4|inst2|output[2][0]~138_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~21_combout\)))) # (!\inst4|inst2|output[2][0]~138_combout\ & 
-- (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[2][0]~138_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~21_combout\,
	combout => \inst4|inst6|output[2][4]~combout\);

-- Location: FF_X23_Y21_N27
\inst4|inst7|GEN_REG:2:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(4));

-- Location: LCCOMB_X21_Y22_N8
\inst4|inst6|output[6][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][4]~combout\ = (\inst4|inst2|output[6][0]~137_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~19_combout\)))) # (!\inst4|inst2|output[6][0]~137_combout\ & 
-- (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[6][0]~137_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~19_combout\,
	combout => \inst4|inst6|output[6][4]~combout\);

-- Location: FF_X21_Y22_N9
\inst4|inst7|GEN_REG:6:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(4));

-- Location: LCCOMB_X21_Y19_N16
\inst4|inst5|outputs[4]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~140_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(4)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:6:REGX|Q\(4),
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~140_combout\);

-- Location: LCCOMB_X24_Y17_N8
\inst4|inst5|outputs[4]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~141_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[4]~140_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(4)))) # (!\inst4|inst5|outputs[4]~140_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(4))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[4]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:14:REGX|Q\(4),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[4]~140_combout\,
	combout => \inst4|inst5|outputs[4]~141_combout\);

-- Location: LCCOMB_X24_Y17_N10
\inst4|inst5|outputs[4]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~142_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst5|outputs[4]~139_combout\)) # (!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[4]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[4]~139_combout\,
	datac => \inst4|inst5|outputs[4]~141_combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[4]~142_combout\);

-- Location: LCCOMB_X26_Y23_N30
\inst4|inst6|output[30][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][4]~combout\ = (\inst4|inst5|Equal0~7_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[30][0]~131_combout\)))) # (!\inst4|inst5|Equal0~7_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst2|output[30][0]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~7_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst2|output[30][0]~131_combout\,
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[30][4]~combout\);

-- Location: FF_X26_Y23_N31
\inst4|inst7|GEN_REG:30:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(4));

-- Location: LCCOMB_X26_Y17_N22
\inst4|inst6|output[18][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~5_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[18][0]~130_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[18][0]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~5_combout\,
	datad => \inst4|inst2|output[18][0]~130_combout\,
	combout => \inst4|inst6|output[18][4]~combout\);

-- Location: FF_X26_Y17_N23
\inst4|inst7|GEN_REG:18:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(4));

-- Location: LCCOMB_X27_Y23_N30
\inst4|inst6|output[22][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][4]~combout\ = (\inst4|inst2|output[22][0]~129_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~3_combout\)))) # (!\inst4|inst2|output[22][0]~129_combout\ & 
-- (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[22][0]~129_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~3_combout\,
	combout => \inst4|inst6|output[22][4]~combout\);

-- Location: FF_X27_Y23_N31
\inst4|inst7|GEN_REG:22:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(4));

-- Location: LCCOMB_X24_Y17_N28
\inst4|inst5|outputs[4]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~136_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:22:REGX|Q\(4))))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(4) & (!\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(4),
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~136_combout\);

-- Location: LCCOMB_X25_Y18_N26
\inst4|inst6|output[26][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][4]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst4|inst2|output[26][0]~128_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(4))))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (((\inst4|inst2|output[26][0]~128_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst2|output[26][0]~128_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[26][4]~combout\);

-- Location: FF_X25_Y18_N27
\inst4|inst7|GEN_REG:26:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(4));

-- Location: LCCOMB_X24_Y17_N6
\inst4|inst5|outputs[4]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~137_combout\ = (\inst4|inst5|outputs[4]~136_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(4)) # ((!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[4]~136_combout\ & (((\inst5|Mux19~combout\ & 
-- \inst4|inst7|GEN_REG:26:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|Q\(4),
	datab => \inst4|inst5|outputs[4]~136_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~137_combout\);

-- Location: LCCOMB_X28_Y24_N14
\inst4|inst6|output[62][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[62][0]~143_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~31_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst2|output[62][0]~143_combout\,
	datad => \inst4|inst5|Equal0~31_combout\,
	combout => \inst4|inst6|output[62][4]~combout\);

-- Location: FF_X28_Y24_N15
\inst4|inst7|GEN_REG:62:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(4));

-- Location: LCCOMB_X27_Y22_N10
\inst4|inst6|output[54][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[54][0]~140_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~25_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~25_combout\,
	datad => \inst4|inst2|output[54][0]~140_combout\,
	combout => \inst4|inst6|output[54][4]~combout\);

-- Location: FF_X27_Y22_N11
\inst4|inst7|GEN_REG:54:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(4));

-- Location: LCCOMB_X29_Y23_N28
\inst4|inst6|output[58][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[58][0]~141_combout\) # ((\inst4|inst5|Equal0~27_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~27_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~27_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][4]~combout\);

-- Location: FF_X29_Y23_N29
\inst4|inst7|GEN_REG:58:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(4));

-- Location: LCCOMB_X30_Y23_N10
\inst4|inst6|output[50][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][4]~combout\ = (\inst4|inst2|output[50][0]~142_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst4|inst5|Equal0~29_combout\ & \inst8|dataOut[4]~14_combout\)))) # (!\inst4|inst2|output[50][0]~142_combout\ & 
-- (\inst4|inst5|Equal0~29_combout\ & ((\inst8|dataOut[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[50][0]~142_combout\,
	datab => \inst4|inst5|Equal0~29_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[50][4]~combout\);

-- Location: FF_X30_Y23_N11
\inst4|inst7|GEN_REG:50:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(4));

-- Location: LCCOMB_X34_Y22_N12
\inst4|inst5|outputs[4]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~143_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(4)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:50:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(4),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~143_combout\);

-- Location: LCCOMB_X24_Y17_N12
\inst4|inst5|outputs[4]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~144_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~143_combout\ & (\inst4|inst7|GEN_REG:62:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~143_combout\ & ((\inst4|inst7|GEN_REG:54:REGX|Q\(4)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[4]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|Q\(4),
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:54:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~143_combout\,
	combout => \inst4|inst5|outputs[4]~144_combout\);

-- Location: LCCOMB_X24_Y17_N14
\inst4|inst5|outputs[4]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~145_combout\ = (\inst4|inst5|outputs[4]~142_combout\ & (((\inst4|inst5|outputs[4]~144_combout\) # (!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[4]~142_combout\ & (\inst4|inst5|outputs[4]~137_combout\ & 
-- (\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[4]~142_combout\,
	datab => \inst4|inst5|outputs[4]~137_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[4]~144_combout\,
	combout => \inst4|inst5|outputs[4]~145_combout\);

-- Location: LCCOMB_X26_Y18_N14
\inst4|inst6|output[40][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][4]~combout\ = (\inst4|inst5|Equal0~52_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[40][0]~164_combout\)))) # (!\inst4|inst5|Equal0~52_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[40][0]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~52_combout\,
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst2|output[40][0]~164_combout\,
	combout => \inst4|inst6|output[40][4]~combout\);

-- Location: FF_X26_Y18_N15
\inst4|inst7|GEN_REG:40:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(4));

-- Location: LCCOMB_X24_Y18_N2
\inst4|inst6|output[24][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][4]~combout\ = (\inst4|inst2|output[24][0]~165_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst4|inst5|Equal0~53_combout\ & \inst8|dataOut[4]~14_combout\)))) # (!\inst4|inst2|output[24][0]~165_combout\ & 
-- (\inst4|inst5|Equal0~53_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[24][0]~165_combout\,
	datab => \inst4|inst5|Equal0~53_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[24][4]~combout\);

-- Location: FF_X24_Y18_N3
\inst4|inst7|GEN_REG:24:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(4));

-- Location: LCCOMB_X29_Y19_N6
\inst4|inst6|output[8][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][4]~combout\ = (\inst4|inst5|Equal0~54_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[8][0]~166_combout\)))) # (!\inst4|inst5|Equal0~54_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst2|output[8][0]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~54_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst2|output[8][0]~166_combout\,
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[8][4]~combout\);

-- Location: FF_X29_Y19_N7
\inst4|inst7|GEN_REG:8:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(4));

-- Location: LCCOMB_X27_Y18_N4
\inst4|inst5|outputs[4]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~148_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(4)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:8:REGX|Q\(4) & !\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:8:REGX|Q\(4),
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[4]~148_combout\);

-- Location: LCCOMB_X28_Y18_N28
\inst4|inst6|output[56][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[56][0]~167_combout\) # ((\inst4|inst5|Equal0~55_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~55_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~55_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[56][0]~167_combout\,
	combout => \inst4|inst6|output[56][4]~combout\);

-- Location: FF_X28_Y18_N29
\inst4|inst7|GEN_REG:56:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(4));

-- Location: LCCOMB_X27_Y18_N22
\inst4|inst5|outputs[4]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~149_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~148_combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(4)))) # (!\inst4|inst5|outputs[4]~148_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(4))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[4]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|Q\(4),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[4]~148_combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~149_combout\);

-- Location: LCCOMB_X32_Y20_N2
\inst4|inst6|output[48][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][4]~combout\ = (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[4]~14_combout\)))) # (!\inst4|inst2|output[48][0]~171_combout\ & 
-- (((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[48][0]~171_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~59_combout\,
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[48][4]~combout\);

-- Location: FF_X32_Y20_N3
\inst4|inst7|GEN_REG:48:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(4));

-- Location: LCCOMB_X30_Y19_N2
\inst4|inst6|output[16][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][4]~combout\ = (\inst4|inst2|output[16][0]~168_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~56_combout\)))) # (!\inst4|inst2|output[16][0]~168_combout\ & 
-- (((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[16][0]~168_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst5|Equal0~56_combout\,
	combout => \inst4|inst6|output[16][4]~combout\);

-- Location: FF_X30_Y19_N3
\inst4|inst7|GEN_REG:16:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(4));

-- Location: LCCOMB_X27_Y19_N26
\inst4|inst6|output[32][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[32][0]~169_combout\) # ((\inst4|inst5|Equal0~57_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~57_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~57_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][4]~combout\);

-- Location: FF_X27_Y19_N27
\inst4|inst7|GEN_REG:32:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(4));

-- Location: LCCOMB_X28_Y20_N18
\inst4|inst6|output[0][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][4]~combout\ = (\inst4|inst2|output[0][0]~170_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)) # ((\inst4|inst5|Equal0~58_combout\ & \inst8|dataOut[4]~14_combout\)))) # (!\inst4|inst2|output[0][0]~170_combout\ & 
-- (((\inst4|inst5|Equal0~58_combout\ & \inst8|dataOut[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[0][0]~170_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~58_combout\,
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[0][4]~combout\);

-- Location: FF_X28_Y20_N19
\inst4|inst7|GEN_REG:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(4));

-- Location: LCCOMB_X27_Y18_N16
\inst4|inst5|outputs[4]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~150_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(4))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~150_combout\);

-- Location: LCCOMB_X27_Y18_N18
\inst4|inst5|outputs[4]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~151_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[4]~150_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~150_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(4)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[4]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~150_combout\,
	combout => \inst4|inst5|outputs[4]~151_combout\);

-- Location: LCCOMB_X27_Y18_N12
\inst4|inst5|outputs[4]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~152_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[4]~149_combout\) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst5|outputs[4]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[4]~149_combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[4]~151_combout\,
	combout => \inst4|inst5|outputs[4]~152_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst4|inst6|output[60][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~63_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[60][0]~175_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[60][0]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~63_combout\,
	datad => \inst4|inst2|output[60][0]~175_combout\,
	combout => \inst4|inst6|output[60][4]~combout\);

-- Location: FF_X30_Y21_N13
\inst4|inst7|GEN_REG:60:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(4));

-- Location: LCCOMB_X31_Y20_N14
\inst4|inst6|output[44][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[44][0]~172_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~60_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~60_combout\,
	datad => \inst4|inst2|output[44][0]~172_combout\,
	combout => \inst4|inst6|output[44][4]~combout\);

-- Location: FF_X31_Y20_N15
\inst4|inst7|GEN_REG:44:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(4));

-- Location: LCCOMB_X30_Y23_N0
\inst4|inst6|output[28][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[28][0]~173_combout\) # ((\inst4|inst5|Equal0~61_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~61_combout\ & ((\inst8|dataOut[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~61_combout\,
	datac => \inst4|inst2|output[28][0]~173_combout\,
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[28][4]~combout\);

-- Location: FF_X30_Y23_N1
\inst4|inst7|GEN_REG:28:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(4));

-- Location: LCCOMB_X32_Y22_N2
\inst4|inst6|output[12][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~62_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[12][0]~174_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[12][0]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~62_combout\,
	datad => \inst4|inst2|output[12][0]~174_combout\,
	combout => \inst4|inst6|output[12][4]~combout\);

-- Location: FF_X32_Y22_N3
\inst4|inst7|GEN_REG:12:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(4));

-- Location: LCCOMB_X32_Y21_N20
\inst4|inst5|outputs[4]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~153_combout\ = (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\)) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(4))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~153_combout\);

-- Location: LCCOMB_X32_Y21_N6
\inst4|inst5|outputs[4]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~154_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~153_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~153_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(4)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[4]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|Q\(4),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:44:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~153_combout\,
	combout => \inst4|inst5|outputs[4]~154_combout\);

-- Location: LCCOMB_X26_Y17_N0
\inst4|inst6|output[52][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][4]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][4]~combout\);

-- Location: FF_X26_Y17_N1
\inst4|inst7|GEN_REG:52:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(4));

-- Location: LCCOMB_X30_Y19_N30
\inst4|inst6|output[20][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~48_combout\) # ((\inst4|inst2|output[20][0]~160_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(4))))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst4|inst2|output[20][0]~160_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst4|inst2|output[20][0]~160_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst4|inst5|Equal0~48_combout\,
	combout => \inst4|inst6|output[20][4]~combout\);

-- Location: FF_X30_Y19_N31
\inst4|inst7|GEN_REG:20:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(4));

-- Location: LCCOMB_X25_Y17_N24
\inst4|inst6|output[4][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[4][0]~162_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~50_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~50_combout\,
	datad => \inst4|inst2|output[4][0]~162_combout\,
	combout => \inst4|inst6|output[4][4]~combout\);

-- Location: FF_X25_Y17_N25
\inst4|inst7|GEN_REG:4:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(4));

-- Location: LCCOMB_X28_Y17_N22
\inst4|inst6|output[36][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[36][0]~161_combout\) # ((\inst4|inst5|Equal0~49_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~49_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~49_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[36][0]~161_combout\,
	combout => \inst4|inst6|output[36][4]~combout\);

-- Location: FF_X28_Y17_N23
\inst4|inst7|GEN_REG:36:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(4));

-- Location: LCCOMB_X27_Y18_N0
\inst4|inst5|outputs[4]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~146_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(4)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:36:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~146_combout\);

-- Location: LCCOMB_X27_Y18_N2
\inst4|inst5|outputs[4]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~147_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[4]~146_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~146_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(4)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[4]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:20:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~146_combout\,
	combout => \inst4|inst5|outputs[4]~147_combout\);

-- Location: LCCOMB_X27_Y18_N30
\inst4|inst5|outputs[4]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~155_combout\ = (\inst4|inst5|outputs[4]~152_combout\ & ((\inst4|inst5|outputs[4]~154_combout\) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[4]~152_combout\ & (((\inst5|Mux20~combout\ & 
-- \inst4|inst5|outputs[4]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[4]~152_combout\,
	datab => \inst4|inst5|outputs[4]~154_combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[4]~147_combout\,
	combout => \inst4|inst5|outputs[4]~155_combout\);

-- Location: LCCOMB_X24_Y17_N0
\inst4|inst5|outputs[4]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~156_combout\ = (\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)))) # (!\inst5|Mux22~combout\ & ((\inst5|Mux21~combout\ & (\inst4|inst5|outputs[4]~145_combout\)) # (!\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[4]~155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst4|inst5|outputs[4]~145_combout\,
	datac => \inst4|inst5|outputs[4]~155_combout\,
	datad => \inst5|Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~156_combout\);

-- Location: LCCOMB_X32_Y20_N18
\inst4|inst6|output[49][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~43_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[49][0]~155_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[49][0]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst4|inst2|output[49][0]~155_combout\,
	combout => \inst4|inst6|output[49][4]~combout\);

-- Location: FF_X32_Y20_N19
\inst4|inst7|GEN_REG:49:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(4));

-- Location: LCCOMB_X28_Y19_N16
\inst4|inst6|output[33][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[33][0]~152_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~40_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~40_combout\,
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][4]~combout\);

-- Location: FF_X28_Y19_N17
\inst4|inst7|GEN_REG:33:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(4));

-- Location: LCCOMB_X29_Y17_N2
\inst4|inst6|output[1][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[1][0]~154_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~42_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst2|output[1][0]~154_combout\,
	datad => \inst4|inst5|Equal0~42_combout\,
	combout => \inst4|inst6|output[1][4]~combout\);

-- Location: FF_X29_Y17_N3
\inst4|inst7|GEN_REG:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(4));

-- Location: LCCOMB_X29_Y17_N24
\inst4|inst6|output[17][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][4]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst4|inst2|output[17][0]~153_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(4))))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (\inst4|inst2|output[17][0]~153_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst4|inst2|output[17][0]~153_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst8|dataOut[4]~14_combout\,
	combout => \inst4|inst6|output[17][4]~combout\);

-- Location: FF_X29_Y17_N25
\inst4|inst7|GEN_REG:17:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(4));

-- Location: LCCOMB_X32_Y17_N16
\inst4|inst5|outputs[4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~130_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # (\inst4|inst7|GEN_REG:17:REGX|Q\(4))))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(4) & (!\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~130_combout\);

-- Location: LCCOMB_X32_Y17_N2
\inst4|inst5|outputs[4]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~131_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~130_combout\ & (\inst4|inst7|GEN_REG:49:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~130_combout\ & ((\inst4|inst7|GEN_REG:33:REGX|Q\(4)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:33:REGX|Q\(4),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[4]~130_combout\,
	combout => \inst4|inst5|outputs[4]~131_combout\);

-- Location: LCCOMB_X23_Y18_N22
\inst4|inst6|output[53][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[53][0]~151_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~39_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~39_combout\,
	datad => \inst4|inst2|output[53][0]~151_combout\,
	combout => \inst4|inst6|output[53][4]~combout\);

-- Location: FF_X23_Y18_N23
\inst4|inst7|GEN_REG:53:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(4));

-- Location: LCCOMB_X28_Y17_N24
\inst4|inst6|output[37][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~36_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[37][0]~148_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[37][0]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~36_combout\,
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][4]~combout\);

-- Location: FF_X28_Y17_N25
\inst4|inst7|GEN_REG:37:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(4));

-- Location: LCCOMB_X23_Y17_N2
\inst4|inst6|output[21][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][4]~combout\ = (\inst4|inst5|Equal0~37_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst4|inst5|Equal0~37_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~37_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][4]~combout\);

-- Location: FF_X23_Y17_N3
\inst4|inst7|GEN_REG:21:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(4));

-- Location: LCCOMB_X25_Y17_N10
\inst4|inst6|output[5][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[5][0]~150_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~38_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~38_combout\,
	datad => \inst4|inst2|output[5][0]~150_combout\,
	combout => \inst4|inst6|output[5][4]~combout\);

-- Location: FF_X25_Y17_N11
\inst4|inst7|GEN_REG:5:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(4));

-- Location: LCCOMB_X32_Y17_N20
\inst4|inst5|outputs[4]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~128_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(4)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:5:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(4),
	combout => \inst4|inst5|outputs[4]~128_combout\);

-- Location: LCCOMB_X32_Y17_N14
\inst4|inst5|outputs[4]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~129_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[4]~128_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~128_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(4)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[4]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:37:REGX|Q\(4),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[4]~128_combout\,
	combout => \inst4|inst5|outputs[4]~129_combout\);

-- Location: LCCOMB_X32_Y17_N28
\inst4|inst5|outputs[4]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~132_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~129_combout\))) # (!\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[4]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[4]~131_combout\,
	datac => \inst4|inst5|outputs[4]~129_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[4]~132_combout\);

-- Location: LCCOMB_X30_Y21_N6
\inst4|inst6|output[61][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~47_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[61][0]~159_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[61][0]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~47_combout\,
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][4]~combout\);

-- Location: FF_X30_Y21_N7
\inst4|inst7|GEN_REG:61:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(4));

-- Location: LCCOMB_X31_Y23_N16
\inst4|inst6|output[29][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~44_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[29][0]~156_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[29][0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~44_combout\,
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][4]~combout\);

-- Location: FF_X31_Y23_N17
\inst4|inst7|GEN_REG:29:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(4));

-- Location: LCCOMB_X32_Y19_N28
\inst4|inst6|output[13][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~46_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[13][0]~158_combout\)))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[13][0]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst4|inst5|Equal0~46_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][4]~combout\);

-- Location: FF_X32_Y19_N29
\inst4|inst7|GEN_REG:13:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(4));

-- Location: LCCOMB_X31_Y20_N6
\inst4|inst6|output[45][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[45][0]~157_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~45_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst2|output[45][0]~157_combout\,
	datad => \inst4|inst5|Equal0~45_combout\,
	combout => \inst4|inst6|output[45][4]~combout\);

-- Location: FF_X31_Y20_N7
\inst4|inst7|GEN_REG:45:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(4));

-- Location: LCCOMB_X32_Y21_N24
\inst4|inst5|outputs[4]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~133_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:45:REGX|Q\(4)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:13:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:45:REGX|Q\(4),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[4]~133_combout\);

-- Location: LCCOMB_X32_Y21_N18
\inst4|inst5|outputs[4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~134_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[4]~133_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~133_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(4)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[4]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~133_combout\,
	combout => \inst4|inst5|outputs[4]~134_combout\);

-- Location: LCCOMB_X28_Y18_N18
\inst4|inst6|output[57][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][4]~combout\ = (\inst8|dataOut[4]~14_combout\ & ((\inst4|inst5|Equal0~35_combout\) # ((\inst4|inst2|output[57][0]~147_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(4))))) # (!\inst8|dataOut[4]~14_combout\ & 
-- (\inst4|inst2|output[57][0]~147_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[4]~14_combout\,
	datab => \inst4|inst2|output[57][0]~147_combout\,
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst4|inst6|output[57][4]~combout\);

-- Location: FF_X28_Y18_N19
\inst4|inst7|GEN_REG:57:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(4));

-- Location: LCCOMB_X24_Y18_N22
\inst4|inst6|output[25][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[25][0]~144_combout\) # ((\inst4|inst5|Equal0~32_combout\ & \inst8|dataOut[4]~14_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst4|inst5|Equal0~32_combout\ & (\inst8|dataOut[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst4|inst5|Equal0~32_combout\,
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][4]~combout\);

-- Location: FF_X24_Y18_N23
\inst4|inst7|GEN_REG:25:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(4));

-- Location: LCCOMB_X26_Y18_N18
\inst4|inst6|output[41][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][4]~combout\ = (\inst4|inst5|Equal0~33_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst4|inst5|Equal0~33_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~33_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][4]~combout\);

-- Location: FF_X26_Y18_N19
\inst4|inst7|GEN_REG:41:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(4));

-- Location: LCCOMB_X29_Y19_N28
\inst4|inst6|output[9][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][4]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[9][0]~146_combout\) # ((\inst8|dataOut[4]~14_combout\ & \inst4|inst5|Equal0~34_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(4) & (\inst8|dataOut[4]~14_combout\ & (\inst4|inst5|Equal0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datab => \inst8|dataOut[4]~14_combout\,
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst4|inst2|output[9][0]~146_combout\,
	combout => \inst4|inst6|output[9][4]~combout\);

-- Location: FF_X29_Y19_N29
\inst4|inst7|GEN_REG:9:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(4));

-- Location: LCCOMB_X32_Y17_N0
\inst4|inst5|outputs[4]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~126_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(4)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((\inst4|inst7|GEN_REG:9:REGX|Q\(4) & !\inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:41:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(4),
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[4]~126_combout\);

-- Location: LCCOMB_X32_Y17_N18
\inst4|inst5|outputs[4]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~127_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[4]~126_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(4))) # (!\inst4|inst5|outputs[4]~126_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(4)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[4]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|Q\(4),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:25:REGX|Q\(4),
	datad => \inst4|inst5|outputs[4]~126_combout\,
	combout => \inst4|inst5|outputs[4]~127_combout\);

-- Location: LCCOMB_X32_Y17_N22
\inst4|inst5|outputs[4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~135_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[4]~132_combout\ & (\inst4|inst5|outputs[4]~134_combout\)) # (!\inst4|inst5|outputs[4]~132_combout\ & ((\inst4|inst5|outputs[4]~127_combout\))))) # 
-- (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[4]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[4]~132_combout\,
	datac => \inst4|inst5|outputs[4]~134_combout\,
	datad => \inst4|inst5|outputs[4]~127_combout\,
	combout => \inst4|inst5|outputs[4]~135_combout\);

-- Location: LCCOMB_X24_Y17_N4
\inst4|inst5|outputs[4]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~167_combout\ = (\inst4|inst5|outputs[4]~156_combout\ & ((\inst4|inst5|outputs[4]~166_combout\) # ((!\inst5|Mux22~combout\)))) # (!\inst4|inst5|outputs[4]~156_combout\ & (((\inst4|inst5|outputs[4]~135_combout\ & 
-- \inst5|Mux22~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[4]~166_combout\,
	datab => \inst4|inst5|outputs[4]~156_combout\,
	datac => \inst4|inst5|outputs[4]~135_combout\,
	datad => \inst5|Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~167_combout\);

-- Location: LCCOMB_X19_Y22_N0
\inst1|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~35_combout\ = (\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[4]~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datab => \inst5|Mux26~0_combout\,
	datad => \inst4|inst5|outputs[4]~167_combout\,
	combout => \inst1|Add1~35_combout\);

-- Location: LCCOMB_X19_Y23_N16
\inst1|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~50_combout\ = (\inst4|inst4|outputs[4]~167_combout\ & ((\inst1|Add1~35_combout\ & (\inst1|Add1~49\ & VCC)) # (!\inst1|Add1~35_combout\ & (!\inst1|Add1~49\)))) # (!\inst4|inst4|outputs[4]~167_combout\ & ((\inst1|Add1~35_combout\ & 
-- (!\inst1|Add1~49\)) # (!\inst1|Add1~35_combout\ & ((\inst1|Add1~49\) # (GND)))))
-- \inst1|Add1~51\ = CARRY((\inst4|inst4|outputs[4]~167_combout\ & (!\inst1|Add1~35_combout\ & !\inst1|Add1~49\)) # (!\inst4|inst4|outputs[4]~167_combout\ & ((!\inst1|Add1~49\) # (!\inst1|Add1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~167_combout\,
	datab => \inst1|Add1~35_combout\,
	datad => VCC,
	cin => \inst1|Add1~49\,
	combout => \inst1|Add1~50_combout\,
	cout => \inst1|Add1~51\);

-- Location: LCCOMB_X19_Y22_N12
\inst1|Add1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~81_combout\ = (\inst1|Add1~50_combout\ & ((\inst5|Mux27~0_combout\ & (\inst5|Mux26~0_combout\ $ (\inst5|Mux28~0_combout\))) # (!\inst5|Mux27~0_combout\ & (\inst5|Mux26~0_combout\ & \inst5|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datab => \inst1|Add1~50_combout\,
	datac => \inst5|Mux26~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~81_combout\);

-- Location: LCCOMB_X19_Y22_N28
\inst1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[4]~167_combout\ & ((\inst4|inst5|outputs[4]~167_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~167_combout\,
	datab => \inst4|inst5|outputs[4]~167_combout\,
	datac => \inst1|Mux4~2_combout\,
	datad => \inst1|Mux4~3_combout\,
	combout => \inst1|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y22_N22
\inst1|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux3~1_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux3~0_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[4]~167_combout\ $ (((\inst4|inst5|outputs[4]~167_combout\) # (!\inst1|Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~6_combout\,
	datab => \inst4|inst5|outputs[4]~167_combout\,
	datac => \inst4|inst4|outputs[4]~167_combout\,
	datad => \inst1|Mux3~0_combout\,
	combout => \inst1|Mux3~1_combout\);

-- Location: LCCOMB_X19_Y22_N6
\inst1|Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~82_combout\ = (\inst1|Mux3~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst1|Mux3~1_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~82_combout\);

-- Location: LCCOMB_X19_Y22_N24
\inst1|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~65_combout\ = (\inst1|Add1~82_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst5|outputs[4]~167_combout\) # (\inst4|inst4|outputs[4]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~82_combout\,
	datab => \inst4|inst5|outputs[4]~167_combout\,
	datac => \inst4|inst4|outputs[4]~167_combout\,
	datad => \inst1|Add1~58_combout\,
	combout => \inst1|Add1~65_combout\);

-- Location: LCCOMB_X16_Y19_N22
\rtl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = LCELL((\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~4_combout\ & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(0),
	datac => \inst10|outputmux|Equal0~4_combout\,
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \rtl~0_combout\);

-- Location: IOIBUF_X0_Y23_N15
\PORT1IN[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(12),
	o => \PORT1IN[12]~input_o\);

-- Location: FF_X20_Y23_N11
\inst10|GEN_REG_sIn:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[12]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(4));

-- Location: LCCOMB_X17_Y20_N30
\inst10|outputmux|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~0_combout\ = (!\inst8|addressStorage|Q\(4) & (!\inst8|addressStorage|Q\(6) & (!\inst8|addressStorage|Q\(7) & !\inst8|addressStorage|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(4),
	datab => \inst8|addressStorage|Q\(6),
	datac => \inst8|addressStorage|Q\(7),
	datad => \inst8|addressStorage|Q\(5),
	combout => \inst10|outputmux|Equal0~0_combout\);

-- Location: IOIBUF_X25_Y34_N8
\PORT1IN[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(4),
	o => \PORT1IN[4]~input_o\);

-- Location: FF_X20_Y20_N27
\inst10|GEN_REG_sIn:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(4));

-- Location: LCCOMB_X20_Y20_N26
\inst8|dataOut[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[4]~11_combout\ = (!\inst8|addressStorage|Q\(0) & (\inst10|GEN_REG_sIn:0:REGX|Q\(4) & \inst10|outputmux|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(0),
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(4),
	datad => \inst10|outputmux|Equal0~4_combout\,
	combout => \inst8|dataOut[4]~11_combout\);

-- Location: LCCOMB_X16_Y19_N18
\inst10|outputmux|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~1_combout\ = (!\inst8|addressStorage|Q\(9) & (!\inst8|addressStorage|Q\(10) & (!\inst8|addressStorage|Q\(8) & !\inst8|addressStorage|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(9),
	datab => \inst8|addressStorage|Q\(10),
	datac => \inst8|addressStorage|Q\(8),
	datad => \inst8|addressStorage|Q\(11),
	combout => \inst10|outputmux|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y19_N2
\inst8|dataOut[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[4]~12_combout\ = (\inst10|outputmux|Equal0~0_combout\ & (\inst8|dataOut[4]~11_combout\ & (\inst10|outputmux|Equal0~2_combout\ & \inst10|outputmux|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|outputmux|Equal0~0_combout\,
	datab => \inst8|dataOut[4]~11_combout\,
	datac => \inst10|outputmux|Equal0~2_combout\,
	datad => \inst10|outputmux|Equal0~1_combout\,
	combout => \inst8|dataOut[4]~12_combout\);

-- Location: LCCOMB_X20_Y23_N10
\inst8|dataOut[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[4]~13_combout\ = (\inst8|dataOut[7]~1_combout\ & ((\inst8|dataOut[4]~12_combout\) # ((\rtl~0_combout\ & \inst10|GEN_REG_sIn:1:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~1_combout\,
	datab => \rtl~0_combout\,
	datac => \inst10|GEN_REG_sIn:1:REGX|Q\(4),
	datad => \inst8|dataOut[4]~12_combout\,
	combout => \inst8|dataOut[4]~13_combout\);

-- Location: LCCOMB_X19_Y22_N30
\inst8|dataOut[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[4]~14_combout\ = (\inst8|dataOut[4]~13_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~81_combout\) # (\inst1|Add1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~81_combout\,
	datab => \inst1|Add1~65_combout\,
	datac => \inst8|dataOut[4]~13_combout\,
	datad => \inst5|Mux25~0_combout\,
	combout => \inst8|dataOut[4]~14_combout\);

-- Location: LCCOMB_X26_Y22_N24
\inst4|inst6|output[43][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][4]~combout\ = (\inst4|inst5|Equal0~64_combout\ & ((\inst8|dataOut[4]~14_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(4) & \inst4|inst2|output[43][0]~176_combout\)))) # (!\inst4|inst5|Equal0~64_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(4) & ((\inst4|inst2|output[43][0]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~64_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst8|dataOut[4]~14_combout\,
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][4]~combout\);

-- Location: FF_X26_Y22_N25
\inst4|inst7|GEN_REG:43:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][4]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(4));

-- Location: LCCOMB_X24_Y24_N0
\inst4|inst4|outputs[4]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~157_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(4)) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((\inst4|inst7|GEN_REG:35:REGX|Q\(4) & !\inst5|Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:39:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(4),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[4]~157_combout\);

-- Location: LCCOMB_X24_Y24_N16
\inst4|inst4|outputs[4]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~158_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[4]~157_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(4)))) # (!\inst4|inst4|outputs[4]~157_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(4))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[4]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:47:REGX|Q\(4),
	datad => \inst4|inst4|outputs[4]~157_combout\,
	combout => \inst4|inst4|outputs[4]~158_combout\);

-- Location: LCCOMB_X24_Y24_N4
\inst4|inst4|outputs[4]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~161_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:11:REGX|Q\(4))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(4),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[4]~161_combout\);

-- Location: LCCOMB_X24_Y24_N24
\inst4|inst4|outputs[4]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~162_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~161_combout\ & (\inst4|inst7|GEN_REG:15:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~161_combout\ & ((\inst4|inst7|GEN_REG:7:REGX|Q\(4)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[4]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:15:REGX|Q\(4),
	datac => \inst4|inst4|outputs[4]~161_combout\,
	datad => \inst4|inst7|GEN_REG:7:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~162_combout\);

-- Location: LCCOMB_X24_Y16_N10
\inst4|inst4|outputs[4]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~159_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(4)) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((\inst4|inst7|GEN_REG:19:REGX|Q\(4) & !\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:27:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:19:REGX|Q\(4),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[4]~159_combout\);

-- Location: LCCOMB_X24_Y16_N12
\inst4|inst4|outputs[4]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~160_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~159_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(4)))) # (!\inst4|inst4|outputs[4]~159_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(4))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[4]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(4),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[4]~159_combout\,
	combout => \inst4|inst4|outputs[4]~160_combout\);

-- Location: LCCOMB_X24_Y24_N14
\inst4|inst4|outputs[4]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~163_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # (\inst4|inst4|outputs[4]~160_combout\)))) # (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[4]~162_combout\ & (!\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[4]~162_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[4]~160_combout\,
	combout => \inst4|inst4|outputs[4]~163_combout\);

-- Location: LCCOMB_X25_Y22_N8
\inst4|inst4|outputs[4]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~164_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(4)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|Q\(4),
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~164_combout\);

-- Location: LCCOMB_X25_Y22_N2
\inst4|inst4|outputs[4]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~165_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[4]~164_combout\ & ((\inst4|inst7|GEN_REG:63:REGX|Q\(4)))) # (!\inst4|inst4|outputs[4]~164_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(4))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[4]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|Q\(4),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[4]~164_combout\,
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~165_combout\);

-- Location: LCCOMB_X24_Y24_N12
\inst4|inst4|outputs[4]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~166_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[4]~163_combout\ & ((\inst4|inst4|outputs[4]~165_combout\))) # (!\inst4|inst4|outputs[4]~163_combout\ & (\inst4|inst4|outputs[4]~158_combout\)))) # 
-- (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[4]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[4]~158_combout\,
	datac => \inst4|inst4|outputs[4]~163_combout\,
	datad => \inst4|inst4|outputs[4]~165_combout\,
	combout => \inst4|inst4|outputs[4]~166_combout\);

-- Location: LCCOMB_X32_Y17_N8
\inst4|inst4|outputs[4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~130_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(4)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|Q\(4),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~130_combout\);

-- Location: LCCOMB_X32_Y17_N26
\inst4|inst4|outputs[4]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~131_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[4]~130_combout\ & (\inst4|inst7|GEN_REG:49:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~130_combout\ & ((\inst4|inst7|GEN_REG:33:REGX|Q\(4)))))) # (!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[4]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[4]~130_combout\,
	datac => \inst4|inst7|GEN_REG:49:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:33:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~131_combout\);

-- Location: LCCOMB_X32_Y17_N12
\inst4|inst4|outputs[4]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~128_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:21:REGX|Q\(4))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:5:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|Q\(4),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~128_combout\);

-- Location: LCCOMB_X32_Y17_N6
\inst4|inst4|outputs[4]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~129_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[4]~128_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~128_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(4)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[4]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:37:REGX|Q\(4),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[4]~128_combout\,
	combout => \inst4|inst4|outputs[4]~129_combout\);

-- Location: LCCOMB_X32_Y17_N4
\inst4|inst4|outputs[4]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~132_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[4]~129_combout\)))) # (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[4]~131_combout\ & (!\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~131_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[4]~129_combout\,
	combout => \inst4|inst4|outputs[4]~132_combout\);

-- Location: LCCOMB_X32_Y21_N16
\inst4|inst4|outputs[4]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~133_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:45:REGX|Q\(4))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:45:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~133_combout\);

-- Location: LCCOMB_X32_Y21_N10
\inst4|inst4|outputs[4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~134_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~133_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~133_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(4)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[4]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(4),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(4),
	datad => \inst4|inst4|outputs[4]~133_combout\,
	combout => \inst4|inst4|outputs[4]~134_combout\);

-- Location: LCCOMB_X32_Y17_N24
\inst4|inst4|outputs[4]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~126_combout\ = (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\)) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(4)))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:41:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~126_combout\);

-- Location: LCCOMB_X32_Y17_N10
\inst4|inst4|outputs[4]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~127_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~126_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~126_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(4)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[4]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:25:REGX|Q\(4),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[4]~126_combout\,
	combout => \inst4|inst4|outputs[4]~127_combout\);

-- Location: LCCOMB_X32_Y17_N30
\inst4|inst4|outputs[4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~135_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[4]~132_combout\ & (\inst4|inst4|outputs[4]~134_combout\)) # (!\inst4|inst4|outputs[4]~132_combout\ & ((\inst4|inst4|outputs[4]~127_combout\))))) # 
-- (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[4]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[4]~132_combout\,
	datac => \inst4|inst4|outputs[4]~134_combout\,
	datad => \inst4|inst4|outputs[4]~127_combout\,
	combout => \inst4|inst4|outputs[4]~135_combout\);

-- Location: LCCOMB_X20_Y18_N18
\inst4|inst4|outputs[4]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~138_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:42:REGX|Q\(4))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|Q\(4),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~138_combout\);

-- Location: LCCOMB_X20_Y18_N12
\inst4|inst4|outputs[4]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~139_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~138_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~138_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(4)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[4]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(4),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[4]~138_combout\,
	combout => \inst4|inst4|outputs[4]~139_combout\);

-- Location: LCCOMB_X21_Y22_N26
\inst4|inst4|outputs[4]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~140_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(4)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:2:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:6:REGX|Q\(4),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[4]~140_combout\);

-- Location: LCCOMB_X24_Y17_N20
\inst4|inst4|outputs[4]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~141_combout\ = (\inst4|inst4|outputs[4]~140_combout\ & (((\inst4|inst7|GEN_REG:14:REGX|Q\(4)) # (!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[4]~140_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(4) & (\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|Q\(4),
	datab => \inst4|inst4|outputs[4]~140_combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:14:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~141_combout\);

-- Location: LCCOMB_X24_Y17_N30
\inst4|inst4|outputs[4]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~142_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[4]~139_combout\) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[4]~141_combout\ & !\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~139_combout\,
	datab => \inst4|inst4|outputs[4]~141_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~142_combout\);

-- Location: LCCOMB_X34_Y22_N18
\inst4|inst4|outputs[4]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~143_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(4)) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\ & \inst4|inst7|GEN_REG:50:REGX|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(4),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~143_combout\);

-- Location: LCCOMB_X24_Y17_N16
\inst4|inst4|outputs[4]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~144_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~143_combout\ & (\inst4|inst7|GEN_REG:62:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~143_combout\ & ((\inst4|inst7|GEN_REG:54:REGX|Q\(4)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[4]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|Q\(4),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:54:REGX|Q\(4),
	datad => \inst4|inst4|outputs[4]~143_combout\,
	combout => \inst4|inst4|outputs[4]~144_combout\);

-- Location: LCCOMB_X24_Y17_N24
\inst4|inst4|outputs[4]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~136_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:22:REGX|Q\(4))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:18:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~136_combout\);

-- Location: LCCOMB_X24_Y17_N2
\inst4|inst4|outputs[4]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~137_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[4]~136_combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~136_combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(4)))))) # (!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[4]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[4]~136_combout\,
	datac => \inst4|inst7|GEN_REG:30:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~137_combout\);

-- Location: LCCOMB_X24_Y17_N18
\inst4|inst4|outputs[4]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~145_combout\ = (\inst4|inst4|outputs[4]~142_combout\ & ((\inst4|inst4|outputs[4]~144_combout\) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[4]~142_combout\ & (((\inst5|Mux12~combout\ & 
-- \inst4|inst4|outputs[4]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~142_combout\,
	datab => \inst4|inst4|outputs[4]~144_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[4]~137_combout\,
	combout => \inst4|inst4|outputs[4]~145_combout\);

-- Location: LCCOMB_X27_Y18_N24
\inst4|inst4|outputs[4]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~146_combout\ = (\inst5|Mux11~combout\ & (((\inst4|inst7|GEN_REG:36:REGX|Q\(4)) # (\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(4) & ((!\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|Q\(4),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:36:REGX|Q\(4),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~146_combout\);

-- Location: LCCOMB_X27_Y18_N10
\inst4|inst4|outputs[4]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~147_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~146_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~146_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(4)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[4]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(4),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:20:REGX|Q\(4),
	datad => \inst4|inst4|outputs[4]~146_combout\,
	combout => \inst4|inst4|outputs[4]~147_combout\);

-- Location: LCCOMB_X32_Y21_N12
\inst4|inst4|outputs[4]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~153_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(4))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(4),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~153_combout\);

-- Location: LCCOMB_X32_Y21_N30
\inst4|inst4|outputs[4]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~154_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[4]~153_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(4))) # (!\inst4|inst4|outputs[4]~153_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(4)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[4]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:60:REGX|Q\(4),
	datac => \inst4|inst7|GEN_REG:44:REGX|Q\(4),
	datad => \inst4|inst4|outputs[4]~153_combout\,
	combout => \inst4|inst4|outputs[4]~154_combout\);

-- Location: LCCOMB_X27_Y18_N8
\inst4|inst4|outputs[4]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~150_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(4))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|Q\(4),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~150_combout\);

-- Location: LCCOMB_X27_Y18_N26
\inst4|inst4|outputs[4]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~151_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~150_combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(4)))) # (!\inst4|inst4|outputs[4]~150_combout\ & (\inst4|inst7|GEN_REG:16:REGX|Q\(4))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[4]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|Q\(4),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[4]~150_combout\,
	datad => \inst4|inst7|GEN_REG:48:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~151_combout\);

-- Location: LCCOMB_X27_Y18_N20
\inst4|inst4|outputs[4]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~148_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:24:REGX|Q\(4))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|Q\(4),
	datab => \inst4|inst7|GEN_REG:8:REGX|Q\(4),
	datac => \inst5|Mux11~combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~148_combout\);

-- Location: LCCOMB_X27_Y18_N6
\inst4|inst4|outputs[4]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~149_combout\ = (\inst4|inst4|outputs[4]~148_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(4)) # (!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[4]~148_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(4) & (\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|Q\(4),
	datab => \inst4|inst4|outputs[4]~148_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(4),
	combout => \inst4|inst4|outputs[4]~149_combout\);

-- Location: LCCOMB_X27_Y18_N28
\inst4|inst4|outputs[4]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~152_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\) # (\inst4|inst4|outputs[4]~149_combout\)))) # (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[4]~151_combout\ & (!\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~151_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[4]~149_combout\,
	combout => \inst4|inst4|outputs[4]~152_combout\);

-- Location: LCCOMB_X27_Y18_N14
\inst4|inst4|outputs[4]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~155_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~152_combout\ & ((\inst4|inst4|outputs[4]~154_combout\))) # (!\inst4|inst4|outputs[4]~152_combout\ & (\inst4|inst4|outputs[4]~147_combout\)))) # 
-- (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[4]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~147_combout\,
	datab => \inst4|inst4|outputs[4]~154_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[4]~152_combout\,
	combout => \inst4|inst4|outputs[4]~155_combout\);

-- Location: LCCOMB_X24_Y24_N26
\inst4|inst4|outputs[4]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~156_combout\ = (\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)))) # (!\inst5|Mux16~combout\ & ((\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~145_combout\)) # (!\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[4]~155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|outputs[4]~145_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|outputs[4]~155_combout\,
	combout => \inst4|inst4|outputs[4]~156_combout\);

-- Location: LCCOMB_X24_Y24_N30
\inst4|inst4|outputs[4]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~167_combout\ = (\inst4|inst4|outputs[4]~156_combout\ & ((\inst4|inst4|outputs[4]~166_combout\) # ((!\inst5|Mux16~combout\)))) # (!\inst4|inst4|outputs[4]~156_combout\ & (((\inst4|inst4|outputs[4]~135_combout\ & 
-- \inst5|Mux16~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[4]~166_combout\,
	datab => \inst4|inst4|outputs[4]~135_combout\,
	datac => \inst4|inst4|outputs[4]~156_combout\,
	datad => \inst5|Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~167_combout\);

-- Location: FF_X17_Y19_N9
\inst8|AddressR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[4]~24_combout\,
	asdata => \inst4|inst4|outputs[4]~167_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(4));

-- Location: FF_X17_Y20_N27
\inst8|addressStorage|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(4));

-- Location: LCCOMB_X17_Y19_N10
\inst8|AddressR[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[5]~26_combout\ = (\inst8|addressStorage|Q\(5) & (!\inst8|AddressR[4]~25\)) # (!\inst8|addressStorage|Q\(5) & ((\inst8|AddressR[4]~25\) # (GND)))
-- \inst8|AddressR[5]~27\ = CARRY((!\inst8|AddressR[4]~25\) # (!\inst8|addressStorage|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(5),
	datad => VCC,
	cin => \inst8|AddressR[4]~25\,
	combout => \inst8|AddressR[5]~26_combout\,
	cout => \inst8|AddressR[5]~27\);

-- Location: FF_X17_Y19_N11
\inst8|AddressR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[5]~26_combout\,
	asdata => \inst4|inst4|outputs[5]~125_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(5));

-- Location: FF_X17_Y20_N25
\inst8|addressStorage|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(5));

-- Location: LCCOMB_X17_Y19_N12
\inst8|AddressR[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[6]~28_combout\ = (\inst8|addressStorage|Q\(6) & (\inst8|AddressR[5]~27\ $ (GND))) # (!\inst8|addressStorage|Q\(6) & (!\inst8|AddressR[5]~27\ & VCC))
-- \inst8|AddressR[6]~29\ = CARRY((\inst8|addressStorage|Q\(6) & !\inst8|AddressR[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(6),
	datad => VCC,
	cin => \inst8|AddressR[5]~27\,
	combout => \inst8|AddressR[6]~28_combout\,
	cout => \inst8|AddressR[6]~29\);

-- Location: FF_X17_Y19_N13
\inst8|AddressR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[6]~28_combout\,
	asdata => \inst4|inst4|outputs[6]~83_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(6));

-- Location: FF_X17_Y20_N21
\inst8|addressStorage|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(6));

-- Location: LCCOMB_X17_Y19_N14
\inst8|AddressR[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[7]~30_combout\ = (\inst8|addressStorage|Q\(7) & (!\inst8|AddressR[6]~29\)) # (!\inst8|addressStorage|Q\(7) & ((\inst8|AddressR[6]~29\) # (GND)))
-- \inst8|AddressR[7]~31\ = CARRY((!\inst8|AddressR[6]~29\) # (!\inst8|addressStorage|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(7),
	datad => VCC,
	cin => \inst8|AddressR[6]~29\,
	combout => \inst8|AddressR[7]~30_combout\,
	cout => \inst8|AddressR[7]~31\);

-- Location: LCCOMB_X25_Y23_N12
\inst4|inst6|output[59][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~76_combout\) # ((\inst4|inst2|output[59][0]~188_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst4|inst2|output[59][0]~188_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst2|output[59][0]~188_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst5|Equal0~76_combout\,
	combout => \inst4|inst6|output[59][7]~combout\);

-- Location: FF_X25_Y23_N13
\inst4|inst7|GEN_REG:59:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(7));

-- Location: LCCOMB_X27_Y24_N22
\inst4|inst6|output[63][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~79_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[63][0]~191_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[63][0]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~79_combout\,
	datad => \inst4|inst2|output[63][0]~191_combout\,
	combout => \inst4|inst6|output[63][7]~combout\);

-- Location: FF_X27_Y24_N23
\inst4|inst7|GEN_REG:63:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(7));

-- Location: LCCOMB_X27_Y22_N2
\inst4|inst6|output[55][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~77_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[55][0]~189_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[55][0]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[55][0]~189_combout\,
	datad => \inst4|inst5|Equal0~77_combout\,
	combout => \inst4|inst6|output[55][7]~combout\);

-- Location: FF_X27_Y22_N3
\inst4|inst7|GEN_REG:55:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(7));

-- Location: LCCOMB_X29_Y22_N6
\inst4|inst6|output[51][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~78_combout\) # ((\inst4|inst2|output[51][0]~190_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst4|inst2|output[51][0]~190_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[51][7]~combout\);

-- Location: FF_X29_Y22_N7
\inst4|inst7|GEN_REG:51:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(7));

-- Location: LCCOMB_X21_Y24_N16
\inst4|inst5|outputs[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~38_combout\ = (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\)) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:55:REGX|Q\(7))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:55:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~38_combout\);

-- Location: LCCOMB_X21_Y24_N26
\inst4|inst5|outputs[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~39_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[7]~38_combout\ & ((\inst4|inst7|GEN_REG:63:REGX|Q\(7)))) # (!\inst4|inst5|outputs[7]~38_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(7))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[7]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:59:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:63:REGX|Q\(7),
	datad => \inst4|inst5|outputs[7]~38_combout\,
	combout => \inst4|inst5|outputs[7]~39_combout\);

-- Location: LCCOMB_X24_Y16_N24
\inst4|inst6|output[23][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][7]~combout\ = (\inst4|inst5|Equal0~68_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[23][0]~180_combout\)))) # (!\inst4|inst5|Equal0~68_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[23][0]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~68_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[23][0]~180_combout\,
	combout => \inst4|inst6|output[23][7]~combout\);

-- Location: FF_X24_Y16_N25
\inst4|inst7|GEN_REG:23:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(7));

-- Location: LCCOMB_X26_Y23_N26
\inst4|inst6|output[31][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~71_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[31][0]~183_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[31][0]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~71_combout\,
	datad => \inst4|inst2|output[31][0]~183_combout\,
	combout => \inst4|inst6|output[31][7]~combout\);

-- Location: FF_X26_Y23_N27
\inst4|inst7|GEN_REG:31:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(7));

-- Location: LCCOMB_X23_Y17_N16
\inst4|inst6|output[27][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[27][0]~181_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~69_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst4|inst2|output[27][0]~181_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst5|Equal0~69_combout\,
	combout => \inst4|inst6|output[27][7]~combout\);

-- Location: FF_X23_Y17_N17
\inst4|inst7|GEN_REG:27:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(7));

-- Location: LCCOMB_X21_Y16_N16
\inst4|inst6|output[19][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][7]~combout\ = (\inst4|inst5|Equal0~70_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst4|inst2|output[19][0]~182_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst4|inst5|Equal0~70_combout\ & 
-- (((\inst4|inst2|output[19][0]~182_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~70_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[19][7]~combout\);

-- Location: FF_X21_Y16_N17
\inst4|inst7|GEN_REG:19:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(7));

-- Location: LCCOMB_X21_Y16_N14
\inst4|inst5|outputs[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~33_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(7)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:19:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|Q\(7),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:19:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~33_combout\);

-- Location: LCCOMB_X21_Y16_N0
\inst4|inst5|outputs[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~34_combout\ = (\inst4|inst5|outputs[7]~33_combout\ & (((\inst4|inst7|GEN_REG:31:REGX|Q\(7)) # (!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[7]~33_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(7) & ((\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(7),
	datac => \inst4|inst5|outputs[7]~33_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~34_combout\);

-- Location: LCCOMB_X25_Y24_N18
\inst4|inst6|output[11][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][7]~combout\ = (\inst4|inst5|Equal0~73_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[11][0]~185_combout\)))) # (!\inst4|inst5|Equal0~73_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[11][0]~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~73_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst8|dataOut[7]~4_combout\,
	combout => \inst4|inst6|output[11][7]~combout\);

-- Location: FF_X25_Y24_N19
\inst4|inst7|GEN_REG:11:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(7));

-- Location: LCCOMB_X27_Y20_N22
\inst4|inst6|output[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[3][0]~186_combout\) # ((\inst4|inst5|Equal0~74_combout\ & \inst8|dataOut[7]~4_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst5|Equal0~74_combout\ & (\inst8|dataOut[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst4|inst5|Equal0~74_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][7]~combout\);

-- Location: FF_X27_Y20_N23
\inst4|inst7|GEN_REG:3:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(7));

-- Location: LCCOMB_X25_Y24_N2
\inst4|inst5|outputs[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~35_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:11:REGX|Q\(7))) # (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(7),
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|outputs[7]~35_combout\);

-- Location: LCCOMB_X25_Y21_N16
\inst4|inst6|output[7][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][7]~combout\ = (\inst4|inst5|Equal0~72_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[7][0]~184_combout\)))) # (!\inst4|inst5|Equal0~72_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[7][0]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~72_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[7][0]~184_combout\,
	combout => \inst4|inst6|output[7][7]~combout\);

-- Location: FF_X25_Y21_N17
\inst4|inst7|GEN_REG:7:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(7));

-- Location: LCCOMB_X16_Y17_N24
\inst4|inst6|output[15][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][7]~combout\ = (\inst4|inst5|Equal0~75_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[15][0]~187_combout\)))) # (!\inst4|inst5|Equal0~75_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[15][0]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~75_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[15][0]~187_combout\,
	combout => \inst4|inst6|output[15][7]~combout\);

-- Location: FF_X16_Y17_N25
\inst4|inst7|GEN_REG:15:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(7));

-- Location: LCCOMB_X21_Y24_N28
\inst4|inst5|outputs[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~36_combout\ = (\inst4|inst5|outputs[7]~35_combout\ & (((\inst4|inst7|GEN_REG:15:REGX|Q\(7))) # (!\inst5|Mux20~combout\))) # (!\inst4|inst5|outputs[7]~35_combout\ & (\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[7]~35_combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:7:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:15:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~36_combout\);

-- Location: LCCOMB_X21_Y24_N14
\inst4|inst5|outputs[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~37_combout\ = (\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\) # ((\inst4|inst5|outputs[7]~34_combout\)))) # (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[7]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[7]~34_combout\,
	datad => \inst4|inst5|outputs[7]~36_combout\,
	combout => \inst4|inst5|outputs[7]~37_combout\);

-- Location: LCCOMB_X25_Y25_N28
\inst4|inst6|output[47][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][7]~combout\ = (\inst4|inst5|Equal0~67_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[47][0]~179_combout\)))) # (!\inst4|inst5|Equal0~67_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[47][0]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~67_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[47][0]~179_combout\,
	combout => \inst4|inst6|output[47][7]~combout\);

-- Location: FF_X25_Y25_N29
\inst4|inst7|GEN_REG:47:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(7));

-- Location: LCCOMB_X25_Y25_N4
\inst4|inst6|output[35][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][7]~combout\ = (\inst4|inst5|Equal0~66_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[35][0]~178_combout\)))) # (!\inst4|inst5|Equal0~66_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[35][0]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~66_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][7]~combout\);

-- Location: FF_X25_Y25_N5
\inst4|inst7|GEN_REG:35:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(7));

-- Location: LCCOMB_X26_Y22_N12
\inst4|inst6|output[39][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~65_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[39][0]~177_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[39][0]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~65_combout\,
	datad => \inst4|inst2|output[39][0]~177_combout\,
	combout => \inst4|inst6|output[39][7]~combout\);

-- Location: FF_X26_Y22_N13
\inst4|inst7|GEN_REG:39:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(7));

-- Location: LCCOMB_X21_Y24_N8
\inst4|inst5|outputs[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~31_combout\ = (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\)) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(7)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~31_combout\);

-- Location: LCCOMB_X26_Y22_N20
\inst4|inst6|output[43][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~64_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[43][0]~176_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[43][0]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~64_combout\,
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][7]~combout\);

-- Location: FF_X26_Y22_N21
\inst4|inst7|GEN_REG:43:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(7));

-- Location: LCCOMB_X21_Y24_N2
\inst4|inst5|outputs[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~32_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[7]~31_combout\ & (\inst4|inst7|GEN_REG:47:REGX|Q\(7))) # (!\inst4|inst5|outputs[7]~31_combout\ & ((\inst4|inst7|GEN_REG:43:REGX|Q\(7)))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[7]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:47:REGX|Q\(7),
	datac => \inst4|inst5|outputs[7]~31_combout\,
	datad => \inst4|inst7|GEN_REG:43:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~32_combout\);

-- Location: LCCOMB_X21_Y24_N4
\inst4|inst5|outputs[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~40_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[7]~37_combout\ & (\inst4|inst5|outputs[7]~39_combout\)) # (!\inst4|inst5|outputs[7]~37_combout\ & ((\inst4|inst5|outputs[7]~32_combout\))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[7]~39_combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[7]~37_combout\,
	datad => \inst4|inst5|outputs[7]~32_combout\,
	combout => \inst4|inst5|outputs[7]~40_combout\);

-- Location: LCCOMB_X26_Y21_N8
\inst4|inst6|output[46][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][7]~combout\ = (\inst4|inst5|Equal0~15_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst4|inst2|output[46][0]~135_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst4|inst5|Equal0~15_combout\ & 
-- (((\inst4|inst2|output[46][0]~135_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~15_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst2|output[46][0]~135_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[46][7]~combout\);

-- Location: FF_X26_Y21_N9
\inst4|inst7|GEN_REG:46:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(7));

-- Location: LCCOMB_X24_Y19_N6
\inst4|inst6|output[42][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~11_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[42][0]~133_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[42][0]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~11_combout\,
	datad => \inst4|inst2|output[42][0]~133_combout\,
	combout => \inst4|inst6|output[42][7]~combout\);

-- Location: FF_X24_Y19_N7
\inst4|inst7|GEN_REG:42:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(7));

-- Location: LCCOMB_X24_Y19_N12
\inst4|inst6|output[34][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~13_combout\) # ((\inst4|inst2|output[34][0]~134_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst4|inst2|output[34][0]~134_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~13_combout\,
	datac => \inst4|inst2|output[34][0]~134_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[34][7]~combout\);

-- Location: FF_X24_Y19_N13
\inst4|inst7|GEN_REG:34:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(7));

-- Location: LCCOMB_X28_Y21_N28
\inst4|inst5|outputs[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~2_combout\ = (\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\) # ((\inst4|inst7|GEN_REG:42:REGX|Q\(7))))) # (!\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:42:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~2_combout\);

-- Location: LCCOMB_X26_Y21_N22
\inst4|inst6|output[38][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[38][0]~132_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~9_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~9_combout\,
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][7]~combout\);

-- Location: FF_X26_Y21_N23
\inst4|inst7|GEN_REG:38:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(7));

-- Location: LCCOMB_X27_Y21_N26
\inst4|inst5|outputs[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~3_combout\ = (\inst4|inst5|outputs[7]~2_combout\ & ((\inst4|inst7|GEN_REG:46:REGX|Q\(7)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[7]~2_combout\ & (((\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:38:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|Q\(7),
	datab => \inst4|inst5|outputs[7]~2_combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:38:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~3_combout\);

-- Location: LCCOMB_X23_Y21_N6
\inst4|inst6|output[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][7]~combout\ = (\inst4|inst5|Equal0~21_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[2][0]~138_combout\)))) # (!\inst4|inst5|Equal0~21_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[2][0]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~21_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[2][0]~138_combout\,
	combout => \inst4|inst6|output[2][7]~combout\);

-- Location: FF_X23_Y21_N7
\inst4|inst7|GEN_REG:2:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(7));

-- Location: LCCOMB_X23_Y21_N12
\inst4|inst6|output[6][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[6][0]~137_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~19_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~19_combout\,
	datad => \inst4|inst2|output[6][0]~137_combout\,
	combout => \inst4|inst6|output[6][7]~combout\);

-- Location: FF_X23_Y21_N13
\inst4|inst7|GEN_REG:6:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(7));

-- Location: LCCOMB_X24_Y25_N28
\inst4|inst5|outputs[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~4_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:6:REGX|Q\(7))))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(7) & (!\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:2:REGX|Q\(7),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~4_combout\);

-- Location: LCCOMB_X27_Y19_N22
\inst4|inst6|output[14][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][7]~combout\ = (\inst4|inst5|Equal0~23_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[14][0]~139_combout\)))) # (!\inst4|inst5|Equal0~23_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[14][0]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~23_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[14][0]~139_combout\,
	combout => \inst4|inst6|output[14][7]~combout\);

-- Location: FF_X27_Y19_N23
\inst4|inst7|GEN_REG:14:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(7));

-- Location: LCCOMB_X24_Y22_N8
\inst4|inst6|output[10][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~17_combout\) # ((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst4|inst2|output[10][0]~136_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~17_combout\,
	datac => \inst4|inst2|output[10][0]~136_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[10][7]~combout\);

-- Location: FF_X24_Y22_N9
\inst4|inst7|GEN_REG:10:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(7));

-- Location: LCCOMB_X24_Y25_N6
\inst4|inst5|outputs[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~5_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[7]~4_combout\ & (\inst4|inst7|GEN_REG:14:REGX|Q\(7))) # (!\inst4|inst5|outputs[7]~4_combout\ & ((\inst4|inst7|GEN_REG:10:REGX|Q\(7)))))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[7]~4_combout\,
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:10:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~5_combout\);

-- Location: LCCOMB_X24_Y25_N0
\inst4|inst5|outputs[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~6_combout\ = (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\)) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst5|outputs[7]~3_combout\)) # (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[7]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[7]~3_combout\,
	datad => \inst4|inst5|outputs[7]~5_combout\,
	combout => \inst4|inst5|outputs[7]~6_combout\);

-- Location: LCCOMB_X27_Y24_N0
\inst4|inst6|output[62][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~31_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[62][0]~143_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[62][0]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~31_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[62][0]~143_combout\,
	combout => \inst4|inst6|output[62][7]~combout\);

-- Location: FF_X27_Y24_N1
\inst4|inst7|GEN_REG:62:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(7));

-- Location: LCCOMB_X29_Y22_N28
\inst4|inst6|output[50][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~29_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[50][0]~142_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[50][0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~29_combout\,
	datad => \inst4|inst2|output[50][0]~142_combout\,
	combout => \inst4|inst6|output[50][7]~combout\);

-- Location: FF_X29_Y22_N29
\inst4|inst7|GEN_REG:50:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(7));

-- Location: LCCOMB_X29_Y23_N10
\inst4|inst6|output[58][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~27_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[58][0]~141_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[58][0]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~27_combout\,
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][7]~combout\);

-- Location: FF_X29_Y23_N11
\inst4|inst7|GEN_REG:58:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(7));

-- Location: LCCOMB_X24_Y25_N26
\inst4|inst5|outputs[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~7_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(7)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:50:REGX|Q\(7),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~7_combout\);

-- Location: LCCOMB_X28_Y22_N16
\inst4|inst6|output[54][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][7]~combout\ = (\inst4|inst2|output[54][0]~140_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst4|inst5|Equal0~25_combout\ & \inst8|dataOut[7]~4_combout\)))) # (!\inst4|inst2|output[54][0]~140_combout\ & 
-- (\inst4|inst5|Equal0~25_combout\ & (\inst8|dataOut[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[54][0]~140_combout\,
	datab => \inst4|inst5|Equal0~25_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[54][7]~combout\);

-- Location: FF_X28_Y22_N17
\inst4|inst7|GEN_REG:54:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(7));

-- Location: LCCOMB_X24_Y25_N4
\inst4|inst5|outputs[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~8_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~7_combout\ & (\inst4|inst7|GEN_REG:62:REGX|Q\(7))) # (!\inst4|inst5|outputs[7]~7_combout\ & ((\inst4|inst7|GEN_REG:54:REGX|Q\(7)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:62:REGX|Q\(7),
	datac => \inst4|inst5|outputs[7]~7_combout\,
	datad => \inst4|inst7|GEN_REG:54:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~8_combout\);

-- Location: LCCOMB_X25_Y18_N24
\inst4|inst6|output[26][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][7]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[26][0]~128_combout\)))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[26][0]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[26][0]~128_combout\,
	datad => \inst8|dataOut[7]~4_combout\,
	combout => \inst4|inst6|output[26][7]~combout\);

-- Location: FF_X25_Y18_N25
\inst4|inst7|GEN_REG:26:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(7));

-- Location: LCCOMB_X26_Y23_N28
\inst4|inst6|output[30][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~7_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[30][0]~131_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[30][0]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[30][0]~131_combout\,
	datad => \inst4|inst5|Equal0~7_combout\,
	combout => \inst4|inst6|output[30][7]~combout\);

-- Location: FF_X26_Y23_N29
\inst4|inst7|GEN_REG:30:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(7));

-- Location: LCCOMB_X27_Y23_N16
\inst4|inst6|output[22][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[22][0]~129_combout\) # ((\inst4|inst5|Equal0~3_combout\ & \inst8|dataOut[7]~4_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst5|Equal0~3_combout\ & (\inst8|dataOut[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst4|inst5|Equal0~3_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][7]~combout\);

-- Location: FF_X27_Y23_N17
\inst4|inst7|GEN_REG:22:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(7));

-- Location: LCCOMB_X26_Y17_N6
\inst4|inst6|output[18][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[18][0]~130_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~5_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~5_combout\,
	datad => \inst4|inst2|output[18][0]~130_combout\,
	combout => \inst4|inst6|output[18][7]~combout\);

-- Location: FF_X26_Y17_N7
\inst4|inst7|GEN_REG:18:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(7));

-- Location: LCCOMB_X24_Y25_N16
\inst4|inst5|outputs[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~0_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:22:REGX|Q\(7))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:18:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:22:REGX|Q\(7),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:18:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~0_combout\);

-- Location: LCCOMB_X24_Y25_N2
\inst4|inst5|outputs[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~1_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[7]~0_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(7)))) # (!\inst4|inst5|outputs[7]~0_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(7))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:30:REGX|Q\(7),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[7]~0_combout\,
	combout => \inst4|inst5|outputs[7]~1_combout\);

-- Location: LCCOMB_X24_Y25_N30
\inst4|inst5|outputs[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~9_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[7]~6_combout\ & (\inst4|inst5|outputs[7]~8_combout\)) # (!\inst4|inst5|outputs[7]~6_combout\ & ((\inst4|inst5|outputs[7]~1_combout\))))) # (!\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[7]~6_combout\,
	datac => \inst4|inst5|outputs[7]~8_combout\,
	datad => \inst4|inst5|outputs[7]~1_combout\,
	combout => \inst4|inst5|outputs[7]~9_combout\);

-- Location: LCCOMB_X31_Y23_N8
\inst4|inst6|output[28][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~61_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[28][0]~173_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[28][0]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~61_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[28][0]~173_combout\,
	combout => \inst4|inst6|output[28][7]~combout\);

-- Location: FF_X31_Y23_N9
\inst4|inst7|GEN_REG:28:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(7));

-- Location: LCCOMB_X32_Y22_N24
\inst4|inst6|output[12][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~62_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[12][0]~174_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[12][0]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~62_combout\,
	datad => \inst4|inst2|output[12][0]~174_combout\,
	combout => \inst4|inst6|output[12][7]~combout\);

-- Location: FF_X32_Y22_N25
\inst4|inst7|GEN_REG:12:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(7));

-- Location: LCCOMB_X32_Y22_N6
\inst4|inst5|outputs[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~27_combout\ = (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\)) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(7))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~27_combout\);

-- Location: LCCOMB_X30_Y21_N16
\inst4|inst6|output[60][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][7]~combout\ = (\inst4|inst2|output[60][0]~175_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst4|inst5|Equal0~63_combout\ & \inst8|dataOut[7]~4_combout\)))) # (!\inst4|inst2|output[60][0]~175_combout\ & 
-- (\inst4|inst5|Equal0~63_combout\ & ((\inst8|dataOut[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[60][0]~175_combout\,
	datab => \inst4|inst5|Equal0~63_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst8|dataOut[7]~4_combout\,
	combout => \inst4|inst6|output[60][7]~combout\);

-- Location: FF_X30_Y21_N17
\inst4|inst7|GEN_REG:60:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(7));

-- Location: LCCOMB_X31_Y20_N4
\inst4|inst6|output[44][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[44][0]~172_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~60_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~60_combout\,
	datad => \inst4|inst2|output[44][0]~172_combout\,
	combout => \inst4|inst6|output[44][7]~combout\);

-- Location: FF_X31_Y20_N5
\inst4|inst7|GEN_REG:44:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(7));

-- Location: LCCOMB_X32_Y22_N0
\inst4|inst5|outputs[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~28_combout\ = (\inst4|inst5|outputs[7]~27_combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(7)) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[7]~27_combout\ & (((\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:44:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[7]~27_combout\,
	datab => \inst4|inst7|GEN_REG:60:REGX|Q\(7),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~28_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst4|inst6|output[48][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][7]~combout\ = (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~59_combout\)))) # (!\inst4|inst2|output[48][0]~171_combout\ & 
-- (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[48][0]~171_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~59_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[48][7]~combout\);

-- Location: FF_X32_Y20_N1
\inst4|inst7|GEN_REG:48:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(7));

-- Location: LCCOMB_X28_Y19_N2
\inst4|inst6|output[32][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[32][0]~169_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~57_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~57_combout\,
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][7]~combout\);

-- Location: FF_X28_Y19_N3
\inst4|inst7|GEN_REG:32:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(7));

-- Location: LCCOMB_X28_Y20_N24
\inst4|inst6|output[0][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][7]~combout\ = (\inst4|inst2|output[0][0]~170_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~58_combout\)))) # (!\inst4|inst2|output[0][0]~170_combout\ & 
-- (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[0][0]~170_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~58_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[0][7]~combout\);

-- Location: FF_X28_Y20_N25
\inst4|inst7|GEN_REG:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(7));

-- Location: LCCOMB_X30_Y17_N8
\inst4|inst5|outputs[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~24_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(7))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|Q\(7),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~24_combout\);

-- Location: LCCOMB_X30_Y19_N12
\inst4|inst6|output[16][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~56_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[16][0]~168_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[16][0]~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[16][0]~168_combout\,
	datad => \inst4|inst5|Equal0~56_combout\,
	combout => \inst4|inst6|output[16][7]~combout\);

-- Location: FF_X30_Y19_N13
\inst4|inst7|GEN_REG:16:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(7));

-- Location: LCCOMB_X30_Y17_N26
\inst4|inst5|outputs[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~25_combout\ = (\inst4|inst5|outputs[7]~24_combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(7)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[7]~24_combout\ & (((\inst4|inst7|GEN_REG:16:REGX|Q\(7) & \inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(7),
	datab => \inst4|inst5|outputs[7]~24_combout\,
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(7),
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[7]~25_combout\);

-- Location: LCCOMB_X28_Y18_N30
\inst4|inst6|output[56][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][7]~combout\ = (\inst4|inst2|output[56][0]~167_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst4|inst5|Equal0~55_combout\ & \inst8|dataOut[7]~4_combout\)))) # (!\inst4|inst2|output[56][0]~167_combout\ & 
-- (\inst4|inst5|Equal0~55_combout\ & (\inst8|dataOut[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[56][0]~167_combout\,
	datab => \inst4|inst5|Equal0~55_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[56][7]~combout\);

-- Location: FF_X28_Y18_N31
\inst4|inst7|GEN_REG:56:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(7));

-- Location: LCCOMB_X24_Y18_N30
\inst4|inst6|output[24][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][7]~combout\ = (\inst4|inst2|output[24][0]~165_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst4|inst5|Equal0~53_combout\ & \inst8|dataOut[7]~4_combout\)))) # (!\inst4|inst2|output[24][0]~165_combout\ & 
-- (\inst4|inst5|Equal0~53_combout\ & (\inst8|dataOut[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[24][0]~165_combout\,
	datab => \inst4|inst5|Equal0~53_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[24][7]~combout\);

-- Location: FF_X24_Y18_N31
\inst4|inst7|GEN_REG:24:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(7));

-- Location: LCCOMB_X29_Y19_N4
\inst4|inst6|output[8][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~54_combout\) # ((\inst4|inst2|output[8][0]~166_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst4|inst2|output[8][0]~166_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst2|output[8][0]~166_combout\,
	datac => \inst4|inst5|Equal0~54_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[8][7]~combout\);

-- Location: FF_X29_Y19_N5
\inst4|inst7|GEN_REG:8:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(7));

-- Location: LCCOMB_X30_Y17_N28
\inst4|inst5|outputs[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~22_combout\ = (\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\) # ((\inst4|inst7|GEN_REG:24:REGX|Q\(7))))) # (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:24:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~22_combout\);

-- Location: LCCOMB_X26_Y18_N30
\inst4|inst6|output[40][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~52_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[40][0]~164_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[40][0]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~52_combout\,
	datad => \inst4|inst2|output[40][0]~164_combout\,
	combout => \inst4|inst6|output[40][7]~combout\);

-- Location: FF_X26_Y18_N31
\inst4|inst7|GEN_REG:40:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(7));

-- Location: LCCOMB_X30_Y17_N14
\inst4|inst5|outputs[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~23_combout\ = (\inst4|inst5|outputs[7]~22_combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(7)) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[7]~22_combout\ & (((\inst4|inst7|GEN_REG:40:REGX|Q\(7) & \inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|Q\(7),
	datab => \inst4|inst5|outputs[7]~22_combout\,
	datac => \inst4|inst7|GEN_REG:40:REGX|Q\(7),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[7]~23_combout\);

-- Location: LCCOMB_X30_Y17_N20
\inst4|inst5|outputs[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~26_combout\ = (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[7]~23_combout\) # (\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[7]~25_combout\ & ((!\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[7]~25_combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[7]~23_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~26_combout\);

-- Location: LCCOMB_X26_Y17_N4
\inst4|inst6|output[52][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][7]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][7]~combout\);

-- Location: FF_X26_Y17_N5
\inst4|inst7|GEN_REG:52:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(7));

-- Location: LCCOMB_X25_Y17_N20
\inst4|inst6|output[4][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[4][0]~162_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~50_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~50_combout\,
	datad => \inst4|inst2|output[4][0]~162_combout\,
	combout => \inst4|inst6|output[4][7]~combout\);

-- Location: FF_X25_Y17_N21
\inst4|inst7|GEN_REG:4:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(7));

-- Location: LCCOMB_X28_Y17_N20
\inst4|inst6|output[36][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~49_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[36][0]~161_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[36][0]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~49_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[36][0]~161_combout\,
	combout => \inst4|inst6|output[36][7]~combout\);

-- Location: FF_X28_Y17_N21
\inst4|inst7|GEN_REG:36:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(7));

-- Location: LCCOMB_X30_Y17_N0
\inst4|inst5|outputs[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~20_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(7)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|Q\(7),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:36:REGX|Q\(7),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[7]~20_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst4|inst6|output[20][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~48_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[20][0]~160_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[20][0]~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[20][0]~160_combout\,
	datad => \inst4|inst5|Equal0~48_combout\,
	combout => \inst4|inst6|output[20][7]~combout\);

-- Location: FF_X30_Y19_N9
\inst4|inst7|GEN_REG:20:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(7));

-- Location: LCCOMB_X30_Y17_N18
\inst4|inst5|outputs[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~21_combout\ = (\inst4|inst5|outputs[7]~20_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(7)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[7]~20_combout\ & (((\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:20:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(7),
	datab => \inst4|inst5|outputs[7]~20_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~21_combout\);

-- Location: LCCOMB_X30_Y17_N22
\inst4|inst5|outputs[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~29_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~26_combout\ & (\inst4|inst5|outputs[7]~28_combout\)) # (!\inst4|inst5|outputs[7]~26_combout\ & ((\inst4|inst5|outputs[7]~21_combout\))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[7]~28_combout\,
	datac => \inst4|inst5|outputs[7]~26_combout\,
	datad => \inst4|inst5|outputs[7]~21_combout\,
	combout => \inst4|inst5|outputs[7]~29_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst4|inst6|output[1][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[1][0]~154_combout\) # ((\inst4|inst5|Equal0~42_combout\ & \inst8|dataOut[7]~4_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (((\inst4|inst5|Equal0~42_combout\ & \inst8|dataOut[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst4|inst2|output[1][0]~154_combout\,
	datac => \inst4|inst5|Equal0~42_combout\,
	datad => \inst8|dataOut[7]~4_combout\,
	combout => \inst4|inst6|output[1][7]~combout\);

-- Location: FF_X29_Y20_N15
\inst4|inst7|GEN_REG:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(7));

-- Location: LCCOMB_X29_Y17_N0
\inst4|inst6|output[17][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][7]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[17][0]~153_combout\)))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst4|inst2|output[17][0]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst2|output[17][0]~153_combout\,
	datad => \inst8|dataOut[7]~4_combout\,
	combout => \inst4|inst6|output[17][7]~combout\);

-- Location: FF_X29_Y17_N1
\inst4|inst7|GEN_REG:17:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(7));

-- Location: LCCOMB_X29_Y18_N30
\inst4|inst5|outputs[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~14_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\) # (\inst4|inst7|GEN_REG:17:REGX|Q\(7))))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(7) & (!\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:1:REGX|Q\(7),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~14_combout\);

-- Location: LCCOMB_X32_Y20_N24
\inst4|inst6|output[49][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][7]~combout\ = (\inst4|inst2|output[49][0]~155_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~43_combout\)))) # (!\inst4|inst2|output[49][0]~155_combout\ & 
-- (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[49][0]~155_combout\,
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[49][7]~combout\);

-- Location: FF_X32_Y20_N25
\inst4|inst7|GEN_REG:49:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(7));

-- Location: LCCOMB_X28_Y19_N14
\inst4|inst6|output[33][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[33][0]~152_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~40_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~40_combout\,
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][7]~combout\);

-- Location: FF_X28_Y19_N15
\inst4|inst7|GEN_REG:33:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(7));

-- Location: LCCOMB_X29_Y18_N0
\inst4|inst5|outputs[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~15_combout\ = (\inst4|inst5|outputs[7]~14_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(7)) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[7]~14_combout\ & (((\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:33:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[7]~14_combout\,
	datab => \inst4|inst7|GEN_REG:49:REGX|Q\(7),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:33:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~15_combout\);

-- Location: LCCOMB_X28_Y17_N0
\inst4|inst6|output[37][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~36_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[37][0]~148_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[37][0]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~36_combout\,
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][7]~combout\);

-- Location: FF_X28_Y17_N1
\inst4|inst7|GEN_REG:37:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(7));

-- Location: LCCOMB_X23_Y17_N20
\inst4|inst6|output[21][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[21][0]~149_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~37_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~37_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][7]~combout\);

-- Location: FF_X23_Y17_N21
\inst4|inst7|GEN_REG:21:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(7));

-- Location: LCCOMB_X25_Y17_N22
\inst4|inst6|output[5][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[5][0]~150_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~38_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~38_combout\,
	datad => \inst4|inst2|output[5][0]~150_combout\,
	combout => \inst4|inst6|output[5][7]~combout\);

-- Location: FF_X25_Y17_N23
\inst4|inst7|GEN_REG:5:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(7));

-- Location: LCCOMB_X29_Y18_N18
\inst4|inst5|outputs[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~12_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(7)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:5:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:21:REGX|Q\(7),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~12_combout\);

-- Location: LCCOMB_X29_Y18_N20
\inst4|inst5|outputs[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~13_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[7]~12_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(7))) # (!\inst4|inst5|outputs[7]~12_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(7)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:53:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:37:REGX|Q\(7),
	datad => \inst4|inst5|outputs[7]~12_combout\,
	combout => \inst4|inst5|outputs[7]~13_combout\);

-- Location: LCCOMB_X29_Y18_N2
\inst4|inst5|outputs[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~16_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~13_combout\))) # (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[7]~15_combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[7]~13_combout\,
	combout => \inst4|inst5|outputs[7]~16_combout\);

-- Location: LCCOMB_X24_Y18_N14
\inst4|inst6|output[25][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][7]~combout\ = (\inst4|inst5|Equal0~32_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[25][0]~144_combout\)))) # (!\inst4|inst5|Equal0~32_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[25][0]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~32_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][7]~combout\);

-- Location: FF_X24_Y18_N15
\inst4|inst7|GEN_REG:25:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(7));

-- Location: LCCOMB_X29_Y19_N30
\inst4|inst6|output[9][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~34_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[9][0]~146_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[9][0]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst4|inst2|output[9][0]~146_combout\,
	combout => \inst4|inst6|output[9][7]~combout\);

-- Location: FF_X29_Y19_N31
\inst4|inst7|GEN_REG:9:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(7));

-- Location: LCCOMB_X26_Y18_N6
\inst4|inst6|output[41][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[41][0]~145_combout\) # ((\inst4|inst5|Equal0~33_combout\ & \inst8|dataOut[7]~4_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (((\inst4|inst5|Equal0~33_combout\ & \inst8|dataOut[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst4|inst2|output[41][0]~145_combout\,
	datac => \inst4|inst5|Equal0~33_combout\,
	datad => \inst8|dataOut[7]~4_combout\,
	combout => \inst4|inst6|output[41][7]~combout\);

-- Location: FF_X26_Y18_N7
\inst4|inst7|GEN_REG:41:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(7));

-- Location: LCCOMB_X30_Y18_N10
\inst4|inst5|outputs[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~10_combout\ = (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\)) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(7)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:41:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~10_combout\);

-- Location: LCCOMB_X28_Y18_N14
\inst4|inst6|output[57][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][7]~combout\ = (\inst4|inst5|Equal0~35_combout\ & ((\inst8|dataOut[7]~4_combout\) # ((\inst4|inst2|output[57][0]~147_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(7))))) # (!\inst4|inst5|Equal0~35_combout\ & 
-- (\inst4|inst2|output[57][0]~147_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~35_combout\,
	datab => \inst4|inst2|output[57][0]~147_combout\,
	datac => \inst8|dataOut[7]~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst4|inst6|output[57][7]~combout\);

-- Location: FF_X28_Y18_N15
\inst4|inst7|GEN_REG:57:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(7));

-- Location: LCCOMB_X29_Y18_N8
\inst4|inst5|outputs[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~11_combout\ = (\inst4|inst5|outputs[7]~10_combout\ & (((\inst4|inst7|GEN_REG:57:REGX|Q\(7)) # (!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[7]~10_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(7) & (\inst5|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|Q\(7),
	datab => \inst4|inst5|outputs[7]~10_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:57:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~11_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst4|inst6|output[45][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[45][0]~157_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~45_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst2|output[45][0]~157_combout\,
	datad => \inst4|inst5|Equal0~45_combout\,
	combout => \inst4|inst6|output[45][7]~combout\);

-- Location: FF_X31_Y20_N3
\inst4|inst7|GEN_REG:45:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(7));

-- Location: LCCOMB_X32_Y19_N16
\inst4|inst6|output[13][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~46_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[13][0]~158_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[13][0]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst4|inst5|Equal0~46_combout\,
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][7]~combout\);

-- Location: FF_X32_Y19_N17
\inst4|inst7|GEN_REG:13:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(7));

-- Location: LCCOMB_X28_Y22_N26
\inst4|inst5|outputs[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~17_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(7))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(7),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~17_combout\);

-- Location: LCCOMB_X31_Y23_N12
\inst4|inst6|output[29][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~44_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[29][0]~156_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[29][0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~44_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][7]~combout\);

-- Location: FF_X31_Y23_N13
\inst4|inst7|GEN_REG:29:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(7));

-- Location: LCCOMB_X30_Y21_N28
\inst4|inst6|output[61][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][7]~combout\ = (\inst8|dataOut[7]~4_combout\ & ((\inst4|inst5|Equal0~47_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[61][0]~159_combout\)))) # (!\inst8|dataOut[7]~4_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst4|inst2|output[61][0]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~4_combout\,
	datab => \inst4|inst5|Equal0~47_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][7]~combout\);

-- Location: FF_X30_Y21_N29
\inst4|inst7|GEN_REG:61:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(7));

-- Location: LCCOMB_X29_Y18_N4
\inst4|inst5|outputs[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~18_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[7]~17_combout\ & ((\inst4|inst7|GEN_REG:61:REGX|Q\(7)))) # (!\inst4|inst5|outputs[7]~17_combout\ & (\inst4|inst7|GEN_REG:29:REGX|Q\(7))))) # (!\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[7]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[7]~17_combout\,
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:61:REGX|Q\(7),
	combout => \inst4|inst5|outputs[7]~18_combout\);

-- Location: LCCOMB_X29_Y18_N14
\inst4|inst5|outputs[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~19_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[7]~16_combout\ & ((\inst4|inst5|outputs[7]~18_combout\))) # (!\inst4|inst5|outputs[7]~16_combout\ & (\inst4|inst5|outputs[7]~11_combout\)))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[7]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[7]~16_combout\,
	datac => \inst4|inst5|outputs[7]~11_combout\,
	datad => \inst4|inst5|outputs[7]~18_combout\,
	combout => \inst4|inst5|outputs[7]~19_combout\);

-- Location: LCCOMB_X31_Y19_N0
\inst4|inst5|outputs[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~30_combout\ = (\inst5|Mux22~combout\ & ((\inst5|Mux21~combout\) # ((\inst4|inst5|outputs[7]~19_combout\)))) # (!\inst5|Mux22~combout\ & (!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[7]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux22~combout\,
	datab => \inst5|Mux21~combout\,
	datac => \inst4|inst5|outputs[7]~29_combout\,
	datad => \inst4|inst5|outputs[7]~19_combout\,
	combout => \inst4|inst5|outputs[7]~30_combout\);

-- Location: LCCOMB_X29_Y20_N0
\inst4|inst5|outputs[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~41_combout\ = (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[7]~30_combout\ & (\inst4|inst5|outputs[7]~40_combout\)) # (!\inst4|inst5|outputs[7]~30_combout\ & ((\inst4|inst5|outputs[7]~9_combout\))))) # (!\inst5|Mux21~combout\ & 
-- (((\inst4|inst5|outputs[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[7]~40_combout\,
	datab => \inst5|Mux21~combout\,
	datac => \inst4|inst5|outputs[7]~9_combout\,
	datad => \inst4|inst5|outputs[7]~30_combout\,
	combout => \inst4|inst5|outputs[7]~41_combout\);

-- Location: LCCOMB_X18_Y21_N16
\inst1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~32_combout\ = (\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[7]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datac => \inst4|inst5|outputs[7]~41_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~32_combout\);

-- Location: LCCOMB_X19_Y23_N20
\inst1|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~54_combout\ = (\inst1|Add1~33_combout\ & ((\inst4|inst4|outputs[6]~83_combout\ & (\inst1|Add1~53\ & VCC)) # (!\inst4|inst4|outputs[6]~83_combout\ & (!\inst1|Add1~53\)))) # (!\inst1|Add1~33_combout\ & ((\inst4|inst4|outputs[6]~83_combout\ & 
-- (!\inst1|Add1~53\)) # (!\inst4|inst4|outputs[6]~83_combout\ & ((\inst1|Add1~53\) # (GND)))))
-- \inst1|Add1~55\ = CARRY((\inst1|Add1~33_combout\ & (!\inst4|inst4|outputs[6]~83_combout\ & !\inst1|Add1~53\)) # (!\inst1|Add1~33_combout\ & ((!\inst1|Add1~53\) # (!\inst4|inst4|outputs[6]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~33_combout\,
	datab => \inst4|inst4|outputs[6]~83_combout\,
	datad => VCC,
	cin => \inst1|Add1~53\,
	combout => \inst1|Add1~54_combout\,
	cout => \inst1|Add1~55\);

-- Location: LCCOMB_X19_Y23_N22
\inst1|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~56_combout\ = \inst4|inst4|outputs[7]~41_combout\ $ (\inst1|Add1~55\ $ (!\inst1|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|outputs[7]~41_combout\,
	datad => \inst1|Add1~32_combout\,
	cin => \inst1|Add1~55\,
	combout => \inst1|Add1~56_combout\);

-- Location: LCCOMB_X19_Y23_N2
\inst1|Add1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~75_combout\ = (\inst1|Add1~56_combout\ & ((\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux28~0_combout\))) # (!\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~56_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~75_combout\);

-- Location: IOIBUF_X29_Y34_N15
\PORT1IN[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(15),
	o => \PORT1IN[15]~input_o\);

-- Location: FF_X20_Y23_N23
\inst10|GEN_REG_sIn:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[15]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(7));

-- Location: IOIBUF_X0_Y16_N15
\PORT1IN[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(7),
	o => \PORT1IN[7]~input_o\);

-- Location: FF_X20_Y23_N21
\inst10|GEN_REG_sIn:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(7));

-- Location: LCCOMB_X20_Y23_N20
\inst8|dataOut[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[7]~2_combout\ = (!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~4_combout\ & (\inst10|GEN_REG_sIn:0:REGX|Q\(7) & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(0),
	datab => \inst10|outputmux|Equal0~4_combout\,
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(7),
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \inst8|dataOut[7]~2_combout\);

-- Location: LCCOMB_X20_Y23_N22
\inst8|dataOut[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[7]~3_combout\ = (\inst8|dataOut[7]~1_combout\ & ((\inst8|dataOut[7]~2_combout\) # ((\rtl~0_combout\ & \inst10|GEN_REG_sIn:1:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~1_combout\,
	datab => \rtl~0_combout\,
	datac => \inst10|GEN_REG_sIn:1:REGX|Q\(7),
	datad => \inst8|dataOut[7]~2_combout\,
	combout => \inst8|dataOut[7]~3_combout\);

-- Location: LCCOMB_X20_Y23_N16
\inst8|dataOut[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[7]~4_combout\ = (\inst8|dataOut[7]~3_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~75_combout\) # (\inst1|Add1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~75_combout\,
	datab => \inst1|Add1~59_combout\,
	datac => \inst8|dataOut[7]~3_combout\,
	datad => \inst5|Mux25~0_combout\,
	combout => \inst8|dataOut[7]~4_combout\);

-- Location: LCCOMB_X23_Y18_N28
\inst4|inst6|output[53][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][7]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(7) & ((\inst4|inst2|output[53][0]~151_combout\) # ((\inst8|dataOut[7]~4_combout\ & \inst4|inst5|Equal0~39_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & (\inst8|dataOut[7]~4_combout\ & (\inst4|inst5|Equal0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst8|dataOut[7]~4_combout\,
	datac => \inst4|inst5|Equal0~39_combout\,
	datad => \inst4|inst2|output[53][0]~151_combout\,
	combout => \inst4|inst6|output[53][7]~combout\);

-- Location: FF_X23_Y18_N29
\inst4|inst7|GEN_REG:53:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][7]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(7));

-- Location: LCCOMB_X29_Y18_N10
\inst4|inst4|outputs[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~12_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:21:REGX|Q\(7))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:5:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:21:REGX|Q\(7),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~12_combout\);

-- Location: LCCOMB_X29_Y18_N12
\inst4|inst4|outputs[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~13_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~12_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~12_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(7)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:53:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:37:REGX|Q\(7),
	datad => \inst4|inst4|outputs[7]~12_combout\,
	combout => \inst4|inst4|outputs[7]~13_combout\);

-- Location: LCCOMB_X29_Y18_N6
\inst4|inst4|outputs[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~14_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(7)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:1:REGX|Q\(7),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~14_combout\);

-- Location: LCCOMB_X29_Y18_N16
\inst4|inst4|outputs[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~15_combout\ = (\inst4|inst4|outputs[7]~14_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(7)) # ((!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[7]~14_combout\ & (((\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:33:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[7]~14_combout\,
	datab => \inst4|inst7|GEN_REG:49:REGX|Q\(7),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:33:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~15_combout\);

-- Location: LCCOMB_X29_Y18_N26
\inst4|inst4|outputs[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~16_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[7]~13_combout\) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\ & \inst4|inst4|outputs[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[7]~13_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[7]~15_combout\,
	combout => \inst4|inst4|outputs[7]~16_combout\);

-- Location: LCCOMB_X32_Y19_N2
\inst4|inst4|outputs[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~17_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(7))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(7),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~17_combout\);

-- Location: LCCOMB_X29_Y18_N28
\inst4|inst4|outputs[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~18_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[7]~17_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~17_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(7)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:61:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(7),
	datad => \inst4|inst4|outputs[7]~17_combout\,
	combout => \inst4|inst4|outputs[7]~18_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst4|inst4|outputs[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~10_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:41:REGX|Q\(7))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:9:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|Q\(7),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(7),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~10_combout\);

-- Location: LCCOMB_X29_Y18_N24
\inst4|inst4|outputs[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~11_combout\ = (\inst4|inst4|outputs[7]~10_combout\ & (((\inst4|inst7|GEN_REG:57:REGX|Q\(7)) # (!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[7]~10_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(7) & (\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|Q\(7),
	datab => \inst4|inst4|outputs[7]~10_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:57:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~11_combout\);

-- Location: LCCOMB_X29_Y18_N22
\inst4|inst4|outputs[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~19_combout\ = (\inst4|inst4|outputs[7]~16_combout\ & ((\inst4|inst4|outputs[7]~18_combout\) # ((!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[7]~16_combout\ & (((\inst5|Mux13~combout\ & \inst4|inst4|outputs[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[7]~16_combout\,
	datab => \inst4|inst4|outputs[7]~18_combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[7]~11_combout\,
	combout => \inst4|inst4|outputs[7]~19_combout\);

-- Location: LCCOMB_X32_Y22_N26
\inst4|inst4|outputs[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~27_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(7))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~27_combout\);

-- Location: LCCOMB_X32_Y22_N20
\inst4|inst4|outputs[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~28_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~27_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~27_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(7)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[7]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:60:REGX|Q\(7),
	datac => \inst4|inst4|outputs[7]~27_combout\,
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~28_combout\);

-- Location: LCCOMB_X30_Y17_N12
\inst4|inst4|outputs[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~22_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(7)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:8:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:24:REGX|Q\(7),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~22_combout\);

-- Location: LCCOMB_X30_Y17_N6
\inst4|inst4|outputs[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~23_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~22_combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~22_combout\ & ((\inst4|inst7|GEN_REG:40:REGX|Q\(7)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:40:REGX|Q\(7),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[7]~22_combout\,
	combout => \inst4|inst4|outputs[7]~23_combout\);

-- Location: LCCOMB_X30_Y17_N16
\inst4|inst4|outputs[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~24_combout\ = (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\)) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(7))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:32:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~24_combout\);

-- Location: LCCOMB_X30_Y17_N2
\inst4|inst4|outputs[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~25_combout\ = (\inst4|inst4|outputs[7]~24_combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(7)) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[7]~24_combout\ & (((\inst4|inst7|GEN_REG:16:REGX|Q\(7) & \inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(7),
	datab => \inst4|inst4|outputs[7]~24_combout\,
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(7),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~25_combout\);

-- Location: LCCOMB_X30_Y17_N4
\inst4|inst4|outputs[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~26_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~23_combout\) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\ & \inst4|inst4|outputs[7]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[7]~23_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[7]~25_combout\,
	combout => \inst4|inst4|outputs[7]~26_combout\);

-- Location: LCCOMB_X30_Y17_N24
\inst4|inst4|outputs[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~20_combout\ = (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\)) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(7)))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:4:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:36:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~20_combout\);

-- Location: LCCOMB_X30_Y17_N10
\inst4|inst4|outputs[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~21_combout\ = (\inst4|inst4|outputs[7]~20_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(7)) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[7]~20_combout\ & (((\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:20:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(7),
	datab => \inst4|inst4|outputs[7]~20_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~21_combout\);

-- Location: LCCOMB_X30_Y17_N30
\inst4|inst4|outputs[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~29_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[7]~26_combout\ & (\inst4|inst4|outputs[7]~28_combout\)) # (!\inst4|inst4|outputs[7]~26_combout\ & ((\inst4|inst4|outputs[7]~21_combout\))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[7]~28_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst4|outputs[7]~26_combout\,
	datad => \inst4|inst4|outputs[7]~21_combout\,
	combout => \inst4|inst4|outputs[7]~29_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst4|inst4|outputs[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~30_combout\ = (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[7]~19_combout\) # ((\inst5|Mux15~combout\)))) # (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[7]~29_combout\ & !\inst5|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|outputs[7]~19_combout\,
	datac => \inst4|inst4|outputs[7]~29_combout\,
	datad => \inst5|Mux15~combout\,
	combout => \inst4|inst4|outputs[7]~30_combout\);

-- Location: LCCOMB_X24_Y25_N18
\inst4|inst4|outputs[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~7_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(7)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:50:REGX|Q\(7),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~7_combout\);

-- Location: LCCOMB_X24_Y25_N20
\inst4|inst4|outputs[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~8_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[7]~7_combout\ & (\inst4|inst7|GEN_REG:62:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~7_combout\ & ((\inst4|inst7|GEN_REG:54:REGX|Q\(7)))))) # (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst4|outputs[7]~7_combout\,
	datac => \inst4|inst7|GEN_REG:62:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:54:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~8_combout\);

-- Location: LCCOMB_X27_Y21_N2
\inst4|inst4|outputs[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~2_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(7)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|Q\(7),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:42:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~2_combout\);

-- Location: LCCOMB_X27_Y21_N24
\inst4|inst4|outputs[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~3_combout\ = (\inst4|inst4|outputs[7]~2_combout\ & ((\inst4|inst7|GEN_REG:46:REGX|Q\(7)) # ((!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[7]~2_combout\ & (((\inst5|Mux14~combout\ & \inst4|inst7|GEN_REG:38:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|Q\(7),
	datab => \inst4|inst4|outputs[7]~2_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:38:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~3_combout\);

-- Location: LCCOMB_X24_Y25_N12
\inst4|inst4|outputs[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~4_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst7|GEN_REG:6:REGX|Q\(7))))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(7) & (!\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:2:REGX|Q\(7),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~4_combout\);

-- Location: LCCOMB_X24_Y25_N14
\inst4|inst4|outputs[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~5_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~4_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(7)))) # (!\inst4|inst4|outputs[7]~4_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(7))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:14:REGX|Q\(7),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[7]~4_combout\,
	combout => \inst4|inst4|outputs[7]~5_combout\);

-- Location: LCCOMB_X24_Y25_N8
\inst4|inst4|outputs[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~6_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~3_combout\) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[7]~5_combout\ & !\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[7]~3_combout\,
	datac => \inst4|inst4|outputs[7]~5_combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~6_combout\);

-- Location: LCCOMB_X24_Y25_N24
\inst4|inst4|outputs[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~0_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:22:REGX|Q\(7))) # (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:18:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:22:REGX|Q\(7),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:18:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~0_combout\);

-- Location: LCCOMB_X24_Y25_N10
\inst4|inst4|outputs[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~1_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~0_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(7)))) # (!\inst4|inst4|outputs[7]~0_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(7))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:30:REGX|Q\(7),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[7]~0_combout\,
	combout => \inst4|inst4|outputs[7]~1_combout\);

-- Location: LCCOMB_X24_Y25_N22
\inst4|inst4|outputs[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~9_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[7]~6_combout\ & (\inst4|inst4|outputs[7]~8_combout\)) # (!\inst4|inst4|outputs[7]~6_combout\ & ((\inst4|inst4|outputs[7]~1_combout\))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[7]~8_combout\,
	datac => \inst4|inst4|outputs[7]~6_combout\,
	datad => \inst4|inst4|outputs[7]~1_combout\,
	combout => \inst4|inst4|outputs[7]~9_combout\);

-- Location: LCCOMB_X21_Y16_N10
\inst4|inst4|outputs[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~33_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:27:REGX|Q\(7))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:19:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:19:REGX|Q\(7),
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~33_combout\);

-- Location: LCCOMB_X21_Y16_N20
\inst4|inst4|outputs[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~34_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[7]~33_combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~33_combout\ & ((\inst4|inst7|GEN_REG:23:REGX|Q\(7)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[7]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:23:REGX|Q\(7),
	datad => \inst4|inst4|outputs[7]~33_combout\,
	combout => \inst4|inst4|outputs[7]~34_combout\);

-- Location: LCCOMB_X25_Y24_N14
\inst4|inst4|outputs[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~35_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:11:REGX|Q\(7))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(7),
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(7),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~35_combout\);

-- Location: LCCOMB_X21_Y24_N12
\inst4|inst4|outputs[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~36_combout\ = (\inst4|inst4|outputs[7]~35_combout\ & (((\inst4|inst7|GEN_REG:15:REGX|Q\(7)) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[7]~35_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(7) & (\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|Q\(7),
	datab => \inst4|inst4|outputs[7]~35_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:15:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~36_combout\);

-- Location: LCCOMB_X21_Y24_N6
\inst4|inst4|outputs[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~37_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst4|outputs[7]~34_combout\)) # (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[7]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[7]~34_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[7]~36_combout\,
	combout => \inst4|inst4|outputs[7]~37_combout\);

-- Location: LCCOMB_X21_Y24_N0
\inst4|inst4|outputs[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~38_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:55:REGX|Q\(7))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:55:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~38_combout\);

-- Location: LCCOMB_X21_Y24_N18
\inst4|inst4|outputs[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~39_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~38_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(7))) # (!\inst4|inst4|outputs[7]~38_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(7)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[7]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:59:REGX|Q\(7),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[7]~38_combout\,
	combout => \inst4|inst4|outputs[7]~39_combout\);

-- Location: LCCOMB_X21_Y24_N24
\inst4|inst4|outputs[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~31_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:39:REGX|Q\(7))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(7),
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(7),
	combout => \inst4|inst4|outputs[7]~31_combout\);

-- Location: LCCOMB_X21_Y24_N10
\inst4|inst4|outputs[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~32_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~31_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(7)))) # (!\inst4|inst4|outputs[7]~31_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(7))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[7]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|Q\(7),
	datab => \inst4|inst7|GEN_REG:47:REGX|Q\(7),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[7]~31_combout\,
	combout => \inst4|inst4|outputs[7]~32_combout\);

-- Location: LCCOMB_X21_Y24_N20
\inst4|inst4|outputs[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~40_combout\ = (\inst4|inst4|outputs[7]~37_combout\ & ((\inst4|inst4|outputs[7]~39_combout\) # ((!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[7]~37_combout\ & (((\inst5|Mux11~combout\ & \inst4|inst4|outputs[7]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[7]~37_combout\,
	datab => \inst4|inst4|outputs[7]~39_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[7]~32_combout\,
	combout => \inst4|inst4|outputs[7]~40_combout\);

-- Location: LCCOMB_X21_Y24_N22
\inst4|inst4|outputs[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~41_combout\ = (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[7]~30_combout\ & ((\inst4|inst4|outputs[7]~40_combout\))) # (!\inst4|inst4|outputs[7]~30_combout\ & (\inst4|inst4|outputs[7]~9_combout\)))) # (!\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[7]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux15~combout\,
	datab => \inst4|inst4|outputs[7]~30_combout\,
	datac => \inst4|inst4|outputs[7]~9_combout\,
	datad => \inst4|inst4|outputs[7]~40_combout\,
	combout => \inst4|inst4|outputs[7]~41_combout\);

-- Location: FF_X17_Y19_N15
\inst8|AddressR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[7]~30_combout\,
	asdata => \inst4|inst4|outputs[7]~41_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(7));

-- Location: LCCOMB_X17_Y20_N22
\inst8|addressStorage|Q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[7]~feeder_combout\ = \inst8|AddressR\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(7),
	combout => \inst8|addressStorage|Q[7]~feeder_combout\);

-- Location: FF_X17_Y20_N23
\inst8|addressStorage|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(7));

-- Location: LCCOMB_X17_Y19_N16
\inst8|AddressR[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[8]~32_combout\ = (\inst8|addressStorage|Q\(8) & (\inst8|AddressR[7]~31\ $ (GND))) # (!\inst8|addressStorage|Q\(8) & (!\inst8|AddressR[7]~31\ & VCC))
-- \inst8|AddressR[8]~33\ = CARRY((\inst8|addressStorage|Q\(8) & !\inst8|AddressR[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(8),
	datad => VCC,
	cin => \inst8|AddressR[7]~31\,
	combout => \inst8|AddressR[8]~32_combout\,
	cout => \inst8|AddressR[8]~33\);

-- Location: FF_X17_Y19_N17
\inst8|AddressR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[8]~32_combout\,
	asdata => \inst4|inst5|outputs[0]~335_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(8));

-- Location: FF_X16_Y19_N19
\inst8|addressStorage|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(8));

-- Location: LCCOMB_X17_Y19_N18
\inst8|AddressR[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[9]~34_combout\ = (\inst8|addressStorage|Q\(9) & (!\inst8|AddressR[8]~33\)) # (!\inst8|addressStorage|Q\(9) & ((\inst8|AddressR[8]~33\) # (GND)))
-- \inst8|AddressR[9]~35\ = CARRY((!\inst8|AddressR[8]~33\) # (!\inst8|addressStorage|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(9),
	datad => VCC,
	cin => \inst8|AddressR[8]~33\,
	combout => \inst8|AddressR[9]~34_combout\,
	cout => \inst8|AddressR[9]~35\);

-- Location: FF_X17_Y19_N19
\inst8|AddressR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[9]~34_combout\,
	asdata => \inst4|inst5|outputs[1]~293_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(9));

-- Location: LCCOMB_X16_Y19_N26
\inst8|addressStorage|Q[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[9]~feeder_combout\ = \inst8|AddressR\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(9),
	combout => \inst8|addressStorage|Q[9]~feeder_combout\);

-- Location: FF_X16_Y19_N27
\inst8|addressStorage|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(9));

-- Location: LCCOMB_X17_Y19_N20
\inst8|AddressR[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[10]~36_combout\ = (\inst8|addressStorage|Q\(10) & (\inst8|AddressR[9]~35\ $ (GND))) # (!\inst8|addressStorage|Q\(10) & (!\inst8|AddressR[9]~35\ & VCC))
-- \inst8|AddressR[10]~37\ = CARRY((\inst8|addressStorage|Q\(10) & !\inst8|AddressR[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(10),
	datad => VCC,
	cin => \inst8|AddressR[9]~35\,
	combout => \inst8|AddressR[10]~36_combout\,
	cout => \inst8|AddressR[10]~37\);

-- Location: FF_X17_Y19_N21
\inst8|AddressR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[10]~36_combout\,
	asdata => \inst4|inst5|outputs[2]~251_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(10));

-- Location: FF_X16_Y19_N15
\inst8|addressStorage|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(10));

-- Location: LCCOMB_X17_Y19_N22
\inst8|AddressR[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[11]~38_combout\ = (\inst8|addressStorage|Q\(11) & (!\inst8|AddressR[10]~37\)) # (!\inst8|addressStorage|Q\(11) & ((\inst8|AddressR[10]~37\) # (GND)))
-- \inst8|AddressR[11]~39\ = CARRY((!\inst8|AddressR[10]~37\) # (!\inst8|addressStorage|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(11),
	datad => VCC,
	cin => \inst8|AddressR[10]~37\,
	combout => \inst8|AddressR[11]~38_combout\,
	cout => \inst8|AddressR[11]~39\);

-- Location: FF_X17_Y19_N23
\inst8|AddressR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[11]~38_combout\,
	asdata => \inst4|inst5|outputs[3]~209_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(11));

-- Location: LCCOMB_X16_Y19_N10
\inst8|addressStorage|Q[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[11]~feeder_combout\ = \inst8|AddressR\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(11),
	combout => \inst8|addressStorage|Q[11]~feeder_combout\);

-- Location: FF_X16_Y19_N11
\inst8|addressStorage|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(11));

-- Location: LCCOMB_X17_Y19_N24
\inst8|AddressR[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[12]~40_combout\ = (\inst8|addressStorage|Q\(12) & (\inst8|AddressR[11]~39\ $ (GND))) # (!\inst8|addressStorage|Q\(12) & (!\inst8|AddressR[11]~39\ & VCC))
-- \inst8|AddressR[12]~41\ = CARRY((\inst8|addressStorage|Q\(12) & !\inst8|AddressR[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(12),
	datad => VCC,
	cin => \inst8|AddressR[11]~39\,
	combout => \inst8|AddressR[12]~40_combout\,
	cout => \inst8|AddressR[12]~41\);

-- Location: FF_X17_Y19_N25
\inst8|AddressR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[12]~40_combout\,
	asdata => \inst4|inst5|outputs[4]~167_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(12));

-- Location: FF_X16_Y19_N13
\inst8|addressStorage|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(12));

-- Location: LCCOMB_X17_Y19_N26
\inst8|AddressR[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[13]~42_combout\ = (\inst8|addressStorage|Q\(13) & (!\inst8|AddressR[12]~41\)) # (!\inst8|addressStorage|Q\(13) & ((\inst8|AddressR[12]~41\) # (GND)))
-- \inst8|AddressR[13]~43\ = CARRY((!\inst8|AddressR[12]~41\) # (!\inst8|addressStorage|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(13),
	datad => VCC,
	cin => \inst8|AddressR[12]~41\,
	combout => \inst8|AddressR[13]~42_combout\,
	cout => \inst8|AddressR[13]~43\);

-- Location: LCCOMB_X26_Y22_N4
\inst4|inst6|output[43][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[43][0]~176_combout\) # ((\inst4|inst5|Equal0~64_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst4|inst5|Equal0~64_combout\ & (\inst8|dataOut[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst5|Equal0~64_combout\,
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst2|output[43][0]~176_combout\,
	combout => \inst4|inst6|output[43][5]~combout\);

-- Location: FF_X26_Y22_N5
\inst4|inst7|GEN_REG:43:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(5));

-- Location: LCCOMB_X25_Y25_N24
\inst4|inst6|output[47][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][5]~combout\ = (\inst4|inst5|Equal0~67_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst4|inst2|output[47][0]~179_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst4|inst5|Equal0~67_combout\ & 
-- (\inst4|inst2|output[47][0]~179_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~67_combout\,
	datab => \inst4|inst2|output[47][0]~179_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[47][5]~combout\);

-- Location: FF_X25_Y25_N25
\inst4|inst7|GEN_REG:47:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(5));

-- Location: LCCOMB_X26_Y25_N24
\inst4|inst6|output[39][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~65_combout\) # ((\inst4|inst2|output[39][0]~177_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst4|inst2|output[39][0]~177_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst2|output[39][0]~177_combout\,
	datac => \inst4|inst5|Equal0~65_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[39][5]~combout\);

-- Location: FF_X26_Y25_N25
\inst4|inst7|GEN_REG:39:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(5));

-- Location: LCCOMB_X25_Y25_N14
\inst4|inst6|output[35][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~66_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[35][0]~178_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[35][0]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~66_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[35][0]~178_combout\,
	combout => \inst4|inst6|output[35][5]~combout\);

-- Location: FF_X25_Y25_N15
\inst4|inst7|GEN_REG:35:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(5));

-- Location: LCCOMB_X26_Y25_N30
\inst4|inst5|outputs[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~115_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(5)) # ((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\ & \inst4|inst7|GEN_REG:35:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:39:REGX|Q\(5),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:35:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~115_combout\);

-- Location: LCCOMB_X26_Y25_N0
\inst4|inst5|outputs[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~116_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~115_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(5)))) # (!\inst4|inst5|outputs[5]~115_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(5))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[5]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:47:REGX|Q\(5),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[5]~115_combout\,
	combout => \inst4|inst5|outputs[5]~116_combout\);

-- Location: LCCOMB_X24_Y16_N20
\inst4|inst6|output[19][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~70_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[19][0]~182_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst4|inst2|output[19][0]~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst2|output[19][0]~182_combout\,
	datad => \inst4|inst5|Equal0~70_combout\,
	combout => \inst4|inst6|output[19][5]~combout\);

-- Location: FF_X24_Y16_N21
\inst4|inst7|GEN_REG:19:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[19]~clkctrl_outclk\,
	d => \inst4|inst6|output[19][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(5));

-- Location: LCCOMB_X25_Y18_N6
\inst4|inst6|output[27][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[27][0]~181_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~69_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst2|output[27][0]~181_combout\,
	datad => \inst4|inst5|Equal0~69_combout\,
	combout => \inst4|inst6|output[27][5]~combout\);

-- Location: FF_X25_Y18_N7
\inst4|inst7|GEN_REG:27:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(5));

-- Location: LCCOMB_X24_Y16_N26
\inst4|inst5|outputs[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~117_combout\ = (\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:27:REGX|Q\(5)) # (\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(5) & ((!\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:19:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:27:REGX|Q\(5),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[5]~117_combout\);

-- Location: LCCOMB_X26_Y23_N22
\inst4|inst6|output[31][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][5]~combout\ = (\inst4|inst2|output[31][0]~183_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~71_combout\)))) # (!\inst4|inst2|output[31][0]~183_combout\ & 
-- (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[31][0]~183_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~71_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[31][5]~combout\);

-- Location: FF_X26_Y23_N23
\inst4|inst7|GEN_REG:31:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(5));

-- Location: LCCOMB_X24_Y16_N18
\inst4|inst6|output[23][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~68_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[23][0]~180_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[23][0]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~68_combout\,
	datad => \inst4|inst2|output[23][0]~180_combout\,
	combout => \inst4|inst6|output[23][5]~combout\);

-- Location: FF_X24_Y16_N19
\inst4|inst7|GEN_REG:23:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(5));

-- Location: LCCOMB_X24_Y16_N4
\inst4|inst5|outputs[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~118_combout\ = (\inst4|inst5|outputs[5]~117_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(5)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[5]~117_combout\ & (((\inst5|Mux20~combout\ & 
-- \inst4|inst7|GEN_REG:23:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~117_combout\,
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(5),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:23:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~118_combout\);

-- Location: LCCOMB_X16_Y17_N12
\inst4|inst6|output[15][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[15][0]~187_combout\) # ((\inst4|inst5|Equal0~75_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (((\inst4|inst5|Equal0~75_combout\ & \inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst2|output[15][0]~187_combout\,
	datac => \inst4|inst5|Equal0~75_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[15][5]~combout\);

-- Location: FF_X16_Y17_N13
\inst4|inst7|GEN_REG:15:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[15]~clkctrl_outclk\,
	d => \inst4|inst6|output[15][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(5));

-- Location: LCCOMB_X25_Y21_N28
\inst4|inst6|output[7][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[7][0]~184_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~72_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~72_combout\,
	datad => \inst4|inst2|output[7][0]~184_combout\,
	combout => \inst4|inst6|output[7][5]~combout\);

-- Location: FF_X25_Y21_N29
\inst4|inst7|GEN_REG:7:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(5));

-- Location: LCCOMB_X27_Y20_N10
\inst4|inst6|output[3][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][5]~combout\ = (\inst4|inst5|Equal0~74_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[3][0]~186_combout\)))) # (!\inst4|inst5|Equal0~74_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[3][0]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~74_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[3][0]~186_combout\,
	combout => \inst4|inst6|output[3][5]~combout\);

-- Location: FF_X27_Y20_N11
\inst4|inst7|GEN_REG:3:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(5));

-- Location: LCCOMB_X25_Y24_N26
\inst4|inst6|output[11][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[11][0]~185_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~73_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst2|output[11][0]~185_combout\,
	datad => \inst4|inst5|Equal0~73_combout\,
	combout => \inst4|inst6|output[11][5]~combout\);

-- Location: FF_X25_Y24_N27
\inst4|inst7|GEN_REG:11:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[11]~clkctrl_outclk\,
	d => \inst4|inst6|output[11][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(5));

-- Location: LCCOMB_X25_Y24_N4
\inst4|inst5|outputs[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~119_combout\ = (\inst5|Mux19~combout\ & (((\inst4|inst7|GEN_REG:11:REGX|Q\(5)) # (\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(5) & ((!\inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|Q\(5),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:11:REGX|Q\(5),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[5]~119_combout\);

-- Location: LCCOMB_X25_Y24_N30
\inst4|inst5|outputs[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~120_combout\ = (\inst4|inst5|outputs[5]~119_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(5)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[5]~119_combout\ & (((\inst4|inst7|GEN_REG:7:REGX|Q\(5) & \inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:7:REGX|Q\(5),
	datac => \inst4|inst5|outputs[5]~119_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[5]~120_combout\);

-- Location: LCCOMB_X23_Y23_N22
\inst4|inst5|outputs[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~121_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[5]~118_combout\) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst5|outputs[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~118_combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[5]~120_combout\,
	combout => \inst4|inst5|outputs[5]~121_combout\);

-- Location: LCCOMB_X29_Y22_N16
\inst4|inst6|output[51][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~78_combout\) # ((\inst4|inst2|output[51][0]~190_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst4|inst2|output[51][0]~190_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~78_combout\,
	datac => \inst4|inst2|output[51][0]~190_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[51][5]~combout\);

-- Location: FF_X29_Y22_N17
\inst4|inst7|GEN_REG:51:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(5));

-- Location: LCCOMB_X27_Y22_N18
\inst4|inst6|output[55][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[55][0]~189_combout\) # ((\inst4|inst5|Equal0~77_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (((\inst4|inst5|Equal0~77_combout\ & \inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst2|output[55][0]~189_combout\,
	datac => \inst4|inst5|Equal0~77_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[55][5]~combout\);

-- Location: FF_X27_Y22_N19
\inst4|inst7|GEN_REG:55:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(5));

-- Location: LCCOMB_X23_Y23_N14
\inst4|inst5|outputs[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~122_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(5)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|Q\(5),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~122_combout\);

-- Location: LCCOMB_X25_Y23_N28
\inst4|inst6|output[59][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~76_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[59][0]~188_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[59][0]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~76_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[59][0]~188_combout\,
	combout => \inst4|inst6|output[59][5]~combout\);

-- Location: FF_X25_Y23_N29
\inst4|inst7|GEN_REG:59:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(5));

-- Location: LCCOMB_X27_Y24_N26
\inst4|inst6|output[63][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~79_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[63][0]~191_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[63][0]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~79_combout\,
	datad => \inst4|inst2|output[63][0]~191_combout\,
	combout => \inst4|inst6|output[63][5]~combout\);

-- Location: FF_X27_Y24_N27
\inst4|inst7|GEN_REG:63:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(5));

-- Location: LCCOMB_X24_Y23_N18
\inst4|inst5|outputs[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~123_combout\ = (\inst4|inst5|outputs[5]~122_combout\ & (((\inst4|inst7|GEN_REG:63:REGX|Q\(5)) # (!\inst5|Mux19~combout\)))) # (!\inst4|inst5|outputs[5]~122_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(5) & 
-- ((\inst5|Mux19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~122_combout\,
	datab => \inst4|inst7|GEN_REG:59:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:63:REGX|Q\(5),
	datad => \inst5|Mux19~combout\,
	combout => \inst4|inst5|outputs[5]~123_combout\);

-- Location: LCCOMB_X23_Y23_N10
\inst4|inst5|outputs[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~124_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[5]~121_combout\ & ((\inst4|inst5|outputs[5]~123_combout\))) # (!\inst4|inst5|outputs[5]~121_combout\ & (\inst4|inst5|outputs[5]~116_combout\)))) # 
-- (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[5]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst5|outputs[5]~116_combout\,
	datac => \inst4|inst5|outputs[5]~121_combout\,
	datad => \inst4|inst5|outputs[5]~123_combout\,
	combout => \inst4|inst5|outputs[5]~124_combout\);

-- Location: LCCOMB_X32_Y20_N16
\inst4|inst6|output[48][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][5]~combout\ = (\inst4|inst2|output[48][0]~171_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst4|inst5|Equal0~59_combout\ & \inst8|dataOut[5]~10_combout\)))) # (!\inst4|inst2|output[48][0]~171_combout\ & 
-- (\inst4|inst5|Equal0~59_combout\ & (\inst8|dataOut[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[48][0]~171_combout\,
	datab => \inst4|inst5|Equal0~59_combout\,
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[48][5]~combout\);

-- Location: FF_X32_Y20_N17
\inst4|inst7|GEN_REG:48:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(5));

-- Location: LCCOMB_X27_Y21_N16
\inst4|inst6|output[16][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][5]~combout\ = (\inst4|inst2|output[16][0]~168_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~56_combout\)))) # (!\inst4|inst2|output[16][0]~168_combout\ & 
-- (((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[16][0]~168_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst5|Equal0~56_combout\,
	combout => \inst4|inst6|output[16][5]~combout\);

-- Location: FF_X27_Y21_N17
\inst4|inst7|GEN_REG:16:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[16]~clkctrl_outclk\,
	d => \inst4|inst6|output[16][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(5));

-- Location: LCCOMB_X28_Y19_N4
\inst4|inst6|output[32][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~57_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[32][0]~169_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[32][0]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~57_combout\,
	datad => \inst4|inst2|output[32][0]~169_combout\,
	combout => \inst4|inst6|output[32][5]~combout\);

-- Location: FF_X28_Y19_N5
\inst4|inst7|GEN_REG:32:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(5));

-- Location: LCCOMB_X28_Y20_N16
\inst4|inst6|output[0][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][5]~combout\ = (\inst4|inst2|output[0][0]~170_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~58_combout\)))) # (!\inst4|inst2|output[0][0]~170_combout\ & 
-- (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[0][0]~170_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst5|Equal0~58_combout\,
	combout => \inst4|inst6|output[0][5]~combout\);

-- Location: FF_X28_Y20_N17
\inst4|inst7|GEN_REG:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[0]~clkctrl_outclk\,
	d => \inst4|inst6|output[0][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(5));

-- Location: LCCOMB_X32_Y18_N30
\inst4|inst5|outputs[5]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~108_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(5)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((\inst4|inst7|GEN_REG:0:REGX|Q\(5) & !\inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:0:REGX|Q\(5),
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~108_combout\);

-- Location: LCCOMB_X32_Y18_N0
\inst4|inst5|outputs[5]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~109_combout\ = (\inst4|inst5|outputs[5]~108_combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(5)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[5]~108_combout\ & (((\inst4|inst7|GEN_REG:16:REGX|Q\(5) & 
-- \inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:16:REGX|Q\(5),
	datac => \inst4|inst5|outputs[5]~108_combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~109_combout\);

-- Location: LCCOMB_X28_Y18_N20
\inst4|inst6|output[56][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][5]~combout\ = (\inst4|inst2|output[56][0]~167_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst4|inst5|Equal0~55_combout\ & \inst8|dataOut[5]~10_combout\)))) # (!\inst4|inst2|output[56][0]~167_combout\ & 
-- (\inst4|inst5|Equal0~55_combout\ & ((\inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[56][0]~167_combout\,
	datab => \inst4|inst5|Equal0~55_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[56][5]~combout\);

-- Location: FF_X28_Y18_N21
\inst4|inst7|GEN_REG:56:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(5));

-- Location: LCCOMB_X26_Y18_N26
\inst4|inst6|output[40][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[40][0]~164_combout\) # ((\inst4|inst5|Equal0~52_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (((\inst4|inst5|Equal0~52_combout\ & \inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst2|output[40][0]~164_combout\,
	datac => \inst4|inst5|Equal0~52_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[40][5]~combout\);

-- Location: FF_X26_Y18_N27
\inst4|inst7|GEN_REG:40:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(5));

-- Location: LCCOMB_X24_Y22_N28
\inst4|inst6|output[24][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][5]~combout\ = (\inst4|inst5|Equal0~53_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[24][0]~165_combout\)))) # (!\inst4|inst5|Equal0~53_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[24][0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~53_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst2|output[24][0]~165_combout\,
	combout => \inst4|inst6|output[24][5]~combout\);

-- Location: FF_X24_Y22_N29
\inst4|inst7|GEN_REG:24:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(5));

-- Location: LCCOMB_X29_Y19_N8
\inst4|inst6|output[8][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[8][0]~166_combout\) # ((\inst4|inst5|Equal0~54_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (((\inst4|inst5|Equal0~54_combout\ & \inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst2|output[8][0]~166_combout\,
	datac => \inst4|inst5|Equal0~54_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[8][5]~combout\);

-- Location: FF_X29_Y19_N9
\inst4|inst7|GEN_REG:8:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(5));

-- Location: LCCOMB_X32_Y18_N18
\inst4|inst5|outputs[5]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~106_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:24:REGX|Q\(5))) # (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:24:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:8:REGX|Q\(5),
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~106_combout\);

-- Location: LCCOMB_X32_Y18_N20
\inst4|inst5|outputs[5]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~107_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[5]~106_combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(5))) # (!\inst4|inst5|outputs[5]~106_combout\ & ((\inst4|inst7|GEN_REG:40:REGX|Q\(5)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[5]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:40:REGX|Q\(5),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[5]~106_combout\,
	combout => \inst4|inst5|outputs[5]~107_combout\);

-- Location: LCCOMB_X32_Y18_N26
\inst4|inst5|outputs[5]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~110_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~107_combout\))) # (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[5]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[5]~109_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[5]~107_combout\,
	combout => \inst4|inst5|outputs[5]~110_combout\);

-- Location: LCCOMB_X30_Y21_N20
\inst4|inst6|output[60][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~63_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[60][0]~175_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[60][0]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~63_combout\,
	datad => \inst4|inst2|output[60][0]~175_combout\,
	combout => \inst4|inst6|output[60][5]~combout\);

-- Location: FF_X30_Y21_N21
\inst4|inst7|GEN_REG:60:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(5));

-- Location: LCCOMB_X31_Y23_N24
\inst4|inst6|output[28][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~61_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[28][0]~173_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[28][0]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~61_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[28][0]~173_combout\,
	combout => \inst4|inst6|output[28][5]~combout\);

-- Location: FF_X31_Y23_N25
\inst4|inst7|GEN_REG:28:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(5));

-- Location: LCCOMB_X28_Y22_N0
\inst4|inst5|outputs[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~111_combout\ = (\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\) # ((\inst4|inst7|GEN_REG:28:REGX|Q\(5))))) # (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~111_combout\);

-- Location: LCCOMB_X31_Y20_N18
\inst4|inst6|output[44][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][5]~combout\ = (\inst4|inst2|output[44][0]~172_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst4|inst5|Equal0~60_combout\ & \inst8|dataOut[5]~10_combout\)))) # (!\inst4|inst2|output[44][0]~172_combout\ & 
-- (\inst4|inst5|Equal0~60_combout\ & ((\inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[44][0]~172_combout\,
	datab => \inst4|inst5|Equal0~60_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[44][5]~combout\);

-- Location: FF_X31_Y20_N19
\inst4|inst7|GEN_REG:44:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(5));

-- Location: LCCOMB_X32_Y18_N4
\inst4|inst5|outputs[5]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~112_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[5]~111_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(5))) # (!\inst4|inst5|outputs[5]~111_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(5)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[5]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|Q\(5),
	datab => \inst5|Mux17~combout\,
	datac => \inst4|inst5|outputs[5]~111_combout\,
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~112_combout\);

-- Location: LCCOMB_X26_Y17_N30
\inst4|inst6|output[52][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][5]~combout\ = (\inst4|inst5|Equal0~51_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[52][0]~163_combout\)))) # (!\inst4|inst5|Equal0~51_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[52][0]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~51_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst2|output[52][0]~163_combout\,
	combout => \inst4|inst6|output[52][5]~combout\);

-- Location: FF_X26_Y17_N31
\inst4|inst7|GEN_REG:52:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(5));

-- Location: LCCOMB_X28_Y17_N8
\inst4|inst6|output[36][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][5]~combout\ = (\inst4|inst2|output[36][0]~161_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~49_combout\)))) # (!\inst4|inst2|output[36][0]~161_combout\ & 
-- (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[36][0]~161_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst5|Equal0~49_combout\,
	combout => \inst4|inst6|output[36][5]~combout\);

-- Location: FF_X28_Y17_N9
\inst4|inst7|GEN_REG:36:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(5));

-- Location: LCCOMB_X25_Y17_N26
\inst4|inst6|output[4][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~50_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[4][0]~162_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[4][0]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~50_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[4][0]~162_combout\,
	combout => \inst4|inst6|output[4][5]~combout\);

-- Location: FF_X25_Y17_N27
\inst4|inst7|GEN_REG:4:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(5));

-- Location: LCCOMB_X25_Y15_N2
\inst4|inst5|outputs[5]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~104_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:36:REGX|Q\(5))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:4:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|Q\(5),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:4:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~104_combout\);

-- Location: LCCOMB_X30_Y19_N6
\inst4|inst6|output[20][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~48_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[20][0]~160_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst4|inst2|output[20][0]~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst2|output[20][0]~160_combout\,
	datad => \inst4|inst5|Equal0~48_combout\,
	combout => \inst4|inst6|output[20][5]~combout\);

-- Location: FF_X30_Y19_N7
\inst4|inst7|GEN_REG:20:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[20]~clkctrl_outclk\,
	d => \inst4|inst6|output[20][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(5));

-- Location: LCCOMB_X32_Y18_N8
\inst4|inst5|outputs[5]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~105_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[5]~104_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(5))) # (!\inst4|inst5|outputs[5]~104_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(5)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[5]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|Q\(5),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst5|outputs[5]~104_combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~105_combout\);

-- Location: LCCOMB_X32_Y18_N14
\inst4|inst5|outputs[5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~113_combout\ = (\inst4|inst5|outputs[5]~110_combout\ & ((\inst4|inst5|outputs[5]~112_combout\) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[5]~110_combout\ & (((\inst4|inst5|outputs[5]~105_combout\ & 
-- \inst5|Mux20~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~110_combout\,
	datab => \inst4|inst5|outputs[5]~112_combout\,
	datac => \inst4|inst5|outputs[5]~105_combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[5]~113_combout\);

-- Location: LCCOMB_X28_Y18_N26
\inst4|inst6|output[57][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][5]~combout\ = (\inst4|inst5|Equal0~35_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst4|inst2|output[57][0]~147_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst4|inst5|Equal0~35_combout\ & 
-- (\inst4|inst2|output[57][0]~147_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~35_combout\,
	datab => \inst4|inst2|output[57][0]~147_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[57][5]~combout\);

-- Location: FF_X28_Y18_N27
\inst4|inst7|GEN_REG:57:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(5));

-- Location: LCCOMB_X24_Y18_N26
\inst4|inst6|output[25][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~32_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[25][0]~144_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[25][0]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~32_combout\,
	datad => \inst4|inst2|output[25][0]~144_combout\,
	combout => \inst4|inst6|output[25][5]~combout\);

-- Location: FF_X24_Y18_N27
\inst4|inst7|GEN_REG:25:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(5));

-- Location: LCCOMB_X26_Y18_N28
\inst4|inst6|output[41][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~33_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[41][0]~145_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[41][0]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~33_combout\,
	datad => \inst4|inst2|output[41][0]~145_combout\,
	combout => \inst4|inst6|output[41][5]~combout\);

-- Location: FF_X26_Y18_N29
\inst4|inst7|GEN_REG:41:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(5));

-- Location: LCCOMB_X29_Y19_N24
\inst4|inst6|output[9][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[9][0]~146_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~34_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~34_combout\,
	datad => \inst4|inst2|output[9][0]~146_combout\,
	combout => \inst4|inst6|output[9][5]~combout\);

-- Location: FF_X29_Y19_N25
\inst4|inst7|GEN_REG:9:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(5));

-- Location: LCCOMB_X19_Y17_N0
\inst4|inst5|outputs[5]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~94_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(5)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:9:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:41:REGX|Q\(5),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:9:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~94_combout\);

-- Location: LCCOMB_X19_Y17_N26
\inst4|inst5|outputs[5]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~95_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[5]~94_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(5))) # (!\inst4|inst5|outputs[5]~94_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(5)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[5]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:25:REGX|Q\(5),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[5]~94_combout\,
	combout => \inst4|inst5|outputs[5]~95_combout\);

-- Location: LCCOMB_X30_Y21_N14
\inst4|inst6|output[61][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~47_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[61][0]~159_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[61][0]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~47_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][5]~combout\);

-- Location: FF_X30_Y21_N15
\inst4|inst7|GEN_REG:61:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(5));

-- Location: LCCOMB_X31_Y23_N28
\inst4|inst6|output[29][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~44_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[29][0]~156_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[29][0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~44_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[29][0]~156_combout\,
	combout => \inst4|inst6|output[29][5]~combout\);

-- Location: FF_X31_Y23_N29
\inst4|inst7|GEN_REG:29:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(5));

-- Location: LCCOMB_X31_Y20_N16
\inst4|inst6|output[45][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][5]~combout\ = (\inst4|inst2|output[45][0]~157_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst4|inst5|Equal0~45_combout\ & \inst8|dataOut[5]~10_combout\)))) # (!\inst4|inst2|output[45][0]~157_combout\ & 
-- (\inst4|inst5|Equal0~45_combout\ & ((\inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[45][0]~157_combout\,
	datab => \inst4|inst5|Equal0~45_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[45][5]~combout\);

-- Location: FF_X31_Y20_N17
\inst4|inst7|GEN_REG:45:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(5));

-- Location: LCCOMB_X32_Y19_N14
\inst4|inst6|output[13][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][5]~combout\ = (\inst4|inst5|Equal0~46_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[13][0]~158_combout\)))) # (!\inst4|inst5|Equal0~46_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[13][0]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~46_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[13][0]~158_combout\,
	combout => \inst4|inst6|output[13][5]~combout\);

-- Location: FF_X32_Y19_N15
\inst4|inst7|GEN_REG:13:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[13]~clkctrl_outclk\,
	d => \inst4|inst6|output[13][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(5));

-- Location: LCCOMB_X31_Y19_N6
\inst4|inst5|outputs[5]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~101_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(5))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|Q\(5),
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst7|GEN_REG:13:REGX|Q\(5),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~101_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst4|inst5|outputs[5]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~102_combout\ = (\inst4|inst5|outputs[5]~101_combout\ & ((\inst4|inst7|GEN_REG:61:REGX|Q\(5)) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[5]~101_combout\ & (((\inst4|inst7|GEN_REG:29:REGX|Q\(5) & 
-- \inst5|Mux18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:29:REGX|Q\(5),
	datac => \inst4|inst5|outputs[5]~101_combout\,
	datad => \inst5|Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~102_combout\);

-- Location: LCCOMB_X23_Y18_N30
\inst4|inst6|output[53][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[53][0]~151_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~39_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~39_combout\,
	datad => \inst4|inst2|output[53][0]~151_combout\,
	combout => \inst4|inst6|output[53][5]~combout\);

-- Location: FF_X23_Y18_N31
\inst4|inst7|GEN_REG:53:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(5));

-- Location: LCCOMB_X28_Y17_N10
\inst4|inst6|output[37][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][5]~combout\ = (\inst4|inst2|output[37][0]~148_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst4|inst5|Equal0~36_combout\ & \inst8|dataOut[5]~10_combout\)))) # (!\inst4|inst2|output[37][0]~148_combout\ & 
-- (\inst4|inst5|Equal0~36_combout\ & ((\inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[37][0]~148_combout\,
	datab => \inst4|inst5|Equal0~36_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[37][5]~combout\);

-- Location: FF_X28_Y17_N11
\inst4|inst7|GEN_REG:37:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(5));

-- Location: LCCOMB_X23_Y17_N8
\inst4|inst6|output[21][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~37_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[21][0]~149_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[21][0]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~37_combout\,
	datad => \inst4|inst2|output[21][0]~149_combout\,
	combout => \inst4|inst6|output[21][5]~combout\);

-- Location: FF_X23_Y17_N9
\inst4|inst7|GEN_REG:21:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[21]~clkctrl_outclk\,
	d => \inst4|inst6|output[21][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(5));

-- Location: LCCOMB_X25_Y17_N30
\inst4|inst6|output[5][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[5][0]~150_combout\) # ((\inst4|inst5|Equal0~38_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (((\inst4|inst5|Equal0~38_combout\ & \inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst2|output[5][0]~150_combout\,
	datac => \inst4|inst5|Equal0~38_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[5][5]~combout\);

-- Location: FF_X25_Y17_N31
\inst4|inst7|GEN_REG:5:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(5));

-- Location: LCCOMB_X19_Y17_N20
\inst4|inst5|outputs[5]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~96_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(5)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:5:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:21:REGX|Q\(5),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~96_combout\);

-- Location: LCCOMB_X19_Y17_N6
\inst4|inst5|outputs[5]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~97_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[5]~96_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(5))) # (!\inst4|inst5|outputs[5]~96_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(5)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[5]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:37:REGX|Q\(5),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[5]~96_combout\,
	combout => \inst4|inst5|outputs[5]~97_combout\);

-- Location: LCCOMB_X28_Y19_N8
\inst4|inst6|output[33][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~40_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[33][0]~152_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[33][0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~40_combout\,
	datad => \inst4|inst2|output[33][0]~152_combout\,
	combout => \inst4|inst6|output[33][5]~combout\);

-- Location: FF_X28_Y19_N9
\inst4|inst7|GEN_REG:33:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(5));

-- Location: LCCOMB_X32_Y20_N26
\inst4|inst6|output[49][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~43_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[49][0]~155_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[49][0]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~43_combout\,
	datad => \inst4|inst2|output[49][0]~155_combout\,
	combout => \inst4|inst6|output[49][5]~combout\);

-- Location: FF_X32_Y20_N27
\inst4|inst7|GEN_REG:49:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(5));

-- Location: LCCOMB_X29_Y17_N4
\inst4|inst6|output[17][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][5]~combout\ = (\inst4|inst5|Equal0~41_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst4|inst2|output[17][0]~153_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst4|inst5|Equal0~41_combout\ & 
-- (((\inst4|inst2|output[17][0]~153_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~41_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst2|output[17][0]~153_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[17][5]~combout\);

-- Location: FF_X29_Y17_N5
\inst4|inst7|GEN_REG:17:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[17]~clkctrl_outclk\,
	d => \inst4|inst6|output[17][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(5));

-- Location: LCCOMB_X20_Y17_N24
\inst4|inst6|output[1][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][5]~combout\ = (\inst4|inst5|Equal0~42_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[1][0]~154_combout\)))) # (!\inst4|inst5|Equal0~42_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[1][0]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~42_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[1][0]~154_combout\,
	combout => \inst4|inst6|output[1][5]~combout\);

-- Location: FF_X20_Y17_N25
\inst4|inst7|GEN_REG:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[1]~clkctrl_outclk\,
	d => \inst4|inst6|output[1][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(5));

-- Location: LCCOMB_X19_Y17_N16
\inst4|inst5|outputs[5]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~98_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(5)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:1:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:17:REGX|Q\(5),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:1:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~98_combout\);

-- Location: LCCOMB_X19_Y17_N18
\inst4|inst5|outputs[5]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~99_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[5]~98_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(5)))) # (!\inst4|inst5|outputs[5]~98_combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(5))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[5]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:33:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:49:REGX|Q\(5),
	datad => \inst4|inst5|outputs[5]~98_combout\,
	combout => \inst4|inst5|outputs[5]~99_combout\);

-- Location: LCCOMB_X19_Y17_N28
\inst4|inst5|outputs[5]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~100_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst5|outputs[5]~97_combout\)) # (!\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[5]~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~97_combout\,
	datab => \inst4|inst5|outputs[5]~99_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[5]~100_combout\);

-- Location: LCCOMB_X19_Y17_N30
\inst4|inst5|outputs[5]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~103_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~100_combout\ & ((\inst4|inst5|outputs[5]~102_combout\))) # (!\inst4|inst5|outputs[5]~100_combout\ & (\inst4|inst5|outputs[5]~95_combout\)))) # 
-- (!\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[5]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~95_combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst5|outputs[5]~102_combout\,
	datad => \inst4|inst5|outputs[5]~100_combout\,
	combout => \inst4|inst5|outputs[5]~103_combout\);

-- Location: LCCOMB_X23_Y23_N28
\inst4|inst5|outputs[5]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~114_combout\ = (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\)))) # (!\inst5|Mux21~combout\ & ((\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~103_combout\))) # (!\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[5]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux21~combout\,
	datab => \inst4|inst5|outputs[5]~113_combout\,
	datac => \inst5|Mux22~combout\,
	datad => \inst4|inst5|outputs[5]~103_combout\,
	combout => \inst4|inst5|outputs[5]~114_combout\);

-- Location: LCCOMB_X24_Y22_N0
\inst4|inst6|output[10][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][5]~combout\ = (\inst4|inst5|Equal0~17_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[10][0]~136_combout\)))) # (!\inst4|inst5|Equal0~17_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst4|inst2|output[10][0]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~17_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst2|output[10][0]~136_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[10][5]~combout\);

-- Location: FF_X24_Y22_N1
\inst4|inst7|GEN_REG:10:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[10]~clkctrl_outclk\,
	d => \inst4|inst6|output[10][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(5));

-- Location: LCCOMB_X27_Y19_N0
\inst4|inst6|output[14][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][5]~combout\ = (\inst4|inst5|Equal0~23_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[14][0]~139_combout\)))) # (!\inst4|inst5|Equal0~23_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[14][0]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~23_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst2|output[14][0]~139_combout\,
	combout => \inst4|inst6|output[14][5]~combout\);

-- Location: FF_X27_Y19_N1
\inst4|inst7|GEN_REG:14:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[14]~clkctrl_outclk\,
	d => \inst4|inst6|output[14][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(5));

-- Location: LCCOMB_X23_Y21_N0
\inst4|inst6|output[6][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[6][0]~137_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~19_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~19_combout\,
	datad => \inst4|inst2|output[6][0]~137_combout\,
	combout => \inst4|inst6|output[6][5]~combout\);

-- Location: FF_X23_Y21_N1
\inst4|inst7|GEN_REG:6:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(5));

-- Location: LCCOMB_X23_Y21_N30
\inst4|inst6|output[2][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][5]~combout\ = (\inst4|inst2|output[2][0]~138_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~21_combout\)))) # (!\inst4|inst2|output[2][0]~138_combout\ & 
-- (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[2][0]~138_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst5|Equal0~21_combout\,
	combout => \inst4|inst6|output[2][5]~combout\);

-- Location: FF_X23_Y21_N31
\inst4|inst7|GEN_REG:2:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(5));

-- Location: LCCOMB_X19_Y20_N18
\inst4|inst5|outputs[5]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~88_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:6:REGX|Q\(5))) # (!\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|Q\(5),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:2:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~88_combout\);

-- Location: LCCOMB_X19_Y20_N28
\inst4|inst5|outputs[5]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~89_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~88_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(5)))) # (!\inst4|inst5|outputs[5]~88_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(5))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[5]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|Q\(5),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(5),
	datad => \inst4|inst5|outputs[5]~88_combout\,
	combout => \inst4|inst5|outputs[5]~89_combout\);

-- Location: LCCOMB_X27_Y21_N6
\inst4|inst6|output[46][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][5]~combout\ = (\inst4|inst5|Equal0~15_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[46][0]~135_combout\)))) # (!\inst4|inst5|Equal0~15_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[46][0]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~15_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst2|output[46][0]~135_combout\,
	combout => \inst4|inst6|output[46][5]~combout\);

-- Location: FF_X27_Y21_N7
\inst4|inst7|GEN_REG:46:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(5));

-- Location: LCCOMB_X24_Y19_N4
\inst4|inst6|output[42][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][5]~combout\ = (\inst4|inst2|output[42][0]~133_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~11_combout\)))) # (!\inst4|inst2|output[42][0]~133_combout\ & 
-- (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[42][0]~133_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~11_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[42][5]~combout\);

-- Location: FF_X24_Y19_N5
\inst4|inst7|GEN_REG:42:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(5));

-- Location: LCCOMB_X24_Y19_N16
\inst4|inst6|output[34][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[34][0]~134_combout\) # ((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (((\inst4|inst5|Equal0~13_combout\ & \inst8|dataOut[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst2|output[34][0]~134_combout\,
	datac => \inst4|inst5|Equal0~13_combout\,
	datad => \inst8|dataOut[5]~10_combout\,
	combout => \inst4|inst6|output[34][5]~combout\);

-- Location: FF_X24_Y19_N17
\inst4|inst7|GEN_REG:34:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(5));

-- Location: LCCOMB_X19_Y20_N22
\inst4|inst5|outputs[5]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~86_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(5)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:34:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|Q\(5),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~86_combout\);

-- Location: LCCOMB_X26_Y21_N6
\inst4|inst6|output[38][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[38][0]~132_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~9_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~9_combout\,
	datad => \inst4|inst2|output[38][0]~132_combout\,
	combout => \inst4|inst6|output[38][5]~combout\);

-- Location: FF_X26_Y21_N7
\inst4|inst7|GEN_REG:38:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(5));

-- Location: LCCOMB_X19_Y20_N0
\inst4|inst5|outputs[5]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~87_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[5]~86_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(5))) # (!\inst4|inst5|outputs[5]~86_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(5)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[5]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:46:REGX|Q\(5),
	datac => \inst4|inst5|outputs[5]~86_combout\,
	datad => \inst4|inst7|GEN_REG:38:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~87_combout\);

-- Location: LCCOMB_X19_Y20_N14
\inst4|inst5|outputs[5]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~90_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[5]~87_combout\))) # (!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[5]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst5|outputs[5]~89_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[5]~87_combout\,
	combout => \inst4|inst5|outputs[5]~90_combout\);

-- Location: LCCOMB_X27_Y22_N30
\inst4|inst6|output[54][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~25_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[54][0]~140_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[54][0]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~25_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[54][0]~140_combout\,
	combout => \inst4|inst6|output[54][5]~combout\);

-- Location: FF_X27_Y22_N31
\inst4|inst7|GEN_REG:54:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(5));

-- Location: LCCOMB_X27_Y24_N28
\inst4|inst6|output[62][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][5]~combout\ = (\inst4|inst2|output[62][0]~143_combout\ & ((\inst2|altsyncram_component|auto_generated|q_a\(5)) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~31_combout\)))) # (!\inst4|inst2|output[62][0]~143_combout\ & 
-- (((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2|output[62][0]~143_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst5|Equal0~31_combout\,
	combout => \inst4|inst6|output[62][5]~combout\);

-- Location: FF_X27_Y24_N29
\inst4|inst7|GEN_REG:62:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(5));

-- Location: LCCOMB_X29_Y22_N30
\inst4|inst6|output[50][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~29_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[50][0]~142_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[50][0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~29_combout\,
	datad => \inst4|inst2|output[50][0]~142_combout\,
	combout => \inst4|inst6|output[50][5]~combout\);

-- Location: FF_X29_Y22_N31
\inst4|inst7|GEN_REG:50:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(5));

-- Location: LCCOMB_X29_Y23_N4
\inst4|inst6|output[58][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~27_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[58][0]~141_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[58][0]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst4|inst5|Equal0~27_combout\,
	datad => \inst4|inst2|output[58][0]~141_combout\,
	combout => \inst4|inst6|output[58][5]~combout\);

-- Location: FF_X29_Y23_N5
\inst4|inst7|GEN_REG:58:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(5));

-- Location: LCCOMB_X24_Y23_N10
\inst4|inst5|outputs[5]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~91_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(5)))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:50:REGX|Q\(5),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~91_combout\);

-- Location: LCCOMB_X24_Y23_N12
\inst4|inst5|outputs[5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~92_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[5]~91_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(5)))) # (!\inst4|inst5|outputs[5]~91_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(5))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[5]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:54:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:62:REGX|Q\(5),
	datad => \inst4|inst5|outputs[5]~91_combout\,
	combout => \inst4|inst5|outputs[5]~92_combout\);

-- Location: LCCOMB_X26_Y17_N8
\inst4|inst6|output[18][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[18][0]~130_combout\) # ((\inst4|inst5|Equal0~5_combout\ & \inst8|dataOut[5]~10_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst4|inst5|Equal0~5_combout\ & (\inst8|dataOut[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst4|inst5|Equal0~5_combout\,
	datac => \inst8|dataOut[5]~10_combout\,
	datad => \inst4|inst2|output[18][0]~130_combout\,
	combout => \inst4|inst6|output[18][5]~combout\);

-- Location: FF_X26_Y17_N9
\inst4|inst7|GEN_REG:18:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[18]~clkctrl_outclk\,
	d => \inst4|inst6|output[18][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(5));

-- Location: LCCOMB_X27_Y23_N4
\inst4|inst6|output[22][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][5]~combout\ = (\inst8|dataOut[5]~10_combout\ & ((\inst4|inst5|Equal0~3_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[22][0]~129_combout\)))) # (!\inst8|dataOut[5]~10_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst4|inst2|output[22][0]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~10_combout\,
	datab => \inst4|inst5|Equal0~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst4|inst2|output[22][0]~129_combout\,
	combout => \inst4|inst6|output[22][5]~combout\);

-- Location: FF_X27_Y23_N5
\inst4|inst7|GEN_REG:22:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[22]~clkctrl_outclk\,
	d => \inst4|inst6|output[22][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(5));

-- Location: LCCOMB_X23_Y23_N6
\inst4|inst5|outputs[5]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~84_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(5)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(5),
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:22:REGX|Q\(5),
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[5]~84_combout\);

-- Location: LCCOMB_X26_Y23_N24
\inst4|inst6|output[30][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][5]~combout\ = (\inst4|inst5|Equal0~7_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst4|inst2|output[30][0]~131_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst4|inst5|Equal0~7_combout\ & 
-- (((\inst4|inst2|output[30][0]~131_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~7_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst2|output[30][0]~131_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[30][5]~combout\);

-- Location: FF_X26_Y23_N25
\inst4|inst7|GEN_REG:30:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(5));

-- Location: LCCOMB_X25_Y18_N28
\inst4|inst6|output[26][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][5]~combout\ = (\inst4|inst5|Equal0~1_combout\ & ((\inst8|dataOut[5]~10_combout\) # ((\inst4|inst2|output[26][0]~128_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5))))) # (!\inst4|inst5|Equal0~1_combout\ & 
-- (((\inst4|inst2|output[26][0]~128_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|Equal0~1_combout\,
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst2|output[26][0]~128_combout\,
	datad => \inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst4|inst6|output[26][5]~combout\);

-- Location: FF_X25_Y18_N29
\inst4|inst7|GEN_REG:26:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(5));

-- Location: LCCOMB_X23_Y23_N18
\inst4|inst5|outputs[5]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~85_combout\ = (\inst4|inst5|outputs[5]~84_combout\ & (((\inst4|inst7|GEN_REG:30:REGX|Q\(5))) # (!\inst5|Mux19~combout\))) # (!\inst4|inst5|outputs[5]~84_combout\ & (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~84_combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:30:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(5),
	combout => \inst4|inst5|outputs[5]~85_combout\);

-- Location: LCCOMB_X23_Y23_N0
\inst4|inst5|outputs[5]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~93_combout\ = (\inst4|inst5|outputs[5]~90_combout\ & ((\inst4|inst5|outputs[5]~92_combout\) # ((!\inst5|Mux18~combout\)))) # (!\inst4|inst5|outputs[5]~90_combout\ & (((\inst5|Mux18~combout\ & \inst4|inst5|outputs[5]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~90_combout\,
	datab => \inst4|inst5|outputs[5]~92_combout\,
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[5]~85_combout\,
	combout => \inst4|inst5|outputs[5]~93_combout\);

-- Location: LCCOMB_X23_Y23_N26
\inst4|inst5|outputs[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~125_combout\ = (\inst4|inst5|outputs[5]~114_combout\ & ((\inst4|inst5|outputs[5]~124_combout\) # ((!\inst5|Mux21~combout\)))) # (!\inst4|inst5|outputs[5]~114_combout\ & (((\inst5|Mux21~combout\ & 
-- \inst4|inst5|outputs[5]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[5]~124_combout\,
	datab => \inst4|inst5|outputs[5]~114_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|outputs[5]~93_combout\,
	combout => \inst4|inst5|outputs[5]~125_combout\);

-- Location: FF_X17_Y19_N27
\inst8|AddressR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[13]~42_combout\,
	asdata => \inst4|inst5|outputs[5]~125_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(13));

-- Location: LCCOMB_X16_Y19_N6
\inst8|addressStorage|Q[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[13]~feeder_combout\ = \inst8|AddressR\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(13),
	combout => \inst8|addressStorage|Q[13]~feeder_combout\);

-- Location: FF_X16_Y19_N7
\inst8|addressStorage|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(13));

-- Location: LCCOMB_X17_Y19_N28
\inst8|AddressR[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[14]~44_combout\ = (\inst8|addressStorage|Q\(14) & (\inst8|AddressR[13]~43\ $ (GND))) # (!\inst8|addressStorage|Q\(14) & (!\inst8|AddressR[13]~43\ & VCC))
-- \inst8|AddressR[14]~45\ = CARRY((\inst8|addressStorage|Q\(14) & !\inst8|AddressR[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(14),
	datad => VCC,
	cin => \inst8|AddressR[13]~43\,
	combout => \inst8|AddressR[14]~44_combout\,
	cout => \inst8|AddressR[14]~45\);

-- Location: FF_X17_Y19_N29
\inst8|AddressR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[14]~44_combout\,
	asdata => \inst4|inst5|outputs[6]~83_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(14));

-- Location: LCCOMB_X16_Y19_N4
\inst8|addressStorage|Q[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[14]~feeder_combout\ = \inst8|AddressR\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(14),
	combout => \inst8|addressStorage|Q[14]~feeder_combout\);

-- Location: FF_X16_Y19_N5
\inst8|addressStorage|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(14));

-- Location: LCCOMB_X17_Y19_N30
\inst8|AddressR[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|AddressR[15]~46_combout\ = \inst8|AddressR[14]~45\ $ (\inst8|addressStorage|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst8|addressStorage|Q\(15),
	cin => \inst8|AddressR[14]~45\,
	combout => \inst8|AddressR[15]~46_combout\);

-- Location: FF_X17_Y19_N31
\inst8|AddressR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[15]~46_combout\,
	asdata => \inst4|inst5|outputs[7]~41_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(15));

-- Location: FF_X16_Y19_N17
\inst8|addressStorage|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(15));

-- Location: LCCOMB_X16_Y19_N12
\inst10|outputmux|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~2_combout\ = (!\inst8|addressStorage|Q\(14) & (!\inst8|addressStorage|Q\(15) & (!\inst8|addressStorage|Q\(12) & !\inst8|addressStorage|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(14),
	datab => \inst8|addressStorage|Q\(15),
	datac => \inst8|addressStorage|Q\(12),
	datad => \inst8|addressStorage|Q\(13),
	combout => \inst10|outputmux|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y19_N20
\inst10|outputmux|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~3_combout\ = (\inst10|outputmux|Equal0~2_combout\ & (\inst10|outputmux|Equal0~0_combout\ & \inst10|outputmux|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|outputmux|Equal0~2_combout\,
	datac => \inst10|outputmux|Equal0~0_combout\,
	datad => \inst10|outputmux|Equal0~1_combout\,
	combout => \inst10|outputmux|Equal0~3_combout\);

-- Location: LCCOMB_X20_Y23_N26
\inst8|dataOut[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[7]~1_combout\ = (\inst5|Mux25~0_combout\ & ((!\inst8|dataOut[5]~0_combout\) # (!\inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux25~0_combout\,
	datab => \inst10|outputmux|Equal0~3_combout\,
	datac => \inst8|dataOut[5]~0_combout\,
	combout => \inst8|dataOut[7]~1_combout\);

-- Location: IOIBUF_X34_Y0_N22
\PORT1IN[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(9),
	o => \PORT1IN[9]~input_o\);

-- Location: FF_X20_Y23_N19
\inst10|GEN_REG_sIn:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(1));

-- Location: IOIBUF_X0_Y16_N8
\PORT1IN[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(1),
	o => \PORT1IN[1]~input_o\);

-- Location: FF_X20_Y23_N25
\inst10|GEN_REG_sIn:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(1));

-- Location: LCCOMB_X20_Y23_N24
\inst8|dataOut[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[1]~21_combout\ = (!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~4_combout\ & (\inst10|GEN_REG_sIn:0:REGX|Q\(1) & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(0),
	datab => \inst10|outputmux|Equal0~4_combout\,
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(1),
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \inst8|dataOut[1]~21_combout\);

-- Location: LCCOMB_X20_Y23_N18
\inst8|dataOut[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[1]~22_combout\ = (\inst8|dataOut[7]~1_combout\ & ((\inst8|dataOut[1]~21_combout\) # ((\rtl~0_combout\ & \inst10|GEN_REG_sIn:1:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~1_combout\,
	datab => \rtl~0_combout\,
	datac => \inst10|GEN_REG_sIn:1:REGX|Q\(1),
	datad => \inst8|dataOut[1]~21_combout\,
	combout => \inst8|dataOut[1]~22_combout\);

-- Location: LCCOMB_X20_Y23_N28
\inst8|dataOut[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[1]~23_combout\ = (\inst8|dataOut[1]~22_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~71_combout\) # (\inst1|Add1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~71_combout\,
	datab => \inst1|Add1~87_combout\,
	datac => \inst5|Mux25~0_combout\,
	datad => \inst8|dataOut[1]~22_combout\,
	combout => \inst8|dataOut[1]~23_combout\);

-- Location: LCCOMB_X28_Y24_N6
\inst4|inst6|output[62][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][1]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((\inst4|inst2|output[62][0]~143_combout\) # ((\inst8|dataOut[1]~23_combout\ & \inst4|inst5|Equal0~31_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(1) & (\inst8|dataOut[1]~23_combout\ & ((\inst4|inst5|Equal0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst8|dataOut[1]~23_combout\,
	datac => \inst4|inst2|output[62][0]~143_combout\,
	datad => \inst4|inst5|Equal0~31_combout\,
	combout => \inst4|inst6|output[62][1]~combout\);

-- Location: FF_X28_Y24_N7
\inst4|inst7|GEN_REG:62:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][1]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(1));

-- Location: LCCOMB_X29_Y23_N0
\inst4|inst5|outputs[1]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~259_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(1))) # (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:50:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(1),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~259_combout\);

-- Location: LCCOMB_X26_Y24_N12
\inst4|inst5|outputs[1]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~260_combout\ = (\inst4|inst5|outputs[1]~259_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(1)) # ((!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[1]~259_combout\ & (((\inst5|Mux20~combout\ & 
-- \inst4|inst7|GEN_REG:54:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|Q\(1),
	datab => \inst4|inst5|outputs[1]~259_combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:54:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~260_combout\);

-- Location: LCCOMB_X20_Y18_N26
\inst4|inst5|outputs[1]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~254_combout\ = (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\)) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:42:REGX|Q\(1))) # (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:42:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~254_combout\);

-- Location: LCCOMB_X20_Y18_N4
\inst4|inst5|outputs[1]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~255_combout\ = (\inst4|inst5|outputs[1]~254_combout\ & (((\inst4|inst7|GEN_REG:46:REGX|Q\(1)) # (!\inst5|Mux20~combout\)))) # (!\inst4|inst5|outputs[1]~254_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(1) & (\inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[1]~254_combout\,
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(1),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:46:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~255_combout\);

-- Location: LCCOMB_X21_Y22_N10
\inst4|inst5|outputs[1]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~256_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(1)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:6:REGX|Q\(1),
	datac => \inst5|Mux19~combout\,
	datad => \inst5|Mux20~combout\,
	combout => \inst4|inst5|outputs[1]~256_combout\);

-- Location: LCCOMB_X21_Y22_N20
\inst4|inst5|outputs[1]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~257_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~256_combout\ & (\inst4|inst7|GEN_REG:14:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~256_combout\ & ((\inst4|inst7|GEN_REG:10:REGX|Q\(1)))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[1]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:10:REGX|Q\(1),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[1]~256_combout\,
	combout => \inst4|inst5|outputs[1]~257_combout\);

-- Location: LCCOMB_X26_Y24_N2
\inst4|inst5|outputs[1]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~258_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst5|outputs[1]~255_combout\)) # (!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[1]~257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[1]~255_combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[1]~257_combout\,
	combout => \inst4|inst5|outputs[1]~258_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst4|inst5|outputs[1]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~252_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(1)))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(1),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~252_combout\);

-- Location: LCCOMB_X29_Y21_N30
\inst4|inst5|outputs[1]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~253_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~252_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(1)))) # (!\inst4|inst5|outputs[1]~252_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(1))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[1]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:26:REGX|Q\(1),
	datac => \inst4|inst7|GEN_REG:30:REGX|Q\(1),
	datad => \inst4|inst5|outputs[1]~252_combout\,
	combout => \inst4|inst5|outputs[1]~253_combout\);

-- Location: LCCOMB_X26_Y24_N6
\inst4|inst5|outputs[1]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~261_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[1]~258_combout\ & (\inst4|inst5|outputs[1]~260_combout\)) # (!\inst4|inst5|outputs[1]~258_combout\ & ((\inst4|inst5|outputs[1]~253_combout\))))) # 
-- (!\inst5|Mux18~combout\ & (((\inst4|inst5|outputs[1]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[1]~260_combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst5|outputs[1]~258_combout\,
	datad => \inst4|inst5|outputs[1]~253_combout\,
	combout => \inst4|inst5|outputs[1]~261_combout\);

-- Location: LCCOMB_X26_Y24_N0
\inst4|inst5|outputs[1]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~290_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:55:REGX|Q\(1))))) # (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(1) & (!\inst5|Mux19~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|Q\(1),
	datab => \inst5|Mux20~combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~290_combout\);

-- Location: LCCOMB_X26_Y24_N26
\inst4|inst5|outputs[1]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~291_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~290_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~290_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(1)))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[1]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:59:REGX|Q\(1),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[1]~290_combout\,
	combout => \inst4|inst5|outputs[1]~291_combout\);

-- Location: LCCOMB_X16_Y17_N16
\inst4|inst5|outputs[1]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~287_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\) # (\inst4|inst7|GEN_REG:11:REGX|Q\(1))))) # (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(1) & (!\inst5|Mux20~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst7|GEN_REG:3:REGX|Q\(1),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:11:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~287_combout\);

-- Location: LCCOMB_X16_Y17_N26
\inst4|inst5|outputs[1]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~288_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~287_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(1)))) # (!\inst4|inst5|outputs[1]~287_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(1))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[1]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|Q\(1),
	datab => \inst5|Mux20~combout\,
	datac => \inst4|inst7|GEN_REG:15:REGX|Q\(1),
	datad => \inst4|inst5|outputs[1]~287_combout\,
	combout => \inst4|inst5|outputs[1]~288_combout\);

-- Location: LCCOMB_X21_Y21_N28
\inst4|inst5|outputs[1]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~285_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(1)) # ((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\ & \inst4|inst7|GEN_REG:19:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|Q\(1),
	datab => \inst5|Mux19~combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst7|GEN_REG:19:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~285_combout\);

-- Location: LCCOMB_X21_Y21_N22
\inst4|inst5|outputs[1]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~286_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~285_combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~285_combout\ & ((\inst4|inst7|GEN_REG:23:REGX|Q\(1)))))) # (!\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[1]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:23:REGX|Q\(1),
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[1]~285_combout\,
	combout => \inst4|inst5|outputs[1]~286_combout\);

-- Location: LCCOMB_X26_Y24_N14
\inst4|inst5|outputs[1]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~289_combout\ = (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\)) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[1]~286_combout\))) # (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[1]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst5|Mux18~combout\,
	datac => \inst4|inst5|outputs[1]~288_combout\,
	datad => \inst4|inst5|outputs[1]~286_combout\,
	combout => \inst4|inst5|outputs[1]~289_combout\);

-- Location: LCCOMB_X26_Y24_N18
\inst4|inst5|outputs[1]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~283_combout\ = (\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\) # ((\inst4|inst7|GEN_REG:39:REGX|Q\(1))))) # (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst5|Mux19~combout\,
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(1),
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~283_combout\);

-- Location: LCCOMB_X26_Y24_N28
\inst4|inst5|outputs[1]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~284_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~283_combout\ & (\inst4|inst7|GEN_REG:47:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~283_combout\ & ((\inst4|inst7|GEN_REG:43:REGX|Q\(1)))))) # (!\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[1]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(1),
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[1]~283_combout\,
	combout => \inst4|inst5|outputs[1]~284_combout\);

-- Location: LCCOMB_X26_Y24_N20
\inst4|inst5|outputs[1]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~292_combout\ = (\inst4|inst5|outputs[1]~289_combout\ & ((\inst4|inst5|outputs[1]~291_combout\) # ((!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[1]~289_combout\ & (((\inst5|Mux17~combout\ & 
-- \inst4|inst5|outputs[1]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[1]~291_combout\,
	datab => \inst4|inst5|outputs[1]~289_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst5|outputs[1]~284_combout\,
	combout => \inst4|inst5|outputs[1]~292_combout\);

-- Location: LCCOMB_X29_Y15_N28
\inst4|inst5|outputs[1]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~272_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(1)))) # (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:36:REGX|Q\(1),
	datac => \inst5|Mux18~combout\,
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[1]~272_combout\);

-- Location: LCCOMB_X30_Y25_N16
\inst4|inst5|outputs[1]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~273_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[1]~272_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~272_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(1)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[1]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:52:REGX|Q\(1),
	datac => \inst4|inst5|outputs[1]~272_combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~273_combout\);

-- Location: LCCOMB_X30_Y25_N18
\inst4|inst5|outputs[1]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~274_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(1)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:8:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:24:REGX|Q\(1),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~274_combout\);

-- Location: LCCOMB_X30_Y25_N20
\inst4|inst5|outputs[1]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~275_combout\ = (\inst4|inst5|outputs[1]~274_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(1)) # (!\inst5|Mux17~combout\)))) # (!\inst4|inst5|outputs[1]~274_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(1) & (\inst5|Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|Q\(1),
	datab => \inst4|inst5|outputs[1]~274_combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~275_combout\);

-- Location: LCCOMB_X30_Y25_N22
\inst4|inst5|outputs[1]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~276_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(1))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(1),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~276_combout\);

-- Location: LCCOMB_X30_Y25_N24
\inst4|inst5|outputs[1]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~277_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[1]~276_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~276_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(1)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[1]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:48:REGX|Q\(1),
	datac => \inst4|inst5|outputs[1]~276_combout\,
	datad => \inst4|inst7|GEN_REG:16:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~277_combout\);

-- Location: LCCOMB_X30_Y25_N26
\inst4|inst5|outputs[1]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~278_combout\ = (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)))) # (!\inst5|Mux20~combout\ & ((\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~275_combout\)) # (!\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[1]~277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[1]~275_combout\,
	datac => \inst5|Mux19~combout\,
	datad => \inst4|inst5|outputs[1]~277_combout\,
	combout => \inst4|inst5|outputs[1]~278_combout\);

-- Location: LCCOMB_X31_Y21_N14
\inst4|inst5|outputs[1]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~279_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:28:REGX|Q\(1)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\ & \inst4|inst7|GEN_REG:12:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:28:REGX|Q\(1),
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~279_combout\);

-- Location: LCCOMB_X31_Y21_N16
\inst4|inst5|outputs[1]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~280_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[1]~279_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~279_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(1)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[1]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:60:REGX|Q\(1),
	datac => \inst4|inst5|outputs[1]~279_combout\,
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~280_combout\);

-- Location: LCCOMB_X30_Y25_N28
\inst4|inst5|outputs[1]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~281_combout\ = (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~278_combout\ & ((\inst4|inst5|outputs[1]~280_combout\))) # (!\inst4|inst5|outputs[1]~278_combout\ & (\inst4|inst5|outputs[1]~273_combout\)))) # 
-- (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[1]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux20~combout\,
	datab => \inst4|inst5|outputs[1]~273_combout\,
	datac => \inst4|inst5|outputs[1]~278_combout\,
	datad => \inst4|inst5|outputs[1]~280_combout\,
	combout => \inst4|inst5|outputs[1]~281_combout\);

-- Location: LCCOMB_X31_Y19_N16
\inst4|inst5|outputs[1]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~262_combout\ = (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & ((\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:41:REGX|Q\(1))) # (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:9:REGX|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|Q\(1),
	datab => \inst5|Mux18~combout\,
	datac => \inst5|Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:9:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~262_combout\);

-- Location: LCCOMB_X31_Y19_N4
\inst4|inst5|outputs[1]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~263_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[1]~262_combout\ & ((\inst4|inst7|GEN_REG:57:REGX|Q\(1)))) # (!\inst4|inst5|outputs[1]~262_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(1))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[1]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:57:REGX|Q\(1),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[1]~262_combout\,
	combout => \inst4|inst5|outputs[1]~263_combout\);

-- Location: LCCOMB_X31_Y24_N18
\inst4|inst5|outputs[1]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~269_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:45:REGX|Q\(1)) # ((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:13:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(1),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~269_combout\);

-- Location: LCCOMB_X31_Y24_N4
\inst4|inst5|outputs[1]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~270_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[1]~269_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~269_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(1)))))) # (!\inst5|Mux18~combout\ & 
-- (((\inst4|inst5|outputs[1]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(1),
	datab => \inst4|inst7|GEN_REG:29:REGX|Q\(1),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst5|outputs[1]~269_combout\,
	combout => \inst4|inst5|outputs[1]~270_combout\);

-- Location: LCCOMB_X31_Y24_N28
\inst4|inst5|outputs[1]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~266_combout\ = (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) # (!\inst5|Mux17~combout\ & ((\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(1)))) # (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:1:REGX|Q\(1),
	datac => \inst5|Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:17:REGX|Q\(1),
	combout => \inst4|inst5|outputs[1]~266_combout\);

-- Location: LCCOMB_X31_Y24_N14
\inst4|inst5|outputs[1]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~267_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[1]~266_combout\ & (\inst4|inst7|GEN_REG:49:REGX|Q\(1))) # (!\inst4|inst5|outputs[1]~266_combout\ & ((\inst4|inst7|GEN_REG:33:REGX|Q\(1)))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[1]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:49:REGX|Q\(1),
	datac => \inst4|inst7|GEN_REG:33:REGX|Q\(1),
	datad => \inst4|inst5|outputs[1]~266_combout\,
	combout => \inst4|inst5|outputs[1]~267_combout\);

-- Location: LCCOMB_X31_Y24_N0
\inst4|inst5|outputs[1]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~264_combout\ = (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(1)) # ((\inst5|Mux17~combout\)))) # (!\inst5|Mux18~combout\ & (((\inst4|inst7|GEN_REG:5:REGX|Q\(1) & !\inst5|Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux18~combout\,
	datab => \inst4|inst7|GEN_REG:21:REGX|Q\(1),
	datac => \inst4|inst7|GEN_REG:5:REGX|Q\(1),
	datad => \inst5|Mux17~combout\,
	combout => \inst4|inst5|outputs[1]~264_combout\);

-- Location: LCCOMB_X31_Y24_N2
\inst4|inst5|outputs[1]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~265_combout\ = (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[1]~264_combout\ & ((\inst4|inst7|GEN_REG:53:REGX|Q\(1)))) # (!\inst4|inst5|outputs[1]~264_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(1))))) # (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[1]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux17~combout\,
	datab => \inst4|inst7|GEN_REG:37:REGX|Q\(1),
	datac => \inst4|inst7|GEN_REG:53:REGX|Q\(1),
	datad => \inst4|inst5|outputs[1]~264_combout\,
	combout => \inst4|inst5|outputs[1]~265_combout\);

-- Location: LCCOMB_X31_Y24_N16
\inst4|inst5|outputs[1]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~268_combout\ = (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) # (!\inst5|Mux19~combout\ & ((\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~265_combout\))) # (!\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[1]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[1]~267_combout\,
	datac => \inst5|Mux20~combout\,
	datad => \inst4|inst5|outputs[1]~265_combout\,
	combout => \inst4|inst5|outputs[1]~268_combout\);

-- Location: LCCOMB_X31_Y24_N22
\inst4|inst5|outputs[1]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~271_combout\ = (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~268_combout\ & ((\inst4|inst5|outputs[1]~270_combout\))) # (!\inst4|inst5|outputs[1]~268_combout\ & (\inst4|inst5|outputs[1]~263_combout\)))) # 
-- (!\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[1]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux19~combout\,
	datab => \inst4|inst5|outputs[1]~263_combout\,
	datac => \inst4|inst5|outputs[1]~270_combout\,
	datad => \inst4|inst5|outputs[1]~268_combout\,
	combout => \inst4|inst5|outputs[1]~271_combout\);

-- Location: LCCOMB_X26_Y24_N16
\inst4|inst5|outputs[1]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~282_combout\ = (\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\) # (\inst4|inst5|outputs[1]~271_combout\)))) # (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[1]~281_combout\ & (!\inst5|Mux21~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[1]~281_combout\,
	datab => \inst5|Mux22~combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|outputs[1]~271_combout\,
	combout => \inst4|inst5|outputs[1]~282_combout\);

-- Location: LCCOMB_X26_Y24_N30
\inst4|inst5|outputs[1]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~293_combout\ = (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[1]~282_combout\ & ((\inst4|inst5|outputs[1]~292_combout\))) # (!\inst4|inst5|outputs[1]~282_combout\ & (\inst4|inst5|outputs[1]~261_combout\)))) # 
-- (!\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[1]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[1]~261_combout\,
	datab => \inst4|inst5|outputs[1]~292_combout\,
	datac => \inst5|Mux21~combout\,
	datad => \inst4|inst5|outputs[1]~282_combout\,
	combout => \inst4|inst5|outputs[1]~293_combout\);

-- Location: LCCOMB_X20_Y23_N2
\inst1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~38_combout\ = (\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[1]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datac => \inst4|inst5|outputs[1]~293_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~38_combout\);

-- Location: LCCOMB_X19_Y23_N28
\inst1|Add1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~85_combout\ = (\inst1|Add1~46_combout\ & ((\inst5|Mux28~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux26~0_combout\))) # (!\inst5|Mux28~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~46_combout\,
	datab => \inst5|Mux28~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~85_combout\);

-- Location: IOIBUF_X53_Y17_N1
\PORT1IN[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(10),
	o => \PORT1IN[10]~input_o\);

-- Location: FF_X20_Y23_N15
\inst10|GEN_REG_sIn:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[10]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(2));

-- Location: IOIBUF_X0_Y16_N22
\PORT1IN[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(2),
	o => \PORT1IN[2]~input_o\);

-- Location: FF_X20_Y23_N13
\inst10|GEN_REG_sIn:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(2));

-- Location: LCCOMB_X20_Y23_N12
\inst8|dataOut[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[2]~18_combout\ = (!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~4_combout\ & (\inst10|GEN_REG_sIn:0:REGX|Q\(2) & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(0),
	datab => \inst10|outputmux|Equal0~4_combout\,
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(2),
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \inst8|dataOut[2]~18_combout\);

-- Location: LCCOMB_X20_Y23_N14
\inst8|dataOut[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[2]~19_combout\ = (\inst8|dataOut[7]~1_combout\ & ((\inst8|dataOut[2]~18_combout\) # ((\rtl~0_combout\ & \inst10|GEN_REG_sIn:1:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[7]~1_combout\,
	datab => \rtl~0_combout\,
	datac => \inst10|GEN_REG_sIn:1:REGX|Q\(2),
	datad => \inst8|dataOut[2]~18_combout\,
	combout => \inst8|dataOut[2]~19_combout\);

-- Location: LCCOMB_X21_Y23_N18
\inst8|dataOut[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[2]~20_combout\ = (\inst8|dataOut[2]~19_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~69_combout\) # (\inst1|Add1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~69_combout\,
	datab => \inst5|Mux25~0_combout\,
	datac => \inst1|Add1~85_combout\,
	datad => \inst8|dataOut[2]~19_combout\,
	combout => \inst8|dataOut[2]~20_combout\);

-- Location: LCCOMB_X28_Y17_N26
\inst4|inst6|output[37][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][2]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(2) & ((\inst4|inst2|output[37][0]~148_combout\) # ((\inst8|dataOut[2]~20_combout\ & \inst4|inst5|Equal0~36_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & (\inst8|dataOut[2]~20_combout\ & (\inst4|inst5|Equal0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datab => \inst8|dataOut[2]~20_combout\,
	datac => \inst4|inst5|Equal0~36_combout\,
	datad => \inst4|inst2|output[37][0]~148_combout\,
	combout => \inst4|inst6|output[37][2]~combout\);

-- Location: FF_X28_Y17_N27
\inst4|inst7|GEN_REG:37:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][2]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(2));

-- Location: LCCOMB_X20_Y17_N18
\inst4|inst4|outputs[2]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~212_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:21:REGX|Q\(2))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:5:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|Q\(2),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~212_combout\);

-- Location: LCCOMB_X20_Y17_N20
\inst4|inst4|outputs[2]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~213_combout\ = (\inst4|inst4|outputs[2]~212_combout\ & (((\inst4|inst7|GEN_REG:53:REGX|Q\(2)) # (!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[2]~212_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(2) & 
-- ((\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|Q\(2),
	datab => \inst4|inst4|outputs[2]~212_combout\,
	datac => \inst4|inst7|GEN_REG:53:REGX|Q\(2),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[2]~213_combout\);

-- Location: LCCOMB_X20_Y17_N10
\inst4|inst4|outputs[2]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~214_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:17:REGX|Q\(2))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|Q\(2),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:1:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~214_combout\);

-- Location: LCCOMB_X20_Y17_N4
\inst4|inst4|outputs[2]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~215_combout\ = (\inst4|inst4|outputs[2]~214_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(2)) # ((!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[2]~214_combout\ & (((\inst4|inst7|GEN_REG:33:REGX|Q\(2) & 
-- \inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|Q\(2),
	datab => \inst4|inst4|outputs[2]~214_combout\,
	datac => \inst4|inst7|GEN_REG:33:REGX|Q\(2),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[2]~215_combout\);

-- Location: LCCOMB_X28_Y22_N6
\inst4|inst4|outputs[2]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~216_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[2]~213_combout\)))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[2]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[2]~213_combout\,
	datad => \inst4|inst4|outputs[2]~215_combout\,
	combout => \inst4|inst4|outputs[2]~216_combout\);

-- Location: LCCOMB_X28_Y22_N8
\inst4|inst4|outputs[2]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~217_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:45:REGX|Q\(2)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:13:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|Q\(2),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~217_combout\);

-- Location: LCCOMB_X28_Y22_N18
\inst4|inst4|outputs[2]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~218_combout\ = (\inst4|inst4|outputs[2]~217_combout\ & ((\inst4|inst7|GEN_REG:61:REGX|Q\(2)) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[2]~217_combout\ & (((\inst4|inst7|GEN_REG:29:REGX|Q\(2) & 
-- \inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(2),
	datab => \inst4|inst4|outputs[2]~217_combout\,
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(2),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[2]~218_combout\);

-- Location: LCCOMB_X28_Y22_N10
\inst4|inst4|outputs[2]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~210_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst7|GEN_REG:41:REGX|Q\(2))))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(2) & (!\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:9:REGX|Q\(2),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:41:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~210_combout\);

-- Location: LCCOMB_X28_Y22_N12
\inst4|inst4|outputs[2]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~211_combout\ = (\inst4|inst4|outputs[2]~210_combout\ & (((\inst4|inst7|GEN_REG:57:REGX|Q\(2)) # (!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[2]~210_combout\ & (\inst4|inst7|GEN_REG:25:REGX|Q\(2) & 
-- ((\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~210_combout\,
	datab => \inst4|inst7|GEN_REG:25:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:57:REGX|Q\(2),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[2]~211_combout\);

-- Location: LCCOMB_X28_Y22_N20
\inst4|inst4|outputs[2]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~219_combout\ = (\inst4|inst4|outputs[2]~216_combout\ & (((\inst4|inst4|outputs[2]~218_combout\)) # (!\inst5|Mux13~combout\))) # (!\inst4|inst4|outputs[2]~216_combout\ & (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[2]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~216_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[2]~218_combout\,
	datad => \inst4|inst4|outputs[2]~211_combout\,
	combout => \inst4|inst4|outputs[2]~219_combout\);

-- Location: LCCOMB_X28_Y21_N12
\inst4|inst4|outputs[2]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~248_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:55:REGX|Q\(2))) # (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:51:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:55:REGX|Q\(2),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:51:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~248_combout\);

-- Location: LCCOMB_X28_Y24_N28
\inst4|inst4|outputs[2]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~249_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[2]~248_combout\ & ((\inst4|inst7|GEN_REG:63:REGX|Q\(2)))) # (!\inst4|inst4|outputs[2]~248_combout\ & (\inst4|inst7|GEN_REG:59:REGX|Q\(2))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[2]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|Q\(2),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[2]~248_combout\,
	datad => \inst4|inst7|GEN_REG:63:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~249_combout\);

-- Location: LCCOMB_X25_Y15_N16
\inst4|inst4|outputs[2]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~245_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:11:REGX|Q\(2)) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\ & \inst4|inst7|GEN_REG:3:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(2),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:3:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~245_combout\);

-- Location: LCCOMB_X25_Y15_N10
\inst4|inst4|outputs[2]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~246_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[2]~245_combout\ & (\inst4|inst7|GEN_REG:15:REGX|Q\(2))) # (!\inst4|inst4|outputs[2]~245_combout\ & ((\inst4|inst7|GEN_REG:7:REGX|Q\(2)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[2]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:7:REGX|Q\(2),
	datad => \inst4|inst4|outputs[2]~245_combout\,
	combout => \inst4|inst4|outputs[2]~246_combout\);

-- Location: LCCOMB_X25_Y15_N20
\inst4|inst4|outputs[2]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~243_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(2)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:27:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~243_combout\);

-- Location: LCCOMB_X25_Y15_N22
\inst4|inst4|outputs[2]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~244_combout\ = (\inst4|inst4|outputs[2]~243_combout\ & (((\inst4|inst7|GEN_REG:31:REGX|Q\(2)) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[2]~243_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(2) & 
-- ((\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|Q\(2),
	datab => \inst4|inst4|outputs[2]~243_combout\,
	datac => \inst4|inst7|GEN_REG:31:REGX|Q\(2),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~244_combout\);

-- Location: LCCOMB_X25_Y15_N4
\inst4|inst4|outputs[2]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~247_combout\ = (\inst5|Mux12~combout\ & (((\inst4|inst4|outputs[2]~244_combout\) # (\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~246_combout\ & ((!\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~246_combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[2]~244_combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[2]~247_combout\);

-- Location: LCCOMB_X24_Y24_N22
\inst4|inst4|outputs[2]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~241_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(2)) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((\inst4|inst7|GEN_REG:35:REGX|Q\(2) & !\inst5|Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:35:REGX|Q\(2),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[2]~241_combout\);

-- Location: LCCOMB_X28_Y24_N18
\inst4|inst4|outputs[2]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~242_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[2]~241_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(2)))) # (!\inst4|inst4|outputs[2]~241_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(2))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[2]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:47:REGX|Q\(2),
	datad => \inst4|inst4|outputs[2]~241_combout\,
	combout => \inst4|inst4|outputs[2]~242_combout\);

-- Location: LCCOMB_X28_Y24_N30
\inst4|inst4|outputs[2]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~250_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[2]~247_combout\ & (\inst4|inst4|outputs[2]~249_combout\)) # (!\inst4|inst4|outputs[2]~247_combout\ & ((\inst4|inst4|outputs[2]~242_combout\))))) # 
-- (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[2]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[2]~249_combout\,
	datac => \inst4|inst4|outputs[2]~247_combout\,
	datad => \inst4|inst4|outputs[2]~242_combout\,
	combout => \inst4|inst4|outputs[2]~250_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst4|inst4|outputs[2]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~232_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:24:REGX|Q\(2))))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:8:REGX|Q\(2) & (!\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:8:REGX|Q\(2),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:24:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~232_combout\);

-- Location: LCCOMB_X30_Y18_N8
\inst4|inst4|outputs[2]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~233_combout\ = (\inst4|inst4|outputs[2]~232_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(2)) # (!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[2]~232_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(2) & 
-- ((\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|Q\(2),
	datab => \inst4|inst4|outputs[2]~232_combout\,
	datac => \inst4|inst7|GEN_REG:56:REGX|Q\(2),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[2]~233_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst4|inst4|outputs[2]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~234_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(2))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|Q\(2),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~234_combout\);

-- Location: LCCOMB_X30_Y18_N28
\inst4|inst4|outputs[2]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~235_combout\ = (\inst4|inst4|outputs[2]~234_combout\ & (((\inst4|inst7|GEN_REG:48:REGX|Q\(2))) # (!\inst5|Mux12~combout\))) # (!\inst4|inst4|outputs[2]~234_combout\ & (\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:16:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~234_combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:48:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~235_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst4|inst4|outputs[2]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~236_combout\ = (\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\) # ((\inst4|inst4|outputs[2]~233_combout\)))) # (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[2]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst4|outputs[2]~233_combout\,
	datad => \inst4|inst4|outputs[2]~235_combout\,
	combout => \inst4|inst4|outputs[2]~236_combout\);

-- Location: LCCOMB_X31_Y21_N12
\inst4|inst4|outputs[2]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~237_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:28:REGX|Q\(2)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:12:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:28:REGX|Q\(2),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~237_combout\);

-- Location: LCCOMB_X31_Y21_N0
\inst4|inst4|outputs[2]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~238_combout\ = (\inst4|inst4|outputs[2]~237_combout\ & (((\inst4|inst7|GEN_REG:60:REGX|Q\(2))) # (!\inst5|Mux11~combout\))) # (!\inst4|inst4|outputs[2]~237_combout\ & (\inst5|Mux11~combout\ & 
-- ((\inst4|inst7|GEN_REG:44:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~237_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:60:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~238_combout\);

-- Location: LCCOMB_X29_Y15_N4
\inst4|inst4|outputs[2]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~230_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(2)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:4:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:36:REGX|Q\(2),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:4:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~230_combout\);

-- Location: LCCOMB_X30_Y18_N12
\inst4|inst4|outputs[2]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~231_combout\ = (\inst4|inst4|outputs[2]~230_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(2)) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[2]~230_combout\ & (((\inst4|inst7|GEN_REG:20:REGX|Q\(2) & 
-- \inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~230_combout\,
	datab => \inst4|inst7|GEN_REG:52:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:20:REGX|Q\(2),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[2]~231_combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst4|inst4|outputs[2]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~239_combout\ = (\inst4|inst4|outputs[2]~236_combout\ & (((\inst4|inst4|outputs[2]~238_combout\)) # (!\inst5|Mux14~combout\))) # (!\inst4|inst4|outputs[2]~236_combout\ & (\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[2]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~236_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst4|outputs[2]~238_combout\,
	datad => \inst4|inst4|outputs[2]~231_combout\,
	combout => \inst4|inst4|outputs[2]~239_combout\);

-- Location: LCCOMB_X34_Y22_N4
\inst4|inst4|outputs[2]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~227_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(2))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:50:REGX|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:58:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:50:REGX|Q\(2),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[2]~227_combout\);

-- Location: LCCOMB_X27_Y25_N26
\inst4|inst4|outputs[2]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~228_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[2]~227_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(2)))) # (!\inst4|inst4|outputs[2]~227_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(2))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[2]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:62:REGX|Q\(2),
	datad => \inst4|inst4|outputs[2]~227_combout\,
	combout => \inst4|inst4|outputs[2]~228_combout\);

-- Location: LCCOMB_X29_Y21_N0
\inst4|inst4|outputs[2]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~220_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:22:REGX|Q\(2))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:18:REGX|Q\(2),
	datad => \inst4|inst7|GEN_REG:22:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~220_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst4|inst4|outputs[2]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~221_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[2]~220_combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(2)))) # (!\inst4|inst4|outputs[2]~220_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(2))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[2]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|Q\(2),
	datab => \inst4|inst7|GEN_REG:30:REGX|Q\(2),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[2]~220_combout\,
	combout => \inst4|inst4|outputs[2]~221_combout\);

-- Location: LCCOMB_X27_Y25_N12
\inst4|inst4|outputs[2]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~224_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(2)) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\ & \inst4|inst7|GEN_REG:2:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:2:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~224_combout\);

-- Location: LCCOMB_X27_Y25_N14
\inst4|inst4|outputs[2]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~225_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[2]~224_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(2)))) # (!\inst4|inst4|outputs[2]~224_combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(2))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[2]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:10:REGX|Q\(2),
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(2),
	datad => \inst4|inst4|outputs[2]~224_combout\,
	combout => \inst4|inst4|outputs[2]~225_combout\);

-- Location: LCCOMB_X27_Y25_N8
\inst4|inst4|outputs[2]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~222_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(2)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:42:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~222_combout\);

-- Location: LCCOMB_X27_Y25_N10
\inst4|inst4|outputs[2]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~223_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[2]~222_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(2))) # (!\inst4|inst4|outputs[2]~222_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(2)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[2]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|Q\(2),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst4|outputs[2]~222_combout\,
	datad => \inst4|inst7|GEN_REG:38:REGX|Q\(2),
	combout => \inst4|inst4|outputs[2]~223_combout\);

-- Location: LCCOMB_X27_Y25_N0
\inst4|inst4|outputs[2]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~226_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst4|outputs[2]~223_combout\)))) # (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[2]~225_combout\ & (!\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[2]~225_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[2]~223_combout\,
	combout => \inst4|inst4|outputs[2]~226_combout\);

-- Location: LCCOMB_X27_Y25_N20
\inst4|inst4|outputs[2]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~229_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~226_combout\ & (\inst4|inst4|outputs[2]~228_combout\)) # (!\inst4|inst4|outputs[2]~226_combout\ & ((\inst4|inst4|outputs[2]~221_combout\))))) # 
-- (!\inst5|Mux12~combout\ & (((\inst4|inst4|outputs[2]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~228_combout\,
	datab => \inst4|inst4|outputs[2]~221_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[2]~226_combout\,
	combout => \inst4|inst4|outputs[2]~229_combout\);

-- Location: LCCOMB_X21_Y22_N28
\inst4|inst4|outputs[2]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~240_combout\ = (\inst5|Mux15~combout\ & (((\inst5|Mux16~combout\) # (\inst4|inst4|outputs[2]~229_combout\)))) # (!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[2]~239_combout\ & (!\inst5|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~239_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|outputs[2]~229_combout\,
	combout => \inst4|inst4|outputs[2]~240_combout\);

-- Location: LCCOMB_X21_Y22_N30
\inst4|inst4|outputs[2]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~251_combout\ = (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[2]~240_combout\ & ((\inst4|inst4|outputs[2]~250_combout\))) # (!\inst4|inst4|outputs[2]~240_combout\ & (\inst4|inst4|outputs[2]~219_combout\)))) # 
-- (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[2]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[2]~219_combout\,
	datab => \inst4|inst4|outputs[2]~250_combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|outputs[2]~240_combout\,
	combout => \inst4|inst4|outputs[2]~251_combout\);

-- Location: FF_X17_Y19_N5
\inst8|AddressR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[2]~20_combout\,
	asdata => \inst4|inst4|outputs[2]~251_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(2));

-- Location: LCCOMB_X16_Y19_N28
\inst8|addressStorage|Q[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[2]~feeder_combout\ = \inst8|AddressR\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|AddressR\(2),
	combout => \inst8|addressStorage|Q[2]~feeder_combout\);

-- Location: FF_X16_Y19_N29
\inst8|addressStorage|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(2));

-- Location: LCCOMB_X16_Y19_N8
\inst10|outputmux|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~4_combout\ = (!\inst8|addressStorage|Q\(2) & (!\inst8|addressStorage|Q\(1) & !\inst8|addressStorage|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|Q\(2),
	datac => \inst8|addressStorage|Q\(1),
	datad => \inst8|addressStorage|Q\(3),
	combout => \inst10|outputmux|Equal0~4_combout\);

-- Location: IOIBUF_X38_Y34_N1
\PORT1IN[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(8),
	o => \PORT1IN[8]~input_o\);

-- Location: FF_X20_Y24_N27
\inst10|GEN_REG_sIn:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(0));

-- Location: IOIBUF_X53_Y14_N1
\PORT1IN[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(0),
	o => \PORT1IN[0]~input_o\);

-- Location: FF_X20_Y24_N13
\inst10|GEN_REG_sIn:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(0));

-- Location: LCCOMB_X20_Y24_N26
\inst8|dataOut[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[0]~24_combout\ = (\inst5|Mux25~0_combout\ & ((\inst8|addressStorage|Q\(0) & (\inst10|GEN_REG_sIn:1:REGX|Q\(0))) # (!\inst8|addressStorage|Q\(0) & ((\inst10|GEN_REG_sIn:0:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux25~0_combout\,
	datab => \inst8|addressStorage|Q\(0),
	datac => \inst10|GEN_REG_sIn:1:REGX|Q\(0),
	datad => \inst10|GEN_REG_sIn:0:REGX|Q\(0),
	combout => \inst8|dataOut[0]~24_combout\);

-- Location: LCCOMB_X20_Y24_N6
\inst8|dataOut[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[0]~25_combout\ = (!\inst8|dataOut[5]~0_combout\ & (\inst10|outputmux|Equal0~4_combout\ & (\inst8|dataOut[0]~24_combout\ & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~0_combout\,
	datab => \inst10|outputmux|Equal0~4_combout\,
	datac => \inst8|dataOut[0]~24_combout\,
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \inst8|dataOut[0]~25_combout\);

-- Location: LCCOMB_X20_Y20_N24
\inst8|dataOut[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[0]~26_combout\ = (\inst8|dataOut[0]~25_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~89_combout\) # (\inst1|Add1~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~89_combout\,
	datab => \inst1|Add1~73_combout\,
	datac => \inst5|Mux25~0_combout\,
	datad => \inst8|dataOut[0]~25_combout\,
	combout => \inst8|dataOut[0]~26_combout\);

-- Location: LCCOMB_X28_Y18_N16
\inst4|inst6|output[57][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][0]~combout\ = (\inst8|dataOut[0]~26_combout\ & ((\inst4|inst5|Equal0~35_combout\) # ((\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst4|inst2|output[57][0]~147_combout\)))) # (!\inst8|dataOut[0]~26_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|q_a\(0) & ((\inst4|inst2|output[57][0]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[0]~26_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst4|inst5|Equal0~35_combout\,
	datad => \inst4|inst2|output[57][0]~147_combout\,
	combout => \inst4|inst6|output[57][0]~combout\);

-- Location: FF_X28_Y18_N17
\inst4|inst7|GEN_REG:57:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][0]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(0));

-- Location: LCCOMB_X32_Y21_N0
\inst4|inst4|outputs[0]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~294_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:41:REGX|Q\(0))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:9:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:41:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:9:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~294_combout\);

-- Location: LCCOMB_X32_Y21_N26
\inst4|inst4|outputs[0]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~295_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[0]~294_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~294_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(0)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[0]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|Q\(0),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:25:REGX|Q\(0),
	datad => \inst4|inst4|outputs[0]~294_combout\,
	combout => \inst4|inst4|outputs[0]~295_combout\);

-- Location: LCCOMB_X27_Y17_N12
\inst4|inst4|outputs[0]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~298_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(0)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|Q\(0),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:17:REGX|Q\(0),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[0]~298_combout\);

-- Location: LCCOMB_X27_Y17_N28
\inst4|inst4|outputs[0]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~299_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[0]~298_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(0)))) # (!\inst4|inst4|outputs[0]~298_combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(0))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[0]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:49:REGX|Q\(0),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[0]~298_combout\,
	combout => \inst4|inst4|outputs[0]~299_combout\);

-- Location: LCCOMB_X27_Y17_N2
\inst4|inst4|outputs[0]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~296_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(0)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:5:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|Q\(0),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~296_combout\);

-- Location: LCCOMB_X27_Y17_N22
\inst4|inst4|outputs[0]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~297_combout\ = (\inst4|inst4|outputs[0]~296_combout\ & ((\inst4|inst7|GEN_REG:53:REGX|Q\(0)) # ((!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[0]~296_combout\ & (((\inst5|Mux11~combout\ & 
-- \inst4|inst7|GEN_REG:37:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|Q\(0),
	datab => \inst4|inst4|outputs[0]~296_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:37:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~297_combout\);

-- Location: LCCOMB_X28_Y23_N8
\inst4|inst4|outputs[0]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~300_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~297_combout\))) # (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[0]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~299_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[0]~297_combout\,
	combout => \inst4|inst4|outputs[0]~300_combout\);

-- Location: LCCOMB_X32_Y19_N22
\inst4|inst4|outputs[0]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~301_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(0))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:45:REGX|Q\(0),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:13:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~301_combout\);

-- Location: LCCOMB_X28_Y23_N2
\inst4|inst4|outputs[0]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~302_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[0]~301_combout\ & ((\inst4|inst7|GEN_REG:61:REGX|Q\(0)))) # (!\inst4|inst4|outputs[0]~301_combout\ & (\inst4|inst7|GEN_REG:29:REGX|Q\(0))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[0]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:61:REGX|Q\(0),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[0]~301_combout\,
	combout => \inst4|inst4|outputs[0]~302_combout\);

-- Location: LCCOMB_X28_Y23_N12
\inst4|inst4|outputs[0]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~303_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~300_combout\ & ((\inst4|inst4|outputs[0]~302_combout\))) # (!\inst4|inst4|outputs[0]~300_combout\ & (\inst4|inst4|outputs[0]~295_combout\)))) # 
-- (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[0]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~295_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[0]~300_combout\,
	datad => \inst4|inst4|outputs[0]~302_combout\,
	combout => \inst4|inst4|outputs[0]~303_combout\);

-- Location: LCCOMB_X29_Y21_N16
\inst4|inst4|outputs[0]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~325_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(0)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:35:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|Q\(0),
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:39:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~325_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst4|inst4|outputs[0]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~326_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~325_combout\ & (\inst4|inst7|GEN_REG:47:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~325_combout\ & ((\inst4|inst7|GEN_REG:43:REGX|Q\(0)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[0]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|Q\(0),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:43:REGX|Q\(0),
	datad => \inst4|inst4|outputs[0]~325_combout\,
	combout => \inst4|inst4|outputs[0]~326_combout\);

-- Location: LCCOMB_X25_Y22_N22
\inst4|inst4|outputs[0]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~332_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(0)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|Q\(0),
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~332_combout\);

-- Location: LCCOMB_X28_Y23_N18
\inst4|inst4|outputs[0]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~333_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~332_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~332_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(0)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[0]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|Q\(0),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:59:REGX|Q\(0),
	datad => \inst4|inst4|outputs[0]~332_combout\,
	combout => \inst4|inst4|outputs[0]~333_combout\);

-- Location: LCCOMB_X21_Y21_N8
\inst4|inst4|outputs[0]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~327_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(0)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:19:REGX|Q\(0),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:27:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~327_combout\);

-- Location: LCCOMB_X21_Y21_N26
\inst4|inst4|outputs[0]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~328_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~327_combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~327_combout\ & ((\inst4|inst7|GEN_REG:23:REGX|Q\(0)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[0]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(0),
	datac => \inst4|inst4|outputs[0]~327_combout\,
	datad => \inst4|inst7|GEN_REG:23:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~328_combout\);

-- Location: LCCOMB_X21_Y21_N12
\inst4|inst4|outputs[0]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~329_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:11:REGX|Q\(0))) # (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:11:REGX|Q\(0),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:3:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~329_combout\);

-- Location: LCCOMB_X21_Y21_N6
\inst4|inst4|outputs[0]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~330_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~329_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(0)))) # (!\inst4|inst4|outputs[0]~329_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(0))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[0]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:15:REGX|Q\(0),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[0]~329_combout\,
	combout => \inst4|inst4|outputs[0]~330_combout\);

-- Location: LCCOMB_X28_Y23_N16
\inst4|inst4|outputs[0]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~331_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst4|outputs[0]~328_combout\)) # (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[0]~330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[0]~328_combout\,
	datad => \inst4|inst4|outputs[0]~330_combout\,
	combout => \inst4|inst4|outputs[0]~331_combout\);

-- Location: LCCOMB_X28_Y23_N4
\inst4|inst4|outputs[0]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~334_combout\ = (\inst4|inst4|outputs[0]~331_combout\ & (((\inst4|inst4|outputs[0]~333_combout\) # (!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[0]~331_combout\ & (\inst4|inst4|outputs[0]~326_combout\ & 
-- ((\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~326_combout\,
	datab => \inst4|inst4|outputs[0]~333_combout\,
	datac => \inst4|inst4|outputs[0]~331_combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[0]~334_combout\);

-- Location: LCCOMB_X27_Y15_N6
\inst4|inst4|outputs[0]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~318_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:32:REGX|Q\(0))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:32:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~318_combout\);

-- Location: LCCOMB_X27_Y15_N16
\inst4|inst4|outputs[0]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~319_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[0]~318_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~318_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(0)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[0]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(0),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:16:REGX|Q\(0),
	datad => \inst4|inst4|outputs[0]~318_combout\,
	combout => \inst4|inst4|outputs[0]~319_combout\);

-- Location: LCCOMB_X27_Y15_N2
\inst4|inst4|outputs[0]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~316_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:24:REGX|Q\(0))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:24:REGX|Q\(0),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~316_combout\);

-- Location: LCCOMB_X27_Y15_N28
\inst4|inst4|outputs[0]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~317_combout\ = (\inst4|inst4|outputs[0]~316_combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(0)) # ((!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[0]~316_combout\ & (((\inst5|Mux11~combout\ & 
-- \inst4|inst7|GEN_REG:40:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|Q\(0),
	datab => \inst4|inst4|outputs[0]~316_combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:40:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~317_combout\);

-- Location: LCCOMB_X27_Y15_N26
\inst4|inst4|outputs[0]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~320_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\) # (\inst4|inst4|outputs[0]~317_combout\)))) # (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~319_combout\ & (!\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[0]~319_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[0]~317_combout\,
	combout => \inst4|inst4|outputs[0]~320_combout\);

-- Location: LCCOMB_X29_Y15_N26
\inst4|inst4|outputs[0]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~314_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst7|GEN_REG:36:REGX|Q\(0))))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(0) & (!\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:4:REGX|Q\(0),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:36:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~314_combout\);

-- Location: LCCOMB_X27_Y15_N24
\inst4|inst4|outputs[0]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~315_combout\ = (\inst4|inst4|outputs[0]~314_combout\ & ((\inst4|inst7|GEN_REG:52:REGX|Q\(0)) # ((!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[0]~314_combout\ & (((\inst5|Mux12~combout\ & 
-- \inst4|inst7|GEN_REG:20:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~314_combout\,
	datab => \inst4|inst7|GEN_REG:52:REGX|Q\(0),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~315_combout\);

-- Location: LCCOMB_X30_Y23_N22
\inst4|inst4|outputs[0]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~321_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:28:REGX|Q\(0)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:12:REGX|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:28:REGX|Q\(0),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~321_combout\);

-- Location: LCCOMB_X27_Y15_N20
\inst4|inst4|outputs[0]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~322_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[0]~321_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~321_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(0)))))) # (!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[0]~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[0]~321_combout\,
	datac => \inst4|inst7|GEN_REG:60:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~322_combout\);

-- Location: LCCOMB_X27_Y15_N30
\inst4|inst4|outputs[0]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~323_combout\ = (\inst4|inst4|outputs[0]~320_combout\ & (((\inst4|inst4|outputs[0]~322_combout\) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[0]~320_combout\ & (\inst4|inst4|outputs[0]~315_combout\ & 
-- (\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~320_combout\,
	datab => \inst4|inst4|outputs[0]~315_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[0]~322_combout\,
	combout => \inst4|inst4|outputs[0]~323_combout\);

-- Location: LCCOMB_X24_Y21_N0
\inst4|inst4|outputs[0]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~308_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:6:REGX|Q\(0))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:2:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~308_combout\);

-- Location: LCCOMB_X24_Y21_N8
\inst4|inst4|outputs[0]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~309_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~308_combout\ & (\inst4|inst7|GEN_REG:14:REGX|Q\(0))) # (!\inst4|inst4|outputs[0]~308_combout\ & ((\inst4|inst7|GEN_REG:10:REGX|Q\(0)))))) # (!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[0]~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[0]~308_combout\,
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:10:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~309_combout\);

-- Location: LCCOMB_X24_Y21_N16
\inst4|inst4|outputs[0]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~306_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(0)) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((\inst4|inst7|GEN_REG:34:REGX|Q\(0) & !\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|Q\(0),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:34:REGX|Q\(0),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[0]~306_combout\);

-- Location: LCCOMB_X28_Y21_N24
\inst4|inst4|outputs[0]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~307_combout\ = (\inst4|inst4|outputs[0]~306_combout\ & (((\inst4|inst7|GEN_REG:46:REGX|Q\(0)) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[0]~306_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(0) & (\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|Q\(0),
	datab => \inst4|inst4|outputs[0]~306_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:46:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~307_combout\);

-- Location: LCCOMB_X28_Y23_N10
\inst4|inst4|outputs[0]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~310_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\) # (\inst4|inst4|outputs[0]~307_combout\)))) # (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[0]~309_combout\ & (!\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~309_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[0]~307_combout\,
	combout => \inst4|inst4|outputs[0]~310_combout\);

-- Location: LCCOMB_X25_Y15_N0
\inst4|inst4|outputs[0]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~311_combout\ = (\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\) # ((\inst4|inst7|GEN_REG:58:REGX|Q\(0))))) # (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:50:REGX|Q\(0),
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~311_combout\);

-- Location: LCCOMB_X25_Y15_N18
\inst4|inst4|outputs[0]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~312_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~311_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(0)))) # (!\inst4|inst4|outputs[0]~311_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(0))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[0]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|Q\(0),
	datab => \inst4|inst7|GEN_REG:62:REGX|Q\(0),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[0]~311_combout\,
	combout => \inst4|inst4|outputs[0]~312_combout\);

-- Location: LCCOMB_X28_Y23_N30
\inst4|inst4|outputs[0]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~304_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:22:REGX|Q\(0))) # (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:18:REGX|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|Q\(0),
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:18:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~304_combout\);

-- Location: LCCOMB_X28_Y23_N24
\inst4|inst4|outputs[0]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~305_combout\ = (\inst4|inst4|outputs[0]~304_combout\ & (((\inst4|inst7|GEN_REG:30:REGX|Q\(0)) # (!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[0]~304_combout\ & (\inst4|inst7|GEN_REG:26:REGX|Q\(0) & (\inst5|Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~304_combout\,
	datab => \inst4|inst7|GEN_REG:26:REGX|Q\(0),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:30:REGX|Q\(0),
	combout => \inst4|inst4|outputs[0]~305_combout\);

-- Location: LCCOMB_X28_Y23_N20
\inst4|inst4|outputs[0]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~313_combout\ = (\inst4|inst4|outputs[0]~310_combout\ & (((\inst4|inst4|outputs[0]~312_combout\)) # (!\inst5|Mux12~combout\))) # (!\inst4|inst4|outputs[0]~310_combout\ & (\inst5|Mux12~combout\ & 
-- ((\inst4|inst4|outputs[0]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~310_combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[0]~312_combout\,
	datad => \inst4|inst4|outputs[0]~305_combout\,
	combout => \inst4|inst4|outputs[0]~313_combout\);

-- Location: LCCOMB_X28_Y23_N6
\inst4|inst4|outputs[0]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~324_combout\ = (\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)))) # (!\inst5|Mux16~combout\ & ((\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[0]~313_combout\))) # (!\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[0]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~323_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|outputs[0]~313_combout\,
	combout => \inst4|inst4|outputs[0]~324_combout\);

-- Location: LCCOMB_X28_Y23_N14
\inst4|inst4|outputs[0]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~335_combout\ = (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[0]~324_combout\ & ((\inst4|inst4|outputs[0]~334_combout\))) # (!\inst4|inst4|outputs[0]~324_combout\ & (\inst4|inst4|outputs[0]~303_combout\)))) # 
-- (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[0]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[0]~303_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|outputs[0]~334_combout\,
	datad => \inst4|inst4|outputs[0]~324_combout\,
	combout => \inst4|inst4|outputs[0]~335_combout\);

-- Location: FF_X17_Y19_N1
\inst8|AddressR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[0]~16_combout\,
	asdata => \inst4|inst4|outputs[0]~335_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(0));

-- Location: FF_X16_Y19_N31
\inst8|addressStorage|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(0));

-- Location: FF_X17_Y19_N3
\inst8|AddressR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst8|AddressR[1]~18_combout\,
	asdata => \inst4|inst4|outputs[1]~293_combout\,
	sload => \inst8|outClockEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(1));

-- Location: FF_X16_Y19_N9
\inst8|addressStorage|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(1));

-- Location: LCCOMB_X16_Y19_N30
\inst8|dataOut[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[5]~0_combout\ = \inst8|addressStorage|Q\(3) $ (((\inst8|addressStorage|Q\(1)) # (\inst8|addressStorage|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(1),
	datab => \inst8|addressStorage|Q\(3),
	datad => \inst8|addressStorage|Q\(2),
	combout => \inst8|dataOut[5]~0_combout\);

-- Location: IOIBUF_X34_Y34_N15
\PORT1IN[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(13),
	o => \PORT1IN[13]~input_o\);

-- Location: LCCOMB_X20_Y24_N20
\inst10|GEN_REG_sIn:1:REGX|Q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sIn:1:REGX|Q[5]~feeder_combout\ = \PORT1IN[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PORT1IN[13]~input_o\,
	combout => \inst10|GEN_REG_sIn:1:REGX|Q[5]~feeder_combout\);

-- Location: FF_X20_Y24_N21
\inst10|GEN_REG_sIn:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	d => \inst10|GEN_REG_sIn:1:REGX|Q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(5));

-- Location: IOIBUF_X53_Y17_N15
\PORT1IN[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(5),
	o => \PORT1IN[5]~input_o\);

-- Location: FF_X20_Y24_N23
\inst10|GEN_REG_sIn:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(5));

-- Location: LCCOMB_X20_Y24_N22
\inst8|dataOut[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[5]~8_combout\ = (\inst5|Mux25~0_combout\ & ((\inst8|addressStorage|Q\(0) & (\inst10|GEN_REG_sIn:1:REGX|Q\(5))) # (!\inst8|addressStorage|Q\(0) & ((\inst10|GEN_REG_sIn:0:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux25~0_combout\,
	datab => \inst10|GEN_REG_sIn:1:REGX|Q\(5),
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(5),
	datad => \inst8|addressStorage|Q\(0),
	combout => \inst8|dataOut[5]~8_combout\);

-- Location: LCCOMB_X20_Y24_N16
\inst8|dataOut[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[5]~9_combout\ = (!\inst8|dataOut[5]~0_combout\ & (\inst10|outputmux|Equal0~4_combout\ & (\inst8|dataOut[5]~8_combout\ & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~0_combout\,
	datab => \inst10|outputmux|Equal0~4_combout\,
	datac => \inst8|dataOut[5]~8_combout\,
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \inst8|dataOut[5]~9_combout\);

-- Location: LCCOMB_X19_Y22_N4
\inst1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[5]~125_combout\ & ((\inst4|inst5|outputs[5]~125_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (((\inst1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~125_combout\,
	datab => \inst1|Mux4~2_combout\,
	datac => \inst4|inst5|outputs[5]~125_combout\,
	datad => \inst1|Mux4~3_combout\,
	combout => \inst1|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y22_N14
\inst1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux2~1_combout\ = (\inst1|Mux4~6_combout\ & (((\inst1|Mux2~0_combout\)))) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[5]~125_combout\ $ (((\inst4|inst5|outputs[5]~125_combout\) # (!\inst1|Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~125_combout\,
	datab => \inst1|Mux2~0_combout\,
	datac => \inst1|Mux4~6_combout\,
	datad => \inst4|inst5|outputs[5]~125_combout\,
	combout => \inst1|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y22_N18
\inst1|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~80_combout\ = (\inst1|Mux2~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datab => \inst1|Mux2~1_combout\,
	datac => \inst5|Mux26~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~80_combout\);

-- Location: LCCOMB_X19_Y22_N8
\inst1|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~63_combout\ = (\inst1|Add1~80_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst4|outputs[5]~125_combout\) # (\inst4|inst5|outputs[5]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~125_combout\,
	datab => \inst1|Add1~80_combout\,
	datac => \inst4|inst5|outputs[5]~125_combout\,
	datad => \inst1|Add1~58_combout\,
	combout => \inst1|Add1~63_combout\);

-- Location: LCCOMB_X19_Y23_N24
\inst1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~34_combout\ = (\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst4|inst5|outputs[5]~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datac => \inst4|inst5|outputs[5]~125_combout\,
	datad => \inst5|Mux26~0_combout\,
	combout => \inst1|Add1~34_combout\);

-- Location: LCCOMB_X19_Y23_N18
\inst1|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~52_combout\ = ((\inst4|inst4|outputs[5]~125_combout\ $ (\inst1|Add1~34_combout\ $ (!\inst1|Add1~51\)))) # (GND)
-- \inst1|Add1~53\ = CARRY((\inst4|inst4|outputs[5]~125_combout\ & ((\inst1|Add1~34_combout\) # (!\inst1|Add1~51\))) # (!\inst4|inst4|outputs[5]~125_combout\ & (\inst1|Add1~34_combout\ & !\inst1|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~125_combout\,
	datab => \inst1|Add1~34_combout\,
	datad => VCC,
	cin => \inst1|Add1~51\,
	combout => \inst1|Add1~52_combout\,
	cout => \inst1|Add1~53\);

-- Location: LCCOMB_X19_Y23_N0
\inst1|Add1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~79_combout\ = (\inst1|Add1~52_combout\ & ((\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux28~0_combout\))) # (!\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~52_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~79_combout\);

-- Location: LCCOMB_X19_Y22_N20
\inst8|dataOut[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[5]~10_combout\ = (\inst8|dataOut[5]~9_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~63_combout\) # (\inst1|Add1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~9_combout\,
	datab => \inst5|Mux25~0_combout\,
	datac => \inst1|Add1~63_combout\,
	datad => \inst1|Add1~79_combout\,
	combout => \inst8|dataOut[5]~10_combout\);

-- Location: LCCOMB_X32_Y22_N16
\inst4|inst6|output[12][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][5]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(5) & ((\inst4|inst2|output[12][0]~174_combout\) # ((\inst8|dataOut[5]~10_combout\ & \inst4|inst5|Equal0~62_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & (\inst8|dataOut[5]~10_combout\ & (\inst4|inst5|Equal0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst8|dataOut[5]~10_combout\,
	datac => \inst4|inst5|Equal0~62_combout\,
	datad => \inst4|inst2|output[12][0]~174_combout\,
	combout => \inst4|inst6|output[12][5]~combout\);

-- Location: FF_X32_Y22_N17
\inst4|inst7|GEN_REG:12:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout[12]~clkctrl_outclk\,
	d => \inst4|inst6|output[12][5]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(5));

-- Location: LCCOMB_X28_Y22_N4
\inst4|inst4|outputs[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~111_combout\ = (\inst5|Mux12~combout\ & (((\inst4|inst7|GEN_REG:28:REGX|Q\(5)) # (\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:12:REGX|Q\(5) & ((!\inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|Q\(5),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(5),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[5]~111_combout\);

-- Location: LCCOMB_X32_Y18_N28
\inst4|inst4|outputs[5]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~112_combout\ = (\inst4|inst4|outputs[5]~111_combout\ & (((\inst4|inst7|GEN_REG:60:REGX|Q\(5))) # (!\inst5|Mux11~combout\))) # (!\inst4|inst4|outputs[5]~111_combout\ & (\inst5|Mux11~combout\ & 
-- ((\inst4|inst7|GEN_REG:44:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~111_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:60:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:44:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~112_combout\);

-- Location: LCCOMB_X32_Y18_N10
\inst4|inst4|outputs[5]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~106_combout\ = (\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\) # ((\inst4|inst7|GEN_REG:24:REGX|Q\(5))))) # (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:8:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:8:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:24:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~106_combout\);

-- Location: LCCOMB_X32_Y18_N12
\inst4|inst4|outputs[5]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~107_combout\ = (\inst4|inst4|outputs[5]~106_combout\ & (((\inst4|inst7|GEN_REG:56:REGX|Q\(5)) # (!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[5]~106_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(5) & (\inst5|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~106_combout\,
	datab => \inst4|inst7|GEN_REG:40:REGX|Q\(5),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~107_combout\);

-- Location: LCCOMB_X32_Y18_N6
\inst4|inst4|outputs[5]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~108_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(5))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:0:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:0:REGX|Q\(5),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[5]~108_combout\);

-- Location: LCCOMB_X32_Y18_N16
\inst4|inst4|outputs[5]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~109_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~108_combout\ & (\inst4|inst7|GEN_REG:48:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~108_combout\ & ((\inst4|inst7|GEN_REG:16:REGX|Q\(5)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[5]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:16:REGX|Q\(5),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[5]~108_combout\,
	combout => \inst4|inst4|outputs[5]~109_combout\);

-- Location: LCCOMB_X32_Y18_N2
\inst4|inst4|outputs[5]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~110_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~107_combout\) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\ & \inst4|inst4|outputs[5]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~107_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[5]~109_combout\,
	combout => \inst4|inst4|outputs[5]~110_combout\);

-- Location: LCCOMB_X25_Y15_N8
\inst4|inst4|outputs[5]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~104_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:36:REGX|Q\(5))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:4:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:36:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:4:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~104_combout\);

-- Location: LCCOMB_X32_Y18_N24
\inst4|inst4|outputs[5]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~105_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~104_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~104_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(5)))))) # (!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[5]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[5]~104_combout\,
	datac => \inst4|inst7|GEN_REG:52:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~105_combout\);

-- Location: LCCOMB_X32_Y18_N22
\inst4|inst4|outputs[5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~113_combout\ = (\inst4|inst4|outputs[5]~110_combout\ & ((\inst4|inst4|outputs[5]~112_combout\) # ((!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[5]~110_combout\ & (((\inst5|Mux14~combout\ & 
-- \inst4|inst4|outputs[5]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~112_combout\,
	datab => \inst4|inst4|outputs[5]~110_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[5]~105_combout\,
	combout => \inst4|inst4|outputs[5]~113_combout\);

-- Location: LCCOMB_X19_Y17_N12
\inst4|inst4|outputs[5]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~96_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:21:REGX|Q\(5))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:5:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:21:REGX|Q\(5),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~96_combout\);

-- Location: LCCOMB_X19_Y17_N14
\inst4|inst4|outputs[5]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~97_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~96_combout\ & (\inst4|inst7|GEN_REG:53:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~96_combout\ & ((\inst4|inst7|GEN_REG:37:REGX|Q\(5)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[5]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:37:REGX|Q\(5),
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst4|outputs[5]~96_combout\,
	combout => \inst4|inst4|outputs[5]~97_combout\);

-- Location: LCCOMB_X19_Y17_N8
\inst4|inst4|outputs[5]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~98_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:17:REGX|Q\(5))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:17:REGX|Q\(5),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:1:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~98_combout\);

-- Location: LCCOMB_X19_Y17_N2
\inst4|inst4|outputs[5]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~99_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~98_combout\ & (\inst4|inst7|GEN_REG:49:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~98_combout\ & ((\inst4|inst7|GEN_REG:33:REGX|Q\(5)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[5]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:49:REGX|Q\(5),
	datac => \inst4|inst4|outputs[5]~98_combout\,
	datad => \inst4|inst7|GEN_REG:33:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~99_combout\);

-- Location: LCCOMB_X19_Y17_N4
\inst4|inst4|outputs[5]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~100_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & (\inst4|inst4|outputs[5]~97_combout\)) # (!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[5]~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[5]~97_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[5]~99_combout\,
	combout => \inst4|inst4|outputs[5]~100_combout\);

-- Location: LCCOMB_X31_Y19_N22
\inst4|inst4|outputs[5]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~101_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:45:REGX|Q\(5))) # (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|Q\(5),
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:13:REGX|Q\(5),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[5]~101_combout\);

-- Location: LCCOMB_X32_Y19_N24
\inst4|inst4|outputs[5]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~102_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~101_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~101_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(5)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[5]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:29:REGX|Q\(5),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[5]~101_combout\,
	combout => \inst4|inst4|outputs[5]~102_combout\);

-- Location: LCCOMB_X19_Y17_N24
\inst4|inst4|outputs[5]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~94_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(5)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:9:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:41:REGX|Q\(5),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:9:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~94_combout\);

-- Location: LCCOMB_X19_Y17_N10
\inst4|inst4|outputs[5]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~95_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~94_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~94_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(5)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[5]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:25:REGX|Q\(5),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[5]~94_combout\,
	combout => \inst4|inst4|outputs[5]~95_combout\);

-- Location: LCCOMB_X19_Y17_N22
\inst4|inst4|outputs[5]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~103_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~100_combout\ & (\inst4|inst4|outputs[5]~102_combout\)) # (!\inst4|inst4|outputs[5]~100_combout\ & ((\inst4|inst4|outputs[5]~95_combout\))))) # 
-- (!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[5]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[5]~100_combout\,
	datac => \inst4|inst4|outputs[5]~102_combout\,
	datad => \inst4|inst4|outputs[5]~95_combout\,
	combout => \inst4|inst4|outputs[5]~103_combout\);

-- Location: LCCOMB_X24_Y23_N24
\inst4|inst4|outputs[5]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~114_combout\ = (\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\) # (\inst4|inst4|outputs[5]~103_combout\)))) # (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[5]~113_combout\ & (!\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux16~combout\,
	datab => \inst4|inst4|outputs[5]~113_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|outputs[5]~103_combout\,
	combout => \inst4|inst4|outputs[5]~114_combout\);

-- Location: LCCOMB_X19_Y20_N12
\inst4|inst4|outputs[5]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~86_combout\ = (\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\) # ((\inst4|inst7|GEN_REG:42:REGX|Q\(5))))) # (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:42:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:34:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~86_combout\);

-- Location: LCCOMB_X19_Y20_N6
\inst4|inst4|outputs[5]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~87_combout\ = (\inst4|inst4|outputs[5]~86_combout\ & (((\inst4|inst7|GEN_REG:46:REGX|Q\(5)) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[5]~86_combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(5) & ((\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~86_combout\,
	datab => \inst4|inst7|GEN_REG:38:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:46:REGX|Q\(5),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~87_combout\);

-- Location: LCCOMB_X19_Y20_N16
\inst4|inst4|outputs[5]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~88_combout\ = (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:6:REGX|Q\(5))) # (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:6:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:2:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~88_combout\);

-- Location: LCCOMB_X19_Y20_N26
\inst4|inst4|outputs[5]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~89_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~88_combout\ & (\inst4|inst7|GEN_REG:14:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~88_combout\ & ((\inst4|inst7|GEN_REG:10:REGX|Q\(5)))))) # (!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[5]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[5]~88_combout\,
	datac => \inst4|inst7|GEN_REG:14:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:10:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~89_combout\);

-- Location: LCCOMB_X19_Y20_N20
\inst4|inst4|outputs[5]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~90_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~87_combout\)) # (!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~87_combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[5]~89_combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[5]~90_combout\);

-- Location: LCCOMB_X23_Y23_N30
\inst4|inst4|outputs[5]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~84_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(5)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(5),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:22:REGX|Q\(5),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~84_combout\);

-- Location: LCCOMB_X23_Y23_N2
\inst4|inst4|outputs[5]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~85_combout\ = (\inst4|inst4|outputs[5]~84_combout\ & (((\inst4|inst7|GEN_REG:30:REGX|Q\(5))) # (!\inst5|Mux13~combout\))) # (!\inst4|inst4|outputs[5]~84_combout\ & (\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~84_combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:30:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~85_combout\);

-- Location: LCCOMB_X24_Y23_N6
\inst4|inst4|outputs[5]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~91_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(5)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:50:REGX|Q\(5),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~91_combout\);

-- Location: LCCOMB_X24_Y23_N28
\inst4|inst4|outputs[5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~92_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[5]~91_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(5)))) # (!\inst4|inst4|outputs[5]~91_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(5))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[5]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:54:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:62:REGX|Q\(5),
	datad => \inst4|inst4|outputs[5]~91_combout\,
	combout => \inst4|inst4|outputs[5]~92_combout\);

-- Location: LCCOMB_X23_Y23_N4
\inst4|inst4|outputs[5]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~93_combout\ = (\inst4|inst4|outputs[5]~90_combout\ & (((\inst4|inst4|outputs[5]~92_combout\) # (!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[5]~90_combout\ & (\inst4|inst4|outputs[5]~85_combout\ & (\inst5|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~90_combout\,
	datab => \inst4|inst4|outputs[5]~85_combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst4|outputs[5]~92_combout\,
	combout => \inst4|inst4|outputs[5]~93_combout\);

-- Location: LCCOMB_X28_Y22_N14
\inst4|inst4|outputs[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~122_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:55:REGX|Q\(5))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:51:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~122_combout\);

-- Location: LCCOMB_X24_Y23_N26
\inst4|inst4|outputs[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~123_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~122_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~122_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(5)))))) # (!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[5]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[5]~122_combout\,
	datac => \inst4|inst7|GEN_REG:63:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:59:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~123_combout\);

-- Location: LCCOMB_X26_Y25_N10
\inst4|inst4|outputs[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~115_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(5)) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\ & \inst4|inst7|GEN_REG:35:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:39:REGX|Q\(5),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:35:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~115_combout\);

-- Location: LCCOMB_X26_Y25_N28
\inst4|inst4|outputs[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~116_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[5]~115_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(5)))) # (!\inst4|inst4|outputs[5]~115_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(5))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[5]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|Q\(5),
	datab => \inst4|inst7|GEN_REG:47:REGX|Q\(5),
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[5]~115_combout\,
	combout => \inst4|inst4|outputs[5]~116_combout\);

-- Location: LCCOMB_X24_Y16_N22
\inst4|inst4|outputs[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~117_combout\ = (\inst5|Mux13~combout\ & (((\inst4|inst7|GEN_REG:27:REGX|Q\(5)) # (\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(5) & ((!\inst5|Mux14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:19:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:27:REGX|Q\(5),
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~117_combout\);

-- Location: LCCOMB_X24_Y16_N16
\inst4|inst4|outputs[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~118_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[5]~117_combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(5))) # (!\inst4|inst4|outputs[5]~117_combout\ & ((\inst4|inst7|GEN_REG:23:REGX|Q\(5)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[5]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:31:REGX|Q\(5),
	datac => \inst4|inst4|outputs[5]~117_combout\,
	datad => \inst4|inst7|GEN_REG:23:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~118_combout\);

-- Location: LCCOMB_X25_Y24_N16
\inst4|inst4|outputs[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~119_combout\ = (\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\) # ((\inst4|inst7|GEN_REG:11:REGX|Q\(5))))) # (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:11:REGX|Q\(5),
	datad => \inst4|inst7|GEN_REG:3:REGX|Q\(5),
	combout => \inst4|inst4|outputs[5]~119_combout\);

-- Location: LCCOMB_X25_Y24_N6
\inst4|inst4|outputs[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~120_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[5]~119_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(5)))) # (!\inst4|inst4|outputs[5]~119_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(5))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[5]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:7:REGX|Q\(5),
	datac => \inst4|inst7|GEN_REG:15:REGX|Q\(5),
	datad => \inst4|inst4|outputs[5]~119_combout\,
	combout => \inst4|inst4|outputs[5]~120_combout\);

-- Location: LCCOMB_X24_Y23_N20
\inst4|inst4|outputs[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~121_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst4|outputs[5]~118_combout\)) # (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst4|outputs[5]~118_combout\,
	datad => \inst4|inst4|outputs[5]~120_combout\,
	combout => \inst4|inst4|outputs[5]~121_combout\);

-- Location: LCCOMB_X24_Y23_N0
\inst4|inst4|outputs[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~124_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~121_combout\ & (\inst4|inst4|outputs[5]~123_combout\)) # (!\inst4|inst4|outputs[5]~121_combout\ & ((\inst4|inst4|outputs[5]~116_combout\))))) # 
-- (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[5]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~123_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst4|outputs[5]~116_combout\,
	datad => \inst4|inst4|outputs[5]~121_combout\,
	combout => \inst4|inst4|outputs[5]~124_combout\);

-- Location: LCCOMB_X24_Y23_N8
\inst4|inst4|outputs[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~125_combout\ = (\inst4|inst4|outputs[5]~114_combout\ & (((\inst4|inst4|outputs[5]~124_combout\) # (!\inst5|Mux15~combout\)))) # (!\inst4|inst4|outputs[5]~114_combout\ & (\inst4|inst4|outputs[5]~93_combout\ & 
-- (\inst5|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~114_combout\,
	datab => \inst4|inst4|outputs[5]~93_combout\,
	datac => \inst5|Mux15~combout\,
	datad => \inst4|inst4|outputs[5]~124_combout\,
	combout => \inst4|inst4|outputs[5]~125_combout\);

-- Location: LCCOMB_X19_Y23_N4
\inst1|Add1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~77_combout\ = (\inst1|Add1~54_combout\ & ((\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ $ (\inst5|Mux28~0_combout\))) # (!\inst5|Mux26~0_combout\ & (\inst5|Mux27~0_combout\ & \inst5|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~54_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux27~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~77_combout\);

-- Location: IOIBUF_X0_Y24_N15
\PORT1IN[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(14),
	o => \PORT1IN[14]~input_o\);

-- Location: LCCOMB_X20_Y24_N4
\inst10|GEN_REG_sIn:1:REGX|Q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sIn:1:REGX|Q[6]~feeder_combout\ = \PORT1IN[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PORT1IN[14]~input_o\,
	combout => \inst10|GEN_REG_sIn:1:REGX|Q[6]~feeder_combout\);

-- Location: FF_X20_Y24_N5
\inst10|GEN_REG_sIn:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	d => \inst10|GEN_REG_sIn:1:REGX|Q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(6));

-- Location: IOIBUF_X53_Y17_N8
\PORT1IN[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(6),
	o => \PORT1IN[6]~input_o\);

-- Location: FF_X20_Y24_N31
\inst10|GEN_REG_sIn:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~clkctrl_outclk\,
	asdata => \PORT1IN[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(6));

-- Location: LCCOMB_X20_Y24_N30
\inst8|dataOut[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[6]~5_combout\ = (\inst5|Mux25~0_combout\ & ((\inst8|addressStorage|Q\(0) & (\inst10|GEN_REG_sIn:1:REGX|Q\(6))) # (!\inst8|addressStorage|Q\(0) & ((\inst10|GEN_REG_sIn:0:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux25~0_combout\,
	datab => \inst10|GEN_REG_sIn:1:REGX|Q\(6),
	datac => \inst10|GEN_REG_sIn:0:REGX|Q\(6),
	datad => \inst8|addressStorage|Q\(0),
	combout => \inst8|dataOut[6]~5_combout\);

-- Location: LCCOMB_X20_Y24_N24
\inst8|dataOut[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[6]~6_combout\ = (!\inst8|dataOut[5]~0_combout\ & (\inst10|outputmux|Equal0~4_combout\ & (\inst8|dataOut[6]~5_combout\ & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|dataOut[5]~0_combout\,
	datab => \inst10|outputmux|Equal0~4_combout\,
	datac => \inst8|dataOut[6]~5_combout\,
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \inst8|dataOut[6]~6_combout\);

-- Location: LCCOMB_X20_Y24_N2
\inst8|dataOut[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|dataOut[6]~7_combout\ = (\inst8|dataOut[6]~6_combout\) # ((!\inst5|Mux25~0_combout\ & ((\inst1|Add1~61_combout\) # (\inst1|Add1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux25~0_combout\,
	datab => \inst1|Add1~61_combout\,
	datac => \inst1|Add1~77_combout\,
	datad => \inst8|dataOut[6]~6_combout\,
	combout => \inst8|dataOut[6]~7_combout\);

-- Location: LCCOMB_X30_Y21_N22
\inst4|inst6|output[61][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][6]~combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(6) & ((\inst4|inst2|output[61][0]~159_combout\) # ((\inst8|dataOut[6]~7_combout\ & \inst4|inst5|Equal0~47_combout\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & (\inst8|dataOut[6]~7_combout\ & (\inst4|inst5|Equal0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datab => \inst8|dataOut[6]~7_combout\,
	datac => \inst4|inst5|Equal0~47_combout\,
	datad => \inst4|inst2|output[61][0]~159_combout\,
	combout => \inst4|inst6|output[61][6]~combout\);

-- Location: FF_X30_Y21_N23
\inst4|inst7|GEN_REG:61:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][6]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(6));

-- Location: LCCOMB_X21_Y18_N18
\inst4|inst4|outputs[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~49_combout\ = (\inst5|Mux11~combout\ & (((\inst4|inst7|GEN_REG:45:REGX|Q\(6)) # (\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:13:REGX|Q\(6) & ((!\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:13:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:45:REGX|Q\(6),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[6]~49_combout\);

-- Location: LCCOMB_X21_Y18_N28
\inst4|inst4|outputs[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~50_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[6]~49_combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~49_combout\ & ((\inst4|inst7|GEN_REG:29:REGX|Q\(6)))))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[6]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:61:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:29:REGX|Q\(6),
	datad => \inst4|inst4|outputs[6]~49_combout\,
	combout => \inst4|inst4|outputs[6]~50_combout\);

-- Location: LCCOMB_X20_Y17_N16
\inst4|inst4|outputs[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~44_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:21:REGX|Q\(6)))) # (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:5:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|Q\(6),
	datab => \inst5|Mux11~combout\,
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:21:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~44_combout\);

-- Location: LCCOMB_X20_Y17_N2
\inst4|inst4|outputs[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~45_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~44_combout\ & ((\inst4|inst7|GEN_REG:53:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~44_combout\ & (\inst4|inst7|GEN_REG:37:REGX|Q\(6))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|Q\(6),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst4|outputs[6]~44_combout\,
	datad => \inst4|inst7|GEN_REG:53:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~45_combout\);

-- Location: LCCOMB_X21_Y18_N12
\inst4|inst4|outputs[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~46_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:17:REGX|Q\(6)) # ((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:1:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|Q\(6),
	datab => \inst5|Mux12~combout\,
	datac => \inst5|Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:1:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~46_combout\);

-- Location: LCCOMB_X21_Y18_N6
\inst4|inst4|outputs[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~47_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~46_combout\ & ((\inst4|inst7|GEN_REG:49:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~46_combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(6))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|Q\(6),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:49:REGX|Q\(6),
	datad => \inst4|inst4|outputs[6]~46_combout\,
	combout => \inst4|inst4|outputs[6]~47_combout\);

-- Location: LCCOMB_X21_Y18_N8
\inst4|inst4|outputs[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~48_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~45_combout\) # ((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\ & \inst4|inst4|outputs[6]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~45_combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst4|outputs[6]~47_combout\,
	combout => \inst4|inst4|outputs[6]~48_combout\);

-- Location: LCCOMB_X21_Y18_N16
\inst4|inst4|outputs[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~42_combout\ = (\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\) # ((\inst4|inst7|GEN_REG:41:REGX|Q\(6))))) # (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:9:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:41:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~42_combout\);

-- Location: LCCOMB_X21_Y18_N10
\inst4|inst4|outputs[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~43_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[6]~42_combout\ & (\inst4|inst7|GEN_REG:57:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~42_combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(6)))))) # (!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[6]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[6]~42_combout\,
	datac => \inst4|inst7|GEN_REG:57:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:25:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~43_combout\);

-- Location: LCCOMB_X21_Y18_N22
\inst4|inst4|outputs[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~51_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~48_combout\ & (\inst4|inst4|outputs[6]~50_combout\)) # (!\inst4|inst4|outputs[6]~48_combout\ & ((\inst4|inst4|outputs[6]~43_combout\))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[6]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[6]~50_combout\,
	datac => \inst4|inst4|outputs[6]~48_combout\,
	datad => \inst4|inst4|outputs[6]~43_combout\,
	combout => \inst4|inst4|outputs[6]~51_combout\);

-- Location: LCCOMB_X23_Y23_N8
\inst4|inst4|outputs[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~52_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:22:REGX|Q\(6)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|Q\(6),
	datab => \inst4|inst7|GEN_REG:22:REGX|Q\(6),
	datac => \inst5|Mux13~combout\,
	datad => \inst5|Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~52_combout\);

-- Location: LCCOMB_X23_Y23_N12
\inst4|inst4|outputs[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~53_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~52_combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~52_combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(6)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|Q\(6),
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst4|outputs[6]~52_combout\,
	datad => \inst4|inst7|GEN_REG:26:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~53_combout\);

-- Location: LCCOMB_X28_Y21_N14
\inst4|inst4|outputs[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~59_combout\ = (\inst5|Mux14~combout\ & (\inst5|Mux13~combout\)) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:58:REGX|Q\(6)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:50:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:50:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:58:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~59_combout\);

-- Location: LCCOMB_X28_Y21_N26
\inst4|inst4|outputs[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~60_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~59_combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~59_combout\ & (\inst4|inst7|GEN_REG:54:REGX|Q\(6))))) # (!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[6]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst4|outputs[6]~59_combout\,
	datac => \inst4|inst7|GEN_REG:54:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:62:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~60_combout\);

-- Location: LCCOMB_X29_Y21_N24
\inst4|inst4|outputs[6]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~54_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(6)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|Q\(6),
	datab => \inst5|Mux14~combout\,
	datac => \inst5|Mux13~combout\,
	datad => \inst4|inst7|GEN_REG:42:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~54_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst4|inst4|outputs[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~55_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~54_combout\ & (\inst4|inst7|GEN_REG:46:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~54_combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(6)))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[6]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:46:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:38:REGX|Q\(6),
	datad => \inst4|inst4|outputs[6]~54_combout\,
	combout => \inst4|inst4|outputs[6]~55_combout\);

-- Location: LCCOMB_X28_Y21_N18
\inst4|inst4|outputs[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~56_combout\ = (\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(6)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:2:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:2:REGX|Q\(6),
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst7|GEN_REG:6:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~56_combout\);

-- Location: LCCOMB_X28_Y21_N30
\inst4|inst4|outputs[6]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~57_combout\ = (\inst4|inst4|outputs[6]~56_combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(6)) # ((!\inst5|Mux13~combout\)))) # (!\inst4|inst4|outputs[6]~56_combout\ & (((\inst4|inst7|GEN_REG:10:REGX|Q\(6) & \inst5|Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|Q\(6),
	datab => \inst4|inst4|outputs[6]~56_combout\,
	datac => \inst4|inst7|GEN_REG:10:REGX|Q\(6),
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[6]~57_combout\);

-- Location: LCCOMB_X28_Y21_N10
\inst4|inst4|outputs[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~58_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & (\inst4|inst4|outputs[6]~55_combout\)) # (!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[6]~55_combout\,
	datac => \inst4|inst4|outputs[6]~57_combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[6]~58_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst4|inst4|outputs[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~61_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[6]~58_combout\ & ((\inst4|inst4|outputs[6]~60_combout\))) # (!\inst4|inst4|outputs[6]~58_combout\ & (\inst4|inst4|outputs[6]~53_combout\)))) # (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[6]~53_combout\,
	datac => \inst4|inst4|outputs[6]~60_combout\,
	datad => \inst4|inst4|outputs[6]~58_combout\,
	combout => \inst4|inst4|outputs[6]~61_combout\);

-- Location: LCCOMB_X26_Y16_N0
\inst4|inst4|outputs[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~62_combout\ = (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) # (!\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(6)))) # (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:4:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst7|GEN_REG:4:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:36:REGX|Q\(6),
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[6]~62_combout\);

-- Location: LCCOMB_X26_Y16_N10
\inst4|inst4|outputs[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~63_combout\ = (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[6]~62_combout\ & (\inst4|inst7|GEN_REG:52:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~62_combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(6)))))) # (!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[6]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst4|inst4|outputs[6]~62_combout\,
	datac => \inst4|inst7|GEN_REG:52:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:20:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~63_combout\);

-- Location: LCCOMB_X26_Y16_N4
\inst4|inst4|outputs[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~64_combout\ = (\inst5|Mux12~combout\ & ((\inst5|Mux11~combout\) # ((\inst4|inst7|GEN_REG:24:REGX|Q\(6))))) # (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux12~combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:24:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:8:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~64_combout\);

-- Location: LCCOMB_X26_Y16_N6
\inst4|inst4|outputs[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~65_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~64_combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~64_combout\ & (\inst4|inst7|GEN_REG:40:REGX|Q\(6))))) # (!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[6]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst4|outputs[6]~64_combout\,
	datac => \inst4|inst7|GEN_REG:40:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:56:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~65_combout\);

-- Location: LCCOMB_X31_Y19_N10
\inst4|inst4|outputs[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~66_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(6)) # ((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & (((!\inst5|Mux12~combout\ & \inst4|inst7|GEN_REG:0:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|Q\(6),
	datac => \inst5|Mux12~combout\,
	datad => \inst4|inst7|GEN_REG:0:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~66_combout\);

-- Location: LCCOMB_X31_Y19_N24
\inst4|inst4|outputs[6]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~67_combout\ = (\inst4|inst4|outputs[6]~66_combout\ & (((\inst4|inst7|GEN_REG:48:REGX|Q\(6)) # (!\inst5|Mux12~combout\)))) # (!\inst4|inst4|outputs[6]~66_combout\ & (\inst4|inst7|GEN_REG:16:REGX|Q\(6) & ((\inst5|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~66_combout\,
	datab => \inst4|inst7|GEN_REG:16:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:48:REGX|Q\(6),
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[6]~67_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst4|inst4|outputs[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~68_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~65_combout\) # ((\inst5|Mux14~combout\)))) # (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\ & \inst4|inst4|outputs[6]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst4|outputs[6]~65_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[6]~67_combout\,
	combout => \inst4|inst4|outputs[6]~68_combout\);

-- Location: LCCOMB_X32_Y22_N4
\inst4|inst4|outputs[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~69_combout\ = (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(6))) # (!\inst5|Mux12~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux11~combout\,
	datab => \inst5|Mux12~combout\,
	datac => \inst4|inst7|GEN_REG:28:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:12:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~69_combout\);

-- Location: LCCOMB_X26_Y16_N2
\inst4|inst4|outputs[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~70_combout\ = (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~69_combout\ & (\inst4|inst7|GEN_REG:60:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~69_combout\ & ((\inst4|inst7|GEN_REG:44:REGX|Q\(6)))))) # (!\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[6]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|Q\(6),
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst7|GEN_REG:44:REGX|Q\(6),
	datad => \inst4|inst4|outputs[6]~69_combout\,
	combout => \inst4|inst4|outputs[6]~70_combout\);

-- Location: LCCOMB_X26_Y16_N20
\inst4|inst4|outputs[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~71_combout\ = (\inst4|inst4|outputs[6]~68_combout\ & (((\inst4|inst4|outputs[6]~70_combout\) # (!\inst5|Mux14~combout\)))) # (!\inst4|inst4|outputs[6]~68_combout\ & (\inst4|inst4|outputs[6]~63_combout\ & (\inst5|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~63_combout\,
	datab => \inst4|inst4|outputs[6]~68_combout\,
	datac => \inst5|Mux14~combout\,
	datad => \inst4|inst4|outputs[6]~70_combout\,
	combout => \inst4|inst4|outputs[6]~71_combout\);

-- Location: LCCOMB_X26_Y16_N22
\inst4|inst4|outputs[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~72_combout\ = (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[6]~61_combout\) # ((\inst5|Mux16~combout\)))) # (!\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\ & \inst4|inst4|outputs[6]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~61_combout\,
	datab => \inst5|Mux15~combout\,
	datac => \inst5|Mux16~combout\,
	datad => \inst4|inst4|outputs[6]~71_combout\,
	combout => \inst4|inst4|outputs[6]~72_combout\);

-- Location: LCCOMB_X19_Y20_N8
\inst4|inst4|outputs[6]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~80_combout\ = (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) # (!\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(6)))) # (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:51:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:51:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:55:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~80_combout\);

-- Location: LCCOMB_X19_Y20_N10
\inst4|inst4|outputs[6]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~81_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~80_combout\ & (\inst4|inst7|GEN_REG:63:REGX|Q\(6))) # (!\inst4|inst4|outputs[6]~80_combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(6)))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[6]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:63:REGX|Q\(6),
	datac => \inst4|inst4|outputs[6]~80_combout\,
	datad => \inst4|inst7|GEN_REG:59:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~81_combout\);

-- Location: LCCOMB_X21_Y21_N24
\inst4|inst4|outputs[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~73_combout\ = (\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\) # ((\inst4|inst7|GEN_REG:39:REGX|Q\(6))))) # (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:35:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst5|Mux13~combout\,
	datac => \inst4|inst7|GEN_REG:39:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:35:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~73_combout\);

-- Location: LCCOMB_X21_Y21_N2
\inst4|inst4|outputs[6]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~74_combout\ = (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~73_combout\ & ((\inst4|inst7|GEN_REG:47:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~73_combout\ & (\inst4|inst7|GEN_REG:43:REGX|Q\(6))))) # (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[6]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst4|inst7|GEN_REG:43:REGX|Q\(6),
	datac => \inst4|inst7|GEN_REG:47:REGX|Q\(6),
	datad => \inst4|inst4|outputs[6]~73_combout\,
	combout => \inst4|inst4|outputs[6]~74_combout\);

-- Location: LCCOMB_X21_Y16_N8
\inst4|inst4|outputs[6]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~77_combout\ = (\inst5|Mux13~combout\ & ((\inst5|Mux14~combout\) # ((\inst4|inst7|GEN_REG:11:REGX|Q\(6))))) # (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:3:REGX|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux13~combout\,
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:3:REGX|Q\(6),
	datad => \inst4|inst7|GEN_REG:11:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~77_combout\);

-- Location: LCCOMB_X21_Y16_N26
\inst4|inst4|outputs[6]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~78_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~77_combout\ & ((\inst4|inst7|GEN_REG:15:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~77_combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(6))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[6]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux14~combout\,
	datab => \inst4|inst7|GEN_REG:7:REGX|Q\(6),
	datac => \inst4|inst4|outputs[6]~77_combout\,
	datad => \inst4|inst7|GEN_REG:15:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~78_combout\);

-- Location: LCCOMB_X21_Y16_N28
\inst4|inst4|outputs[6]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~75_combout\ = (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)))) # (!\inst5|Mux14~combout\ & ((\inst5|Mux13~combout\ & ((\inst4|inst7|GEN_REG:27:REGX|Q\(6)))) # (!\inst5|Mux13~combout\ & (\inst4|inst7|GEN_REG:19:REGX|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|Q\(6),
	datab => \inst4|inst7|GEN_REG:27:REGX|Q\(6),
	datac => \inst5|Mux14~combout\,
	datad => \inst5|Mux13~combout\,
	combout => \inst4|inst4|outputs[6]~75_combout\);

-- Location: LCCOMB_X21_Y16_N22
\inst4|inst4|outputs[6]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~76_combout\ = (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~75_combout\ & ((\inst4|inst7|GEN_REG:31:REGX|Q\(6)))) # (!\inst4|inst4|outputs[6]~75_combout\ & (\inst4|inst7|GEN_REG:23:REGX|Q\(6))))) # (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[6]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|Q\(6),
	datab => \inst5|Mux14~combout\,
	datac => \inst4|inst4|outputs[6]~75_combout\,
	datad => \inst4|inst7|GEN_REG:31:REGX|Q\(6),
	combout => \inst4|inst4|outputs[6]~76_combout\);

-- Location: LCCOMB_X21_Y16_N4
\inst4|inst4|outputs[6]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~79_combout\ = (\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (!\inst5|Mux11~combout\ & ((\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[6]~76_combout\))) # (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[6]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~78_combout\,
	datab => \inst5|Mux11~combout\,
	datac => \inst4|inst4|outputs[6]~76_combout\,
	datad => \inst5|Mux12~combout\,
	combout => \inst4|inst4|outputs[6]~79_combout\);

-- Location: LCCOMB_X19_Y20_N4
\inst4|inst4|outputs[6]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~82_combout\ = (\inst4|inst4|outputs[6]~79_combout\ & ((\inst4|inst4|outputs[6]~81_combout\) # ((!\inst5|Mux11~combout\)))) # (!\inst4|inst4|outputs[6]~79_combout\ & (((\inst4|inst4|outputs[6]~74_combout\ & \inst5|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~81_combout\,
	datab => \inst4|inst4|outputs[6]~74_combout\,
	datac => \inst4|inst4|outputs[6]~79_combout\,
	datad => \inst5|Mux11~combout\,
	combout => \inst4|inst4|outputs[6]~82_combout\);

-- Location: LCCOMB_X26_Y16_N8
\inst4|inst4|outputs[6]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~83_combout\ = (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[6]~72_combout\ & ((\inst4|inst4|outputs[6]~82_combout\))) # (!\inst4|inst4|outputs[6]~72_combout\ & (\inst4|inst4|outputs[6]~51_combout\)))) # (!\inst5|Mux16~combout\ & 
-- (((\inst4|inst4|outputs[6]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~51_combout\,
	datab => \inst5|Mux16~combout\,
	datac => \inst4|inst4|outputs[6]~72_combout\,
	datad => \inst4|inst4|outputs[6]~82_combout\,
	combout => \inst4|inst4|outputs[6]~83_combout\);

-- Location: LCCOMB_X18_Y21_N8
\inst1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~3_combout\ = (\inst4|inst4|outputs[6]~83_combout\ & (\inst4|inst5|outputs[6]~83_combout\ & (\inst4|inst5|outputs[7]~41_combout\ $ (!\inst4|inst4|outputs[7]~41_combout\)))) # (!\inst4|inst4|outputs[6]~83_combout\ & 
-- (!\inst4|inst5|outputs[6]~83_combout\ & (\inst4|inst5|outputs[7]~41_combout\ $ (!\inst4|inst4|outputs[7]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[6]~83_combout\,
	datab => \inst4|inst5|outputs[6]~83_combout\,
	datac => \inst4|inst5|outputs[7]~41_combout\,
	datad => \inst4|inst4|outputs[7]~41_combout\,
	combout => \inst1|Equal1~3_combout\);

-- Location: LCCOMB_X19_Y21_N16
\inst1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~1_combout\ = (\inst4|inst5|outputs[2]~251_combout\ & (\inst4|inst4|outputs[2]~251_combout\ & (\inst4|inst4|outputs[3]~209_combout\ $ (!\inst4|inst5|outputs[3]~209_combout\)))) # (!\inst4|inst5|outputs[2]~251_combout\ & 
-- (!\inst4|inst4|outputs[2]~251_combout\ & (\inst4|inst4|outputs[3]~209_combout\ $ (!\inst4|inst5|outputs[3]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|outputs[2]~251_combout\,
	datab => \inst4|inst4|outputs[2]~251_combout\,
	datac => \inst4|inst4|outputs[3]~209_combout\,
	datad => \inst4|inst5|outputs[3]~209_combout\,
	combout => \inst1|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y22_N16
\inst1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~2_combout\ = (\inst4|inst4|outputs[5]~125_combout\ & (\inst4|inst5|outputs[5]~125_combout\ & (\inst4|inst5|outputs[4]~167_combout\ $ (!\inst4|inst4|outputs[4]~167_combout\)))) # (!\inst4|inst4|outputs[5]~125_combout\ & 
-- (!\inst4|inst5|outputs[5]~125_combout\ & (\inst4|inst5|outputs[4]~167_combout\ $ (!\inst4|inst4|outputs[4]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[5]~125_combout\,
	datab => \inst4|inst5|outputs[4]~167_combout\,
	datac => \inst4|inst4|outputs[4]~167_combout\,
	datad => \inst4|inst5|outputs[5]~125_combout\,
	combout => \inst1|Equal1~2_combout\);

-- Location: LCCOMB_X19_Y21_N6
\inst1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~0_combout\ = (\inst4|inst4|outputs[1]~293_combout\ & (\inst4|inst5|outputs[1]~293_combout\ & (\inst4|inst5|outputs[0]~335_combout\ $ (!\inst4|inst4|outputs[0]~335_combout\)))) # (!\inst4|inst4|outputs[1]~293_combout\ & 
-- (!\inst4|inst5|outputs[1]~293_combout\ & (\inst4|inst5|outputs[0]~335_combout\ $ (!\inst4|inst4|outputs[0]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|outputs[1]~293_combout\,
	datab => \inst4|inst5|outputs[0]~335_combout\,
	datac => \inst4|inst4|outputs[0]~335_combout\,
	datad => \inst4|inst5|outputs[1]~293_combout\,
	combout => \inst1|Equal1~0_combout\);

-- Location: LCCOMB_X19_Y21_N26
\inst1|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~4_combout\ = (\inst1|Equal1~3_combout\ & (\inst1|Equal1~1_combout\ & (\inst1|Equal1~2_combout\ & \inst1|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal1~3_combout\,
	datab => \inst1|Equal1~1_combout\,
	datac => \inst1|Equal1~2_combout\,
	datad => \inst1|Equal1~0_combout\,
	combout => \inst1|Equal1~4_combout\);

-- Location: LCCOMB_X21_Y20_N16
\inst5|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux29~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(15) & (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux29~0_combout\);

-- Location: LCCOMB_X21_Y20_N6
\inst5|EQ_LAT\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|EQ_LAT~combout\ = (\inst5|Mux29~0_combout\ & (\inst1|Equal1~4_combout\)) # (!\inst5|Mux29~0_combout\ & ((\inst5|EQ_LAT~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal1~4_combout\,
	datac => \inst5|EQ_LAT~combout\,
	datad => \inst5|Mux29~0_combout\,
	combout => \inst5|EQ_LAT~combout\);

-- Location: LCCOMB_X21_Y20_N12
\inst5|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux42~2_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (\inst5|EQ_LAT~combout\ $ (!\inst2|altsyncram_component|auto_generated|q_a\(12))))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(14) & (((!\inst2|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|EQ_LAT~combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux42~2_combout\);

-- Location: LCCOMB_X21_Y20_N2
\inst5|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux42~3_combout\ = (\inst5|Mux42~2_combout\ & (\inst2|altsyncram_component|auto_generated|q_a\(15) & ((\inst2|altsyncram_component|auto_generated|q_a\(13)) # (\inst2|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux42~2_combout\,
	datab => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst5|Mux42~3_combout\);

-- Location: CLKCTRL_G4
\inst5|Mux42~3clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst5|Mux42~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst5|Mux42~3clkctrl_outclk\);

-- Location: LCCOMB_X28_Y16_N30
\inst5|PCOut[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(11) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(11))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(11),
	datac => \inst5|PCOut\(11),
	datad => \inst5|Mux42~3clkctrl_outclk\,
	combout => \inst5|PCOut\(11));

-- Location: FF_X28_Y16_N29
\inst|PC_register_R|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[11]~34_combout\,
	asdata => \inst5|PCOut\(11),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(11));

-- Location: M9K_X22_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y19_N12
\inst5|PCOut[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(10) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(10))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(10),
	datac => \inst5|PCOut\(10),
	datad => \inst5|Mux42~3clkctrl_outclk\,
	combout => \inst5|PCOut\(10));

-- Location: FF_X28_Y16_N27
\inst|PC_register_R|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[10]~32_combout\,
	asdata => \inst5|PCOut\(10),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(10));

-- Location: LCCOMB_X25_Y20_N16
\inst5|PCOut[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(9) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(9))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(9),
	datac => \inst5|Mux42~3clkctrl_outclk\,
	datad => \inst5|PCOut\(9),
	combout => \inst5|PCOut\(9));

-- Location: FF_X28_Y16_N25
\inst|PC_register_R|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[9]~30_combout\,
	asdata => \inst5|PCOut\(9),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(9));

-- Location: LCCOMB_X28_Y16_N4
\inst5|PCOut[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(8) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(8))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(8),
	datac => \inst5|PCOut\(8),
	datad => \inst5|Mux42~3clkctrl_outclk\,
	combout => \inst5|PCOut\(8));

-- Location: FF_X28_Y16_N23
\inst|PC_register_R|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[8]~28_combout\,
	asdata => \inst5|PCOut\(8),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(8));

-- Location: M9K_X33_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010410C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y16_N2
\inst5|PCOut[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(7) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(7))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(7),
	datab => \inst5|PCOut\(7),
	datad => \inst5|Mux42~3clkctrl_outclk\,
	combout => \inst5|PCOut\(7));

-- Location: FF_X28_Y16_N21
\inst|PC_register_R|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[7]~26_combout\,
	asdata => \inst5|PCOut\(7),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(7));

-- Location: M9K_X33_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011820C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y16_N0
\inst5|PCOut[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(6) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(6))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(6),
	datac => \inst5|Mux42~3clkctrl_outclk\,
	datad => \inst5|PCOut\(6),
	combout => \inst5|PCOut\(6));

-- Location: FF_X28_Y16_N19
\inst|PC_register_R|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[6]~24_combout\,
	asdata => \inst5|PCOut\(6),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(6));

-- Location: M9K_X22_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y16_N0
\inst5|PCOut[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(5) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(5))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst5|PCOut\(5),
	datad => \inst5|Mux42~3clkctrl_outclk\,
	combout => \inst5|PCOut\(5));

-- Location: FF_X28_Y16_N17
\inst|PC_register_R|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[5]~22_combout\,
	asdata => \inst5|PCOut\(5),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(5));

-- Location: LCCOMB_X23_Y16_N16
\inst5|PCOut[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(4) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(4))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst5|Mux42~3clkctrl_outclk\,
	datad => \inst5|PCOut\(4),
	combout => \inst5|PCOut\(4));

-- Location: FF_X28_Y16_N15
\inst|PC_register_R|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[4]~20_combout\,
	asdata => \inst5|PCOut\(4),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(4));

-- Location: M9K_X22_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028A04",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_inst12~combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y16_N0
\inst5|PCOut[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(3) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(3))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(3),
	datac => \inst5|Mux42~3clkctrl_outclk\,
	datad => \inst5|PCOut\(3),
	combout => \inst5|PCOut\(3));

-- Location: FF_X28_Y16_N13
\inst|PC_register_R|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[3]~18_combout\,
	asdata => \inst5|PCOut\(3),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(3));

-- Location: LCCOMB_X24_Y15_N0
\inst5|PCOut[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(2) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(2))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst5|Mux42~3clkctrl_outclk\,
	datad => \inst5|PCOut\(2),
	combout => \inst5|PCOut\(2));

-- Location: FF_X28_Y16_N11
\inst|PC_register_R|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[2]~16_combout\,
	asdata => \inst5|PCOut\(2),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(2));

-- Location: LCCOMB_X25_Y20_N14
\inst5|PCOut[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(1) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(1))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(1),
	datac => \inst5|PCOut\(1),
	datad => \inst5|Mux42~3clkctrl_outclk\,
	combout => \inst5|PCOut\(1));

-- Location: FF_X28_Y16_N9
\inst|PC_register_R|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[1]~14_combout\,
	asdata => \inst5|PCOut\(1),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(1));

-- Location: LCCOMB_X30_Y16_N0
\inst5|PCOut[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(0) = (GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & (\inst2|altsyncram_component|auto_generated|q_a\(0))) # (!GLOBAL(\inst5|Mux42~3clkctrl_outclk\) & ((\inst5|PCOut\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|q_a\(0),
	datac => \inst5|Mux42~3clkctrl_outclk\,
	datad => \inst5|PCOut\(0),
	combout => \inst5|PCOut\(0));

-- Location: FF_X28_Y16_N7
\inst|PC_register_R|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12~clkctrl_outclk\,
	d => \inst|PC_register_R|Q[0]~12_combout\,
	asdata => \inst5|PCOut\(0),
	sload => \inst5|Mux42~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q\(0));

-- Location: LCCOMB_X25_Y20_N2
\inst5|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux27~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & (!\inst2|altsyncram_component|auto_generated|q_a\(13) & (\inst2|altsyncram_component|auto_generated|q_a\(14) $ (\inst2|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|q_a\(14),
	datab => \inst2|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst5|Mux27~0_combout\);

-- Location: LCCOMB_X19_Y22_N26
\inst1|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~58_combout\ = (\inst5|Mux27~0_combout\ & (!\inst5|Mux26~0_combout\ & !\inst5|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|Mux27~0_combout\,
	datab => \inst5|Mux26~0_combout\,
	datad => \inst5|Mux28~0_combout\,
	combout => \inst1|Add1~58_combout\);

-- Location: LCCOMB_X18_Y21_N22
\inst1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = (\inst1|Mux4~3_combout\ & (\inst4|inst4|outputs[7]~41_combout\ & ((\inst4|inst5|outputs[7]~41_combout\) # (!\inst1|Mux4~2_combout\)))) # (!\inst1|Mux4~3_combout\ & (\inst1|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux4~2_combout\,
	datab => \inst1|Mux4~3_combout\,
	datac => \inst4|inst5|outputs[7]~41_combout\,
	datad => \inst4|inst4|outputs[7]~41_combout\,
	combout => \inst1|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y21_N24
\inst1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux0~1_combout\ = (\inst1|Mux4~6_combout\ & (\inst1|Mux0~0_combout\)) # (!\inst1|Mux4~6_combout\ & (\inst4|inst4|outputs[7]~41_combout\ $ (((\inst4|inst5|outputs[7]~41_combout\) # (!\inst1|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux0~0_combout\,
	datab => \inst4|inst4|outputs[7]~41_combout\,
	datac => \inst4|inst5|outputs[7]~41_combout\,
	datad => \inst1|Mux4~6_combout\,
	combout => \inst1|Mux0~1_combout\);

-- Location: LCCOMB_X18_Y21_N18
\inst1|Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~76_combout\ = (\inst1|Mux0~1_combout\ & (\inst5|Mux27~0_combout\ $ (((!\inst5|Mux28~0_combout\) # (!\inst5|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux0~1_combout\,
	datab => \inst5|Mux26~0_combout\,
	datac => \inst5|Mux28~0_combout\,
	datad => \inst5|Mux27~0_combout\,
	combout => \inst1|Add1~76_combout\);

-- Location: LCCOMB_X18_Y21_N26
\inst1|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~59_combout\ = (\inst1|Add1~76_combout\) # ((\inst1|Add1~58_combout\ & ((\inst4|inst5|outputs[7]~41_combout\) # (\inst4|inst4|outputs[7]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~58_combout\,
	datab => \inst1|Add1~76_combout\,
	datac => \inst4|inst5|outputs[7]~41_combout\,
	datad => \inst4|inst4|outputs[7]~41_combout\,
	combout => \inst1|Add1~59_combout\);

-- Location: LCCOMB_X20_Y23_N4
\inst1|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~60_combout\ = (\inst1|Add1~59_combout\) # (\inst1|Add1~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Add1~59_combout\,
	datad => \inst1|Add1~75_combout\,
	combout => \inst1|Add1~60_combout\);

-- Location: CLKCTRL_G11
\inst5|Mux25~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst5|Mux25~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst5|Mux25~0clkctrl_outclk\);

-- Location: LCCOMB_X14_Y30_N18
\inst8|bufferIn[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(7) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst1|Add1~60_combout\)) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst8|bufferIn\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~60_combout\,
	datab => \inst8|bufferIn\(7),
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(7));

-- Location: LCCOMB_X20_Y24_N0
\inst1|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~62_combout\ = (\inst1|Add1~61_combout\) # (\inst1|Add1~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Add1~61_combout\,
	datad => \inst1|Add1~77_combout\,
	combout => \inst1|Add1~62_combout\);

-- Location: LCCOMB_X14_Y30_N20
\inst8|bufferIn[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(6) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst1|Add1~62_combout\))) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst8|bufferIn\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|bufferIn\(6),
	datac => \inst1|Add1~62_combout\,
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(6));

-- Location: LCCOMB_X19_Y22_N10
\inst1|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~64_combout\ = (\inst1|Add1~63_combout\) # (\inst1|Add1~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Add1~63_combout\,
	datad => \inst1|Add1~79_combout\,
	combout => \inst1|Add1~64_combout\);

-- Location: LCCOMB_X14_Y30_N16
\inst8|bufferIn[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(5) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst1|Add1~64_combout\))) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst8|bufferIn\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|bufferIn\(5),
	datac => \inst1|Add1~64_combout\,
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(5));

-- Location: LCCOMB_X19_Y22_N2
\inst1|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~66_combout\ = (\inst1|Add1~81_combout\) # (\inst1|Add1~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~81_combout\,
	datad => \inst1|Add1~65_combout\,
	combout => \inst1|Add1~66_combout\);

-- Location: LCCOMB_X14_Y30_N6
\inst8|bufferIn[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(4) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst1|Add1~66_combout\))) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst8|bufferIn\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|bufferIn\(4),
	datab => \inst1|Add1~66_combout\,
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(4));

-- Location: LCCOMB_X20_Y24_N18
\inst1|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~68_combout\ = (\inst1|Add1~67_combout\) # (\inst1|Add1~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Add1~67_combout\,
	datad => \inst1|Add1~83_combout\,
	combout => \inst1|Add1~68_combout\);

-- Location: LCCOMB_X14_Y30_N24
\inst8|bufferIn[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(3) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst1|Add1~68_combout\))) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst8|bufferIn\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|bufferIn\(3),
	datac => \inst1|Add1~68_combout\,
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(3));

-- Location: LCCOMB_X21_Y23_N8
\inst1|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~70_combout\ = (\inst1|Add1~85_combout\) # (\inst1|Add1~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Add1~85_combout\,
	datad => \inst1|Add1~69_combout\,
	combout => \inst1|Add1~70_combout\);

-- Location: LCCOMB_X14_Y30_N10
\inst8|bufferIn[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(2) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst1|Add1~70_combout\))) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst8|bufferIn\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|bufferIn\(2),
	datac => \inst1|Add1~70_combout\,
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(2));

-- Location: LCCOMB_X20_Y23_N8
\inst1|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~72_combout\ = (\inst1|Add1~87_combout\) # (\inst1|Add1~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Add1~87_combout\,
	datac => \inst1|Add1~71_combout\,
	combout => \inst1|Add1~72_combout\);

-- Location: LCCOMB_X14_Y30_N12
\inst8|bufferIn[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(1) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst1|Add1~72_combout\)) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst8|bufferIn\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~72_combout\,
	datac => \inst8|bufferIn\(1),
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(1));

-- Location: LCCOMB_X20_Y20_N16
\inst1|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~74_combout\ = (\inst1|Add1~89_combout\) # (\inst1|Add1~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~89_combout\,
	datac => \inst1|Add1~73_combout\,
	combout => \inst1|Add1~74_combout\);

-- Location: LCCOMB_X14_Y30_N30
\inst8|bufferIn[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(0) = (GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & (\inst1|Add1~74_combout\)) # (!GLOBAL(\inst5|Mux25~0clkctrl_outclk\) & ((\inst8|bufferIn\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Add1~74_combout\,
	datac => \inst8|bufferIn\(0),
	datad => \inst5|Mux25~0clkctrl_outclk\,
	combout => \inst8|bufferIn\(0));

-- Location: LCCOMB_X14_Y30_N0
\inst10|GEN_REG_sOut:1:REGX|Q[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[7]~feeder_combout\ = \inst8|bufferIn\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(7),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[7]~feeder_combout\);

-- Location: FF_X14_Y30_N1
\inst10|GEN_REG_sOut:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(7));

-- Location: LCCOMB_X14_Y30_N26
\inst10|GEN_REG_sOut:1:REGX|Q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[6]~feeder_combout\ = \inst8|bufferIn\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(6),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[6]~feeder_combout\);

-- Location: FF_X14_Y30_N27
\inst10|GEN_REG_sOut:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(6));

-- Location: LCCOMB_X14_Y30_N4
\inst10|GEN_REG_sOut:1:REGX|Q[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[5]~feeder_combout\ = \inst8|bufferIn\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(5),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[5]~feeder_combout\);

-- Location: FF_X14_Y30_N5
\inst10|GEN_REG_sOut:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(5));

-- Location: LCCOMB_X14_Y30_N14
\inst10|GEN_REG_sOut:1:REGX|Q[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[4]~feeder_combout\ = \inst8|bufferIn\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(4),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[4]~feeder_combout\);

-- Location: FF_X14_Y30_N15
\inst10|GEN_REG_sOut:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(4));

-- Location: LCCOMB_X14_Y30_N8
\inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\ = \inst8|bufferIn\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(3),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\);

-- Location: FF_X14_Y30_N9
\inst10|GEN_REG_sOut:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(3));

-- Location: LCCOMB_X14_Y30_N2
\inst10|GEN_REG_sOut:1:REGX|Q[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[2]~feeder_combout\ = \inst8|bufferIn\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(2),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[2]~feeder_combout\);

-- Location: FF_X14_Y30_N3
\inst10|GEN_REG_sOut:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(2));

-- Location: LCCOMB_X14_Y30_N28
\inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\ = \inst8|bufferIn\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(1),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\);

-- Location: FF_X14_Y30_N29
\inst10|GEN_REG_sOut:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(1));

-- Location: FF_X14_Y30_N23
\inst10|GEN_REG_sOut:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \inst8|bufferIn\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(0));

-- Location: LCCOMB_X16_Y19_N0
\rtl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = LCELL((!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~4_combout\ & \inst10|outputmux|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|Q\(0),
	datab => \inst10|outputmux|Equal0~4_combout\,
	datad => \inst10|outputmux|Equal0~3_combout\,
	combout => \rtl~1_combout\);

-- Location: FF_X15_Y23_N25
\inst10|GEN_REG_sOut:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(7));

-- Location: LCCOMB_X15_Y19_N0
\inst10|GEN_REG_sOut:0:REGX|Q[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:0:REGX|Q[6]~feeder_combout\ = \inst8|bufferIn\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(6),
	combout => \inst10|GEN_REG_sOut:0:REGX|Q[6]~feeder_combout\);

-- Location: FF_X15_Y19_N1
\inst10|GEN_REG_sOut:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst10|GEN_REG_sOut:0:REGX|Q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(6));

-- Location: FF_X14_Y30_N17
\inst10|GEN_REG_sOut:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst8|bufferIn\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(5));

-- Location: FF_X16_Y19_N1
\inst10|GEN_REG_sOut:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(4));

-- Location: LCCOMB_X16_Y23_N16
\inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\ = \inst8|bufferIn\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(3),
	combout => \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\);

-- Location: FF_X16_Y23_N17
\inst10|GEN_REG_sOut:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(3));

-- Location: FF_X16_Y20_N25
\inst10|GEN_REG_sOut:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(2));

-- Location: LCCOMB_X15_Y19_N2
\inst10|GEN_REG_sOut:0:REGX|Q[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:0:REGX|Q[1]~feeder_combout\ = \inst8|bufferIn\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst8|bufferIn\(1),
	combout => \inst10|GEN_REG_sOut:0:REGX|Q[1]~feeder_combout\);

-- Location: FF_X15_Y19_N3
\inst10|GEN_REG_sOut:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst10|GEN_REG_sOut:0:REGX|Q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(1));

-- Location: FF_X15_Y23_N11
\inst10|GEN_REG_sOut:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(0));

-- Location: IOIBUF_X23_Y34_N22
\Data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(7),
	o => \Data[7]~input_o\);

-- Location: IOIBUF_X7_Y34_N1
\Data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(6),
	o => \Data[6]~input_o\);

-- Location: IOIBUF_X11_Y34_N1
\Data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(5),
	o => \Data[5]~input_o\);

-- Location: IOIBUF_X7_Y34_N8
\Data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(4),
	o => \Data[4]~input_o\);

-- Location: IOIBUF_X5_Y34_N15
\Data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(3),
	o => \Data[3]~input_o\);

-- Location: IOIBUF_X16_Y34_N1
\Data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(2),
	o => \Data[2]~input_o\);

-- Location: IOIBUF_X9_Y34_N8
\Data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(1),
	o => \Data[1]~input_o\);

-- Location: IOIBUF_X20_Y34_N8
\Data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => Data(0),
	o => \Data[0]~input_o\);
END structure;


