* Z:\mnt\design.r\spice\examples\4228-2.asc
M쬞2 N002 N003 OUT OUT SiR158DP
M쬞1 N001 N007 IN1 IN1 SiR158DP
C1 IN1 N006 .1
R7 N001 N008 100K
R9 N001 N011 100K
R5 N005 N004 47
R3 N005 N003 10
C3 N004 0 .015
R14 N009 N001 137K
R13 0 N009 20K
R15 N018 0 20K
C7 N009 0 .01
C8 0 N018 .01
C9 N012 0 .1
R16 N021 N018 137K
R1 N002 N001 .004
R8 N001 N010 100K
M쬞4 N026 N025 OUT OUT SiR158DP
M쬞3 N021 N024 IN2 IN2 SiR158DP
C2 IN2 N022 .1
R6 N020 N023 47
R4 N020 N025 10
C4 N023 0 .015
R2 N026 N021 .004
R10 N019 N021 100K
R12 N016 N021 100K
R11 N017 N021 100K
C10 OUT 0 100
V1 IN1 0 PWL(0 0 20u 0 +1u 12)
V2 IN2 0 PWL(0 0 20u 0 +1u 11)
C5 0 N013 .047
C6 0 N014 .047
XU1 N002 N001 IN1 N012 0 IN2 N021 N026 N024 N022 N019 N020 OUT N016 N017 N018 0 N014 N013 0 N009 N010 N011 OUT N005 N008 N006 N007 LTC4228-2
S1 OUT 0 N015 0 SCSW
V3 N015 0 PWL(0 0 300m 0 +100u 1 + 10m 1 +100u 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-200m)
.lib LTC4228-2.sub
.backanno
.end
