
f303_rtos_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b564  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800b708  0800b708  0001b708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcb4  0800bcb4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800bcb4  0800bcb4  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bcb4  0800bcb4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcb4  0800bcb4  0001bcb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcb8  0800bcb8  0001bcb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bcbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cd4  200001e0  0800be9c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004eb4  0800be9c  00024eb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032d15  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000454f  00000000  00000000  00052f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024a0  00000000  00000000  00057478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002318  00000000  00000000  00059918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005ef7  00000000  00000000  0005bc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022dcb  00000000  00000000  00061b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df4d9  00000000  00000000  000848f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00163dcb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000af98  00000000  00000000  00163e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b6ec 	.word	0x0800b6ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800b6ec 	.word	0x0800b6ec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8000bb8:	b590      	push	{r4, r7, lr}
 8000bba:	b087      	sub	sp, #28
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	607a      	str	r2, [r7, #4]
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	72fb      	strb	r3, [r7, #11]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	685c      	ldr	r4, [r3, #4]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	6898      	ldr	r0, [r3, #8]
 8000bd4:	893b      	ldrh	r3, [r7, #8]
 8000bd6:	7af9      	ldrb	r1, [r7, #11]
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	47a0      	blx	r4
 8000bdc:	6178      	str	r0, [r7, #20]
  return ret;
 8000bde:	697b      	ldr	r3, [r7, #20]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	371c      	adds	r7, #28
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd90      	pop	{r4, r7, pc}

08000be8 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b087      	sub	sp, #28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	607a      	str	r2, [r7, #4]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	72fb      	strb	r3, [r7, #11]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	681c      	ldr	r4, [r3, #0]
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	6898      	ldr	r0, [r3, #8]
 8000c04:	893b      	ldrh	r3, [r7, #8]
 8000c06:	7af9      	ldrb	r1, [r7, #11]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	47a0      	blx	r4
 8000c0c:	6178      	str	r0, [r7, #20]
  return ret;
 8000c0e:	697b      	ldr	r3, [r7, #20]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	371c      	adds	r7, #28
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd90      	pop	{r4, r7, pc}

08000c18 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  return ( (float_t) lsb / 1048576.0f );
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c2a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000c44 <lps22hh_from_lsb_to_hpa+0x2c>
 8000c2e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000c32:	eef0 7a66 	vmov.f32	s15, s13
}
 8000c36:	eeb0 0a67 	vmov.f32	s0, s15
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	49800000 	.word	0x49800000

08000c48 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	80fb      	strh	r3, [r7, #6]
  return ( (float_t) lsb / 100.0f );
 8000c52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c56:	ee07 3a90 	vmov	s15, r3
 8000c5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c5e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000c78 <lps22hh_from_lsb_to_celsius+0x30>
 8000c62:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000c66:	eef0 7a66 	vmov.f32	s15, s13
}
 8000c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	42c80000 	.word	0x42c80000

08000c7c <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8000c88:	f107 0208 	add.w	r2, r7, #8
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	2110      	movs	r1, #16
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f7ff ff91 	bl	8000bb8 <lps22hh_read_reg>
 8000c96:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d10f      	bne.n	8000cbe <lps22hh_block_data_update_set+0x42>
    reg.bdu = val;
 8000c9e:	78fb      	ldrb	r3, [r7, #3]
 8000ca0:	f003 0301 	and.w	r3, r3, #1
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	7a3b      	ldrb	r3, [r7, #8]
 8000ca8:	f362 0341 	bfi	r3, r2, #1, #1
 8000cac:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8000cae:	f107 0208 	add.w	r2, r7, #8
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	2110      	movs	r1, #16
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ff96 	bl	8000be8 <lps22hh_write_reg>
 8000cbc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8000cd4:	f107 0210 	add.w	r2, r7, #16
 8000cd8:	2301      	movs	r3, #1
 8000cda:	2110      	movs	r1, #16
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff6b 	bl	8000bb8 <lps22hh_read_reg>
 8000ce2:	6178      	str	r0, [r7, #20]
                         1);

  if (ret == 0) {
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d107      	bne.n	8000cfa <lps22hh_data_rate_set+0x32>
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 8000cea:	f107 020c 	add.w	r2, r7, #12
 8000cee:	2301      	movs	r3, #1
 8000cf0:	2111      	movs	r1, #17
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ff60 	bl	8000bb8 <lps22hh_read_reg>
 8000cf8:	6178      	str	r0, [r7, #20]
                           1);
  }

  if (ret == 0) {
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d10f      	bne.n	8000d20 <lps22hh_data_rate_set+0x58>
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8000d00:	78fb      	ldrb	r3, [r7, #3]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	7c3b      	ldrb	r3, [r7, #16]
 8000d0a:	f362 1306 	bfi	r3, r2, #4, #3
 8000d0e:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8000d10:	f107 0210 	add.w	r2, r7, #16
 8000d14:	2301      	movs	r3, #1
 8000d16:	2110      	movs	r1, #16
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff ff65 	bl	8000be8 <lps22hh_write_reg>
 8000d1e:	6178      	str	r0, [r7, #20]
                            1);
  }

  if (ret == 0) {
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d119      	bne.n	8000d5a <lps22hh_data_rate_set+0x92>
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 8000d26:	78fb      	ldrb	r3, [r7, #3]
 8000d28:	091b      	lsrs	r3, r3, #4
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	7b3b      	ldrb	r3, [r7, #12]
 8000d32:	f362 0341 	bfi	r3, r2, #1, #1
 8000d36:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8000d38:	78fb      	ldrb	r3, [r7, #3]
 8000d3a:	08db      	lsrs	r3, r3, #3
 8000d3c:	f003 0301 	and.w	r3, r3, #1
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	7b3b      	ldrb	r3, [r7, #12]
 8000d44:	f362 0300 	bfi	r3, r2, #0, #1
 8000d48:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 8000d4a:	f107 020c 	add.w	r2, r7, #12
 8000d4e:	2301      	movs	r3, #1
 8000d50:	2111      	movs	r1, #17
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f7ff ff48 	bl	8000be8 <lps22hh_write_reg>
 8000d58:	6178      	str	r0, [r7, #20]
                            1);
  }

  return ret;
 8000d5a:	697b      	ldr	r3, [r7, #20]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8000d6e:	f107 0208 	add.w	r2, r7, #8
 8000d72:	2303      	movs	r3, #3
 8000d74:	2128      	movs	r1, #40	; 0x28
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f7ff ff1e 	bl	8000bb8 <lps22hh_read_reg>
 8000d7c:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8000d7e:	7abb      	ldrb	r3, [r7, #10]
 8000d80:	461a      	mov	r2, r3
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	7a7a      	ldrb	r2, [r7, #9]
 8000d8e:	441a      	add	r2, r3
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	021b      	lsls	r3, r3, #8
 8000d9a:	7a3a      	ldrb	r2, [r7, #8]
 8000d9c:	441a      	add	r2, r3
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	021a      	lsls	r2, r3, #8
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	601a      	str	r2, [r3, #0]
  return ret;
 8000dac:	68fb      	ldr	r3, [r7, #12]
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b084      	sub	sp, #16
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
 8000dbe:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8000dc0:	f107 0208 	add.w	r2, r7, #8
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	212b      	movs	r1, #43	; 0x2b
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff fef5 	bl	8000bb8 <lps22hh_read_reg>
 8000dce:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8000dd0:	7a7b      	ldrb	r3, [r7, #9]
 8000dd2:	b21a      	sxth	r2, r3
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	021b      	lsls	r3, r3, #8
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	7a3b      	ldrb	r3, [r7, #8]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	4413      	add	r3, r2
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	b21a      	sxth	r2, r3
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	801a      	strh	r2, [r3, #0]
  return ret;
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8000e06:	2301      	movs	r3, #1
 8000e08:	683a      	ldr	r2, [r7, #0]
 8000e0a:	210f      	movs	r1, #15
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f7ff fed3 	bl	8000bb8 <lps22hh_read_reg>
 8000e12:	60f8      	str	r0, [r7, #12]
  return ret;
 8000e14:	68fb      	ldr	r3, [r7, #12]
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b084      	sub	sp, #16
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	460b      	mov	r3, r1
 8000e28:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8000e2a:	f107 0208 	add.w	r2, r7, #8
 8000e2e:	2301      	movs	r3, #1
 8000e30:	2111      	movs	r1, #17
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff fec0 	bl	8000bb8 <lps22hh_read_reg>
 8000e38:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d10f      	bne.n	8000e60 <lps22hh_reset_set+0x42>
    reg.swreset = val;
 8000e40:	78fb      	ldrb	r3, [r7, #3]
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	7a3b      	ldrb	r3, [r7, #8]
 8000e4a:	f362 0382 	bfi	r3, r2, #2, #1
 8000e4e:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8000e50:	f107 0208 	add.w	r2, r7, #8
 8000e54:	2301      	movs	r3, #1
 8000e56:	2111      	movs	r1, #17
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff fec5 	bl	8000be8 <lps22hh_write_reg>
 8000e5e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8000e60:	68fb      	ldr	r3, [r7, #12]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b084      	sub	sp, #16
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8000e74:	f107 0208 	add.w	r2, r7, #8
 8000e78:	2301      	movs	r3, #1
 8000e7a:	2111      	movs	r1, #17
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff fe9b 	bl	8000bb8 <lps22hh_read_reg>
 8000e82:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8000e84:	7a3b      	ldrb	r3, [r7, #8]
 8000e86:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	701a      	strb	r2, [r3, #0]
  return ret;
 8000e92:	68fb      	ldr	r3, [r7, #12]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b087      	sub	sp, #28
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	607a      	str	r2, [r7, #4]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	72fb      	strb	r3, [r7, #11]
 8000eac:	4613      	mov	r3, r2
 8000eae:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	685c      	ldr	r4, [r3, #4]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	6898      	ldr	r0, [r3, #8]
 8000eb8:	893b      	ldrh	r3, [r7, #8]
 8000eba:	7af9      	ldrb	r1, [r7, #11]
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	47a0      	blx	r4
 8000ec0:	6178      	str	r0, [r7, #20]
  return ret;
 8000ec2:	697b      	ldr	r3, [r7, #20]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	371c      	adds	r7, #28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd90      	pop	{r4, r7, pc}

08000ecc <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b087      	sub	sp, #28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	607a      	str	r2, [r7, #4]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	460b      	mov	r3, r1
 8000eda:	72fb      	strb	r3, [r7, #11]
 8000edc:	4613      	mov	r3, r2
 8000ede:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681c      	ldr	r4, [r3, #0]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	6898      	ldr	r0, [r3, #8]
 8000ee8:	893b      	ldrh	r3, [r7, #8]
 8000eea:	7af9      	ldrb	r1, [r7, #11]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	47a0      	blx	r4
 8000ef0:	6178      	str	r0, [r7, #20]
  return ret;
 8000ef2:	697b      	ldr	r3, [r7, #20]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	371c      	adds	r7, #28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd90      	pop	{r4, r7, pc}

08000efc <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8000f06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f0a:	ee07 3a90 	vmov	s15, r3
 8000f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f12:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000f28 <lsm6dsr_from_fs2g_to_mg+0x2c>
 8000f16:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	3d79db23 	.word	0x3d79db23

08000f2c <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8000f36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f42:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000f58 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 8000f46:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000f4a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	428c0000 	.word	0x428c0000

08000f5c <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8000f68:	f107 0208 	add.w	r2, r7, #8
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	2110      	movs	r1, #16
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ff93 	bl	8000e9c <lsm6dsr_read_reg>
 8000f76:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d10f      	bne.n	8000f9e <lsm6dsr_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t)val;
 8000f7e:	78fb      	ldrb	r3, [r7, #3]
 8000f80:	f003 0303 	and.w	r3, r3, #3
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	7a3b      	ldrb	r3, [r7, #8]
 8000f88:	f362 0383 	bfi	r3, r2, #2, #2
 8000f8c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8000f8e:	f107 0208 	add.w	r2, r7, #8
 8000f92:	2301      	movs	r3, #1
 8000f94:	2110      	movs	r1, #16
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff ff98 	bl	8000ecc <lsm6dsr_write_reg>
 8000f9c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8000fb4:	78fb      	ldrb	r3, [r7, #3]
 8000fb6:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_emb_fsm_enable_t fsm_enable;
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 fc18 	bl	80017f4 <lsm6dsr_fsm_enable_get>
 8000fc4:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f040 80c4 	bne.w	8001156 <lsm6dsr_xl_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8000fce:	7b3b      	ldrb	r3, [r7, #12]
 8000fd0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000fd4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8000fd6:	7b3b      	ldrb	r3, [r7, #12]
 8000fd8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000fdc:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8000fe2:	7b3b      	ldrb	r3, [r7, #12]
 8000fe4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000fe8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8000fee:	7b3b      	ldrb	r3, [r7, #12]
 8000ff0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000ff4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 8000ffa:	7b3b      	ldrb	r3, [r7, #12]
 8000ffc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001000:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8001002:	4313      	orrs	r3, r2
 8001004:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8001006:	7b3b      	ldrb	r3, [r7, #12]
 8001008:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800100c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800100e:	4313      	orrs	r3, r2
 8001010:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8001012:	7b3b      	ldrb	r3, [r7, #12]
 8001014:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001018:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 800101a:	4313      	orrs	r3, r2
 800101c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 800101e:	7b3b      	ldrb	r3, [r7, #12]
 8001020:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001024:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8001026:	4313      	orrs	r3, r2
 8001028:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800102a:	7b7b      	ldrb	r3, [r7, #13]
 800102c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001030:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8001032:	4313      	orrs	r3, r2
 8001034:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8001036:	7b7b      	ldrb	r3, [r7, #13]
 8001038:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800103c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800103e:	4313      	orrs	r3, r2
 8001040:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001048:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 800104a:	4313      	orrs	r3, r2
 800104c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 800104e:	7b7b      	ldrb	r3, [r7, #13]
 8001050:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001054:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8001056:	4313      	orrs	r3, r2
 8001058:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 800105a:	7b7b      	ldrb	r3, [r7, #13]
 800105c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001060:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8001062:	4313      	orrs	r3, r2
 8001064:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8001066:	7b7b      	ldrb	r3, [r7, #13]
 8001068:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800106c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 800106e:	4313      	orrs	r3, r2
 8001070:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8001072:	7b7b      	ldrb	r3, [r7, #13]
 8001074:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001078:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 800107a:	4313      	orrs	r3, r2
 800107c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 800107e:	7b7b      	ldrb	r3, [r7, #13]
 8001080:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001084:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8001086:	4313      	orrs	r3, r2
 8001088:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 800108a:	2b01      	cmp	r3, #1
 800108c:	d163      	bne.n	8001156 <lsm6dsr_xl_data_rate_set+0x1ae>
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800108e:	f107 030b 	add.w	r3, r7, #11
 8001092:	4619      	mov	r1, r3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f000 fbd9 	bl	800184c <lsm6dsr_fsm_data_rate_get>
 800109a:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d159      	bne.n	8001156 <lsm6dsr_xl_data_rate_set+0x1ae>
        switch (fsm_odr) {
 80010a2:	7afb      	ldrb	r3, [r7, #11]
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	d853      	bhi.n	8001150 <lsm6dsr_xl_data_rate_set+0x1a8>
 80010a8:	a201      	add	r2, pc, #4	; (adr r2, 80010b0 <lsm6dsr_xl_data_rate_set+0x108>)
 80010aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ae:	bf00      	nop
 80010b0:	080010c1 	.word	0x080010c1
 80010b4:	080010d3 	.word	0x080010d3
 80010b8:	080010f1 	.word	0x080010f1
 80010bc:	0800111b 	.word	0x0800111b
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF) {
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d102      	bne.n	80010cc <lsm6dsr_xl_data_rate_set+0x124>
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 80010c6:	2301      	movs	r3, #1
 80010c8:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 80010ca:	e045      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80010cc:	78fb      	ldrb	r3, [r7, #3]
 80010ce:	75fb      	strb	r3, [r7, #23]
            break;
 80010d0:	e042      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 80010d2:	78fb      	ldrb	r3, [r7, #3]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d102      	bne.n	80010de <lsm6dsr_xl_data_rate_set+0x136>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80010d8:	2302      	movs	r3, #2
 80010da:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 80010dc:	e03c      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d102      	bne.n	80010ea <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80010e4:	2302      	movs	r3, #2
 80010e6:	75fb      	strb	r3, [r7, #23]
            break;
 80010e8:	e036      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80010ea:	78fb      	ldrb	r3, [r7, #3]
 80010ec:	75fb      	strb	r3, [r7, #23]
            break;
 80010ee:	e033      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <lsm6dsr_xl_data_rate_set+0x154>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 80010f6:	2303      	movs	r3, #3
 80010f8:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 80010fa:	e02d      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d102      	bne.n	8001108 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8001102:	2303      	movs	r3, #3
 8001104:	75fb      	strb	r3, [r7, #23]
            break;
 8001106:	e027      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz) {
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	2b02      	cmp	r3, #2
 800110c:	d102      	bne.n	8001114 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800110e:	2303      	movs	r3, #3
 8001110:	75fb      	strb	r3, [r7, #23]
            break;
 8001112:	e021      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8001114:	78fb      	ldrb	r3, [r7, #3]
 8001116:	75fb      	strb	r3, [r7, #23]
            break;
 8001118:	e01e      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 800111a:	78fb      	ldrb	r3, [r7, #3]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <lsm6dsr_xl_data_rate_set+0x17e>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8001120:	2304      	movs	r3, #4
 8001122:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8001124:	e018      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d102      	bne.n	8001132 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 800112c:	2304      	movs	r3, #4
 800112e:	75fb      	strb	r3, [r7, #23]
            break;
 8001130:	e012      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz) {
 8001132:	78fb      	ldrb	r3, [r7, #3]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d102      	bne.n	800113e <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8001138:	2304      	movs	r3, #4
 800113a:	75fb      	strb	r3, [r7, #23]
            break;
 800113c:	e00c      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz) {
 800113e:	78fb      	ldrb	r3, [r7, #3]
 8001140:	2b03      	cmp	r3, #3
 8001142:	d102      	bne.n	800114a <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8001144:	2304      	movs	r3, #4
 8001146:	75fb      	strb	r3, [r7, #23]
            break;
 8001148:	e006      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	75fb      	strb	r3, [r7, #23]
            break;
 800114e:	e003      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8001150:	78fb      	ldrb	r3, [r7, #3]
 8001152:	75fb      	strb	r3, [r7, #23]
            break;
 8001154:	e000      	b.n	8001158 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 8001156:	bf00      	nop
    }
  }

  if (ret == 0) {
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d107      	bne.n	800116e <lsm6dsr_xl_data_rate_set+0x1c6>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 800115e:	f107 0208 	add.w	r2, r7, #8
 8001162:	2301      	movs	r3, #1
 8001164:	2110      	movs	r1, #16
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff fe98 	bl	8000e9c <lsm6dsr_read_reg>
 800116c:	6138      	str	r0, [r7, #16]
                           1);
  }

  if (ret == 0) {
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10f      	bne.n	8001194 <lsm6dsr_xl_data_rate_set+0x1ec>
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8001174:	7dfb      	ldrb	r3, [r7, #23]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	b2da      	uxtb	r2, r3
 800117c:	7a3b      	ldrb	r3, [r7, #8]
 800117e:	f362 1307 	bfi	r3, r2, #4, #4
 8001182:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8001184:	f107 0208 	add.w	r2, r7, #8
 8001188:	2301      	movs	r3, #1
 800118a:	2110      	movs	r1, #16
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fe9d 	bl	8000ecc <lsm6dsr_write_reg>
 8001192:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8001194:	693b      	ldr	r3, [r7, #16]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop

080011a0 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80011ac:	f107 0208 	add.w	r2, r7, #8
 80011b0:	2301      	movs	r3, #1
 80011b2:	2111      	movs	r1, #17
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fe71 	bl	8000e9c <lsm6dsr_read_reg>
 80011ba:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10f      	bne.n	80011e2 <lsm6dsr_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t)val;
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	f003 030f 	and.w	r3, r3, #15
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	7a3b      	ldrb	r3, [r7, #8]
 80011cc:	f362 0303 	bfi	r3, r2, #0, #4
 80011d0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80011d2:	f107 0208 	add.w	r2, r7, #8
 80011d6:	2301      	movs	r3, #1
 80011d8:	2111      	movs	r1, #17
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff fe76 	bl	8000ecc <lsm6dsr_write_reg>
 80011e0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80011e2:	68fb      	ldr	r3, [r7, #12]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	460b      	mov	r3, r1
 80011f6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_emb_fsm_enable_t fsm_enable;
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4619      	mov	r1, r3
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f000 faf6 	bl	80017f4 <lsm6dsr_fsm_enable_get>
 8001208:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	2b00      	cmp	r3, #0
 800120e:	f040 80c4 	bne.w	800139a <lsm6dsr_gy_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8001212:	7b3b      	ldrb	r3, [r7, #12]
 8001214:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001218:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 800121a:	7b3b      	ldrb	r3, [r7, #12]
 800121c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001220:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8001222:	4313      	orrs	r3, r2
 8001224:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8001226:	7b3b      	ldrb	r3, [r7, #12]
 8001228:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800122c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 800122e:	4313      	orrs	r3, r2
 8001230:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8001232:	7b3b      	ldrb	r3, [r7, #12]
 8001234:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001238:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 800123a:	4313      	orrs	r3, r2
 800123c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800123e:	7b3b      	ldrb	r3, [r7, #12]
 8001240:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001244:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8001246:	4313      	orrs	r3, r2
 8001248:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001250:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 8001252:	4313      	orrs	r3, r2
 8001254:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8001256:	7b3b      	ldrb	r3, [r7, #12]
 8001258:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800125c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 800125e:	4313      	orrs	r3, r2
 8001260:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8001262:	7b3b      	ldrb	r3, [r7, #12]
 8001264:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001268:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 800126a:	4313      	orrs	r3, r2
 800126c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800126e:	7b7b      	ldrb	r3, [r7, #13]
 8001270:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001274:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8001276:	4313      	orrs	r3, r2
 8001278:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 800127a:	7b7b      	ldrb	r3, [r7, #13]
 800127c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001280:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8001282:	4313      	orrs	r3, r2
 8001284:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8001286:	7b7b      	ldrb	r3, [r7, #13]
 8001288:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800128c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 800128e:	4313      	orrs	r3, r2
 8001290:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8001292:	7b7b      	ldrb	r3, [r7, #13]
 8001294:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001298:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 800129a:	4313      	orrs	r3, r2
 800129c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 800129e:	7b7b      	ldrb	r3, [r7, #13]
 80012a0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80012a4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 80012a6:	4313      	orrs	r3, r2
 80012a8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 80012aa:	7b7b      	ldrb	r3, [r7, #13]
 80012ac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80012b0:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 80012b2:	4313      	orrs	r3, r2
 80012b4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 80012b6:	7b7b      	ldrb	r3, [r7, #13]
 80012b8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80012bc:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 80012be:	4313      	orrs	r3, r2
 80012c0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 80012c2:	7b7b      	ldrb	r3, [r7, #13]
 80012c4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80012c8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 80012ca:	4313      	orrs	r3, r2
 80012cc:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d163      	bne.n	800139a <lsm6dsr_gy_data_rate_set+0x1ae>
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80012d2:	f107 030b 	add.w	r3, r7, #11
 80012d6:	4619      	mov	r1, r3
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 fab7 	bl	800184c <lsm6dsr_fsm_data_rate_get>
 80012de:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d159      	bne.n	800139a <lsm6dsr_gy_data_rate_set+0x1ae>
        switch (fsm_odr) {
 80012e6:	7afb      	ldrb	r3, [r7, #11]
 80012e8:	2b03      	cmp	r3, #3
 80012ea:	d853      	bhi.n	8001394 <lsm6dsr_gy_data_rate_set+0x1a8>
 80012ec:	a201      	add	r2, pc, #4	; (adr r2, 80012f4 <lsm6dsr_gy_data_rate_set+0x108>)
 80012ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f2:	bf00      	nop
 80012f4:	08001305 	.word	0x08001305
 80012f8:	08001317 	.word	0x08001317
 80012fc:	08001335 	.word	0x08001335
 8001300:	0800135f 	.word	0x0800135f
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8001304:	78fb      	ldrb	r3, [r7, #3]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d102      	bne.n	8001310 <lsm6dsr_gy_data_rate_set+0x124>
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 800130a:	2301      	movs	r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 800130e:	e045      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	75fb      	strb	r3, [r7, #23]
            break;
 8001314:	e042      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8001316:	78fb      	ldrb	r3, [r7, #3]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d102      	bne.n	8001322 <lsm6dsr_gy_data_rate_set+0x136>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 800131c:	2302      	movs	r3, #2
 800131e:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8001320:	e03c      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8001322:	78fb      	ldrb	r3, [r7, #3]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d102      	bne.n	800132e <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8001328:	2302      	movs	r3, #2
 800132a:	75fb      	strb	r3, [r7, #23]
            break;
 800132c:	e036      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800132e:	78fb      	ldrb	r3, [r7, #3]
 8001330:	75fb      	strb	r3, [r7, #23]
            break;
 8001332:	e033      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8001334:	78fb      	ldrb	r3, [r7, #3]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d102      	bne.n	8001340 <lsm6dsr_gy_data_rate_set+0x154>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800133a:	2303      	movs	r3, #3
 800133c:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 800133e:	e02d      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8001340:	78fb      	ldrb	r3, [r7, #3]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d102      	bne.n	800134c <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8001346:	2303      	movs	r3, #3
 8001348:	75fb      	strb	r3, [r7, #23]
            break;
 800134a:	e027      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz) {
 800134c:	78fb      	ldrb	r3, [r7, #3]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d102      	bne.n	8001358 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8001352:	2303      	movs	r3, #3
 8001354:	75fb      	strb	r3, [r7, #23]
            break;
 8001356:	e021      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8001358:	78fb      	ldrb	r3, [r7, #3]
 800135a:	75fb      	strb	r3, [r7, #23]
            break;
 800135c:	e01e      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 800135e:	78fb      	ldrb	r3, [r7, #3]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d102      	bne.n	800136a <lsm6dsr_gy_data_rate_set+0x17e>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8001364:	2304      	movs	r3, #4
 8001366:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8001368:	e018      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 800136a:	78fb      	ldrb	r3, [r7, #3]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d102      	bne.n	8001376 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8001370:	2304      	movs	r3, #4
 8001372:	75fb      	strb	r3, [r7, #23]
            break;
 8001374:	e012      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz) {
 8001376:	78fb      	ldrb	r3, [r7, #3]
 8001378:	2b02      	cmp	r3, #2
 800137a:	d102      	bne.n	8001382 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 800137c:	2304      	movs	r3, #4
 800137e:	75fb      	strb	r3, [r7, #23]
            break;
 8001380:	e00c      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz) {
 8001382:	78fb      	ldrb	r3, [r7, #3]
 8001384:	2b03      	cmp	r3, #3
 8001386:	d102      	bne.n	800138e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8001388:	2304      	movs	r3, #4
 800138a:	75fb      	strb	r3, [r7, #23]
            break;
 800138c:	e006      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	75fb      	strb	r3, [r7, #23]
            break;
 8001392:	e003      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8001394:	78fb      	ldrb	r3, [r7, #3]
 8001396:	75fb      	strb	r3, [r7, #23]
            break;
 8001398:	e000      	b.n	800139c <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 800139a:	bf00      	nop
    }
  }

  if (ret == 0) {
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d107      	bne.n	80013b2 <lsm6dsr_gy_data_rate_set+0x1c6>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80013a2:	f107 0208 	add.w	r2, r7, #8
 80013a6:	2301      	movs	r3, #1
 80013a8:	2111      	movs	r1, #17
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7ff fd76 	bl	8000e9c <lsm6dsr_read_reg>
 80013b0:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0) {
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d10f      	bne.n	80013d8 <lsm6dsr_gy_data_rate_set+0x1ec>
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 80013b8:	7dfb      	ldrb	r3, [r7, #23]
 80013ba:	f003 030f 	and.w	r3, r3, #15
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	7a3b      	ldrb	r3, [r7, #8]
 80013c2:	f362 1307 	bfi	r3, r2, #4, #4
 80013c6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80013c8:	f107 0208 	add.w	r2, r7, #8
 80013cc:	2301      	movs	r3, #1
 80013ce:	2111      	movs	r1, #17
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fd7b 	bl	8000ecc <lsm6dsr_write_reg>
 80013d6:	6138      	str	r0, [r7, #16]
  }

  return ret;
 80013d8:	693b      	ldr	r3, [r7, #16]
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop

080013e4 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80013f0:	f107 0208 	add.w	r2, r7, #8
 80013f4:	2301      	movs	r3, #1
 80013f6:	2112      	movs	r1, #18
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff fd4f 	bl	8000e9c <lsm6dsr_read_reg>
 80013fe:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10f      	bne.n	8001426 <lsm6dsr_block_data_update_set+0x42>
    ctrl3_c.bdu = (uint8_t)val;
 8001406:	78fb      	ldrb	r3, [r7, #3]
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	b2da      	uxtb	r2, r3
 800140e:	7a3b      	ldrb	r3, [r7, #8]
 8001410:	f362 1386 	bfi	r3, r2, #6, #1
 8001414:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001416:	f107 0208 	add.w	r2, r7, #8
 800141a:	2301      	movs	r3, #1
 800141c:	2112      	movs	r1, #18
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fd54 	bl	8000ecc <lsm6dsr_write_reg>
 8001424:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001426:	68fb      	ldr	r3, [r7, #12]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800143a:	f107 0208 	add.w	r2, r7, #8
 800143e:	2301      	movs	r3, #1
 8001440:	211e      	movs	r1, #30
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fd2a 	bl	8000e9c <lsm6dsr_read_reg>
 8001448:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 800144a:	7a3b      	ldrb	r3, [r7, #8]
 800144c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001450:	b2db      	uxtb	r3, r3
 8001452:	461a      	mov	r2, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	701a      	strb	r2, [r3, #0]
  return ret;
 8001458:	68fb      	ldr	r3, [r7, #12]
}
 800145a:	4618      	mov	r0, r3
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b084      	sub	sp, #16
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800146c:	f107 0208 	add.w	r2, r7, #8
 8001470:	2301      	movs	r3, #1
 8001472:	211e      	movs	r1, #30
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff fd11 	bl	8000e9c <lsm6dsr_read_reg>
 800147a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 800147c:	7a3b      	ldrb	r3, [r7, #8]
 800147e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001482:	b2db      	uxtb	r3, r3
 8001484:	461a      	mov	r2, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	701a      	strb	r2, [r3, #0]
  return ret;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 800149e:	f107 020c 	add.w	r2, r7, #12
 80014a2:	2306      	movs	r3, #6
 80014a4:	2122      	movs	r1, #34	; 0x22
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fcf8 	bl	8000e9c <lsm6dsr_read_reg>
 80014ac:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80014ae:	7b7b      	ldrb	r3, [r7, #13]
 80014b0:	b21a      	sxth	r2, r3
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014bc:	b29b      	uxth	r3, r3
 80014be:	021b      	lsls	r3, r3, #8
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	7b3b      	ldrb	r3, [r7, #12]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80014d0:	7bfa      	ldrb	r2, [r7, #15]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	3302      	adds	r3, #2
 80014d6:	b212      	sxth	r2, r2
 80014d8:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	3302      	adds	r3, #2
 80014de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	7bbb      	ldrb	r3, [r7, #14]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	4413      	add	r3, r2
 80014ee:	b29a      	uxth	r2, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	3302      	adds	r3, #2
 80014f4:	b212      	sxth	r2, r2
 80014f6:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80014f8:	7c7a      	ldrb	r2, [r7, #17]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	3304      	adds	r3, #4
 80014fe:	b212      	sxth	r2, r2
 8001500:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	3304      	adds	r3, #4
 8001506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800150a:	b29b      	uxth	r3, r3
 800150c:	021b      	lsls	r3, r3, #8
 800150e:	b29a      	uxth	r2, r3
 8001510:	7c3b      	ldrb	r3, [r7, #16]
 8001512:	b29b      	uxth	r3, r3
 8001514:	4413      	add	r3, r2
 8001516:	b29a      	uxth	r2, r3
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	3304      	adds	r3, #4
 800151c:	b212      	sxth	r2, r2
 800151e:	801a      	strh	r2, [r3, #0]
  return ret;
 8001520:	697b      	ldr	r3, [r7, #20]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3718      	adds	r7, #24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b086      	sub	sp, #24
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8001534:	f107 020c 	add.w	r2, r7, #12
 8001538:	2306      	movs	r3, #6
 800153a:	2128      	movs	r1, #40	; 0x28
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff fcad 	bl	8000e9c <lsm6dsr_read_reg>
 8001542:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001544:	7b7b      	ldrb	r3, [r7, #13]
 8001546:	b21a      	sxth	r2, r3
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001552:	b29b      	uxth	r3, r3
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b29a      	uxth	r2, r3
 8001558:	7b3b      	ldrb	r3, [r7, #12]
 800155a:	b29b      	uxth	r3, r3
 800155c:	4413      	add	r3, r2
 800155e:	b29b      	uxth	r3, r3
 8001560:	b21a      	sxth	r2, r3
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001566:	7bfa      	ldrb	r2, [r7, #15]
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	3302      	adds	r3, #2
 800156c:	b212      	sxth	r2, r2
 800156e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	3302      	adds	r3, #2
 8001574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001578:	b29b      	uxth	r3, r3
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	b29a      	uxth	r2, r3
 800157e:	7bbb      	ldrb	r3, [r7, #14]
 8001580:	b29b      	uxth	r3, r3
 8001582:	4413      	add	r3, r2
 8001584:	b29a      	uxth	r2, r3
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	3302      	adds	r3, #2
 800158a:	b212      	sxth	r2, r2
 800158c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800158e:	7c7a      	ldrb	r2, [r7, #17]
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	3304      	adds	r3, #4
 8001594:	b212      	sxth	r2, r2
 8001596:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	3304      	adds	r3, #4
 800159c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	021b      	lsls	r3, r3, #8
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	7c3b      	ldrb	r3, [r7, #16]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	4413      	add	r3, r2
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	3304      	adds	r3, #4
 80015b2:	b212      	sxth	r2, r2
 80015b4:	801a      	strh	r2, [r3, #0]
  return ret;
 80015b6:	697b      	ldr	r3, [r7, #20]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80015cc:	f107 0208 	add.w	r2, r7, #8
 80015d0:	2301      	movs	r3, #1
 80015d2:	2101      	movs	r1, #1
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff fc61 	bl	8000e9c <lsm6dsr_read_reg>
 80015da:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0) {
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10f      	bne.n	8001602 <lsm6dsr_mem_bank_set+0x42>
    func_cfg_access.reg_access = (uint8_t)val;
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	f003 0303 	and.w	r3, r3, #3
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	7a3b      	ldrb	r3, [r7, #8]
 80015ec:	f362 1387 	bfi	r3, r2, #6, #2
 80015f0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80015f2:	f107 0208 	add.w	r2, r7, #8
 80015f6:	2301      	movs	r3, #1
 80015f8:	2101      	movs	r1, #1
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fc66 	bl	8000ecc <lsm6dsr_write_reg>
 8001600:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8001602:	68fb      	ldr	r3, [r7, #12]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8001616:	2301      	movs	r3, #1
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	210f      	movs	r1, #15
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fc3d 	bl	8000e9c <lsm6dsr_read_reg>
 8001622:	60f8      	str	r0, [r7, #12]
  return ret;
 8001624:	68fb      	ldr	r3, [r7, #12]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b084      	sub	sp, #16
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	460b      	mov	r3, r1
 8001638:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800163a:	f107 0208 	add.w	r2, r7, #8
 800163e:	2301      	movs	r3, #1
 8001640:	2112      	movs	r1, #18
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f7ff fc2a 	bl	8000e9c <lsm6dsr_read_reg>
 8001648:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10f      	bne.n	8001670 <lsm6dsr_reset_set+0x42>
    ctrl3_c.sw_reset = (uint8_t)val;
 8001650:	78fb      	ldrb	r3, [r7, #3]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	b2da      	uxtb	r2, r3
 8001658:	7a3b      	ldrb	r3, [r7, #8]
 800165a:	f362 0300 	bfi	r3, r2, #0, #1
 800165e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001660:	f107 0208 	add.w	r2, r7, #8
 8001664:	2301      	movs	r3, #1
 8001666:	2112      	movs	r1, #18
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff fc2f 	bl	8000ecc <lsm6dsr_write_reg>
 800166e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001670:	68fb      	ldr	r3, [r7, #12]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b084      	sub	sp, #16
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
 8001682:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001684:	f107 0208 	add.w	r2, r7, #8
 8001688:	2301      	movs	r3, #1
 800168a:	2112      	movs	r1, #18
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff fc05 	bl	8000e9c <lsm6dsr_read_reg>
 8001692:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8001694:	7a3b      	ldrb	r3, [r7, #8]
 8001696:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800169a:	b2db      	uxtb	r3, r3
 800169c:	461a      	mov	r2, r3
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	701a      	strb	r2, [r3, #0]
  return ret;
 80016a2:	68fb      	ldr	r3, [r7, #12]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <lsm6dsr_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 80016b8:	f107 0208 	add.w	r2, r7, #8
 80016bc:	2301      	movs	r3, #1
 80016be:	2110      	movs	r1, #16
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff fbeb 	bl	8000e9c <lsm6dsr_read_reg>
 80016c6:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d10f      	bne.n	80016ee <lsm6dsr_xl_filter_lp2_set+0x42>
    ctrl1_xl.lpf2_xl_en = (uint8_t)val;
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	7a3b      	ldrb	r3, [r7, #8]
 80016d8:	f362 0341 	bfi	r3, r2, #1, #1
 80016dc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 80016de:	f107 0208 	add.w	r2, r7, #8
 80016e2:	2301      	movs	r3, #1
 80016e4:	2110      	movs	r1, #16
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff fbf0 	bl	8000ecc <lsm6dsr_write_reg>
 80016ec:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80016ee:	68fb      	ldr	r3, [r7, #12]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <lsm6dsr_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dsr_hp_slope_xl_en_t val)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl8_xl_t ctrl8_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL8_XL, (uint8_t *)&ctrl8_xl,
 8001704:	f107 0208 	add.w	r2, r7, #8
 8001708:	2301      	movs	r3, #1
 800170a:	2117      	movs	r1, #23
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff fbc5 	bl	8000e9c <lsm6dsr_read_reg>
 8001712:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d121      	bne.n	800175e <lsm6dsr_xl_hp_path_on_out_set+0x66>
    ctrl8_xl.hp_slope_xl_en = (((uint8_t)val & 0x10U) >> 4);
 800171a:	78fb      	ldrb	r3, [r7, #3]
 800171c:	091b      	lsrs	r3, r3, #4
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	b2da      	uxtb	r2, r3
 8001724:	7a3b      	ldrb	r3, [r7, #8]
 8001726:	f362 0382 	bfi	r3, r2, #2, #1
 800172a:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_ref_mode_xl = (((uint8_t)val & 0x20U) >> 5);
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	095b      	lsrs	r3, r3, #5
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	b2da      	uxtb	r2, r3
 8001736:	7a3b      	ldrb	r3, [r7, #8]
 8001738:	f362 1304 	bfi	r3, r2, #4, #1
 800173c:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	f003 0307 	and.w	r3, r3, #7
 8001744:	b2da      	uxtb	r2, r3
 8001746:	7a3b      	ldrb	r3, [r7, #8]
 8001748:	f362 1347 	bfi	r3, r2, #5, #3
 800174c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL8_XL,
 800174e:	f107 0208 	add.w	r2, r7, #8
 8001752:	2301      	movs	r3, #1
 8001754:	2117      	movs	r1, #23
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fbb8 	bl	8000ecc <lsm6dsr_write_reg>
 800175c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl,
 8001774:	f107 0210 	add.w	r2, r7, #16
 8001778:	2301      	movs	r3, #1
 800177a:	2118      	movs	r1, #24
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff fb8d 	bl	8000e9c <lsm6dsr_read_reg>
 8001782:	6178      	str	r0, [r7, #20]
                         1);

  if (ret == 0) {
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d111      	bne.n	80017ae <lsm6dsr_i3c_disable_set+0x46>
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 800178a:	78fb      	ldrb	r3, [r7, #3]
 800178c:	09db      	lsrs	r3, r3, #7
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	b2da      	uxtb	r2, r3
 8001796:	7c3b      	ldrb	r3, [r7, #16]
 8001798:	f362 0341 	bfi	r3, r2, #1, #1
 800179c:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 800179e:	f107 0210 	add.w	r2, r7, #16
 80017a2:	2301      	movs	r3, #1
 80017a4:	2118      	movs	r1, #24
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff fb90 	bl	8000ecc <lsm6dsr_write_reg>
 80017ac:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0) {
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d107      	bne.n	80017c4 <lsm6dsr_i3c_disable_set+0x5c>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80017b4:	f107 020c 	add.w	r2, r7, #12
 80017b8:	2301      	movs	r3, #1
 80017ba:	2162      	movs	r1, #98	; 0x62
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7ff fb6d 	bl	8000e9c <lsm6dsr_read_reg>
 80017c2:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0) {
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10f      	bne.n	80017ea <lsm6dsr_i3c_disable_set+0x82>
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	7b3b      	ldrb	r3, [r7, #12]
 80017d4:	f362 03c4 	bfi	r3, r2, #3, #2
 80017d8:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80017da:	f107 020c 	add.w	r2, r7, #12
 80017de:	2301      	movs	r3, #1
 80017e0:	2162      	movs	r1, #98	; 0x62
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff fb72 	bl	8000ecc <lsm6dsr_write_reg>
 80017e8:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 80017ea:	697b      	ldr	r3, [r7, #20]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 80017fe:	2102      	movs	r1, #2
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fedd 	bl	80015c0 <lsm6dsr_mem_bank_set>
 8001806:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d106      	bne.n	800181c <lsm6dsr_fsm_enable_get+0x28>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 800180e:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8001810:	2301      	movs	r3, #1
 8001812:	2146      	movs	r1, #70	; 0x46
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff fb41 	bl	8000e9c <lsm6dsr_read_reg>
 800181a:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d107      	bne.n	8001832 <lsm6dsr_fsm_enable_get+0x3e>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8001826:	2301      	movs	r3, #1
 8001828:	2147      	movs	r1, #71	; 0x47
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff fb36 	bl	8000e9c <lsm6dsr_read_reg>
 8001830:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d104      	bne.n	8001842 <lsm6dsr_fsm_enable_get+0x4e>
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8001838:	2100      	movs	r1, #0
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff fec0 	bl	80015c0 <lsm6dsr_mem_bank_set>
 8001840:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8001856:	2102      	movs	r1, #2
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7ff feb1 	bl	80015c0 <lsm6dsr_mem_bank_set>
 800185e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d107      	bne.n	8001876 <lsm6dsr_fsm_data_rate_get+0x2a>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8001866:	f107 0208 	add.w	r2, r7, #8
 800186a:	2301      	movs	r3, #1
 800186c:	215f      	movs	r1, #95	; 0x5f
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff fb14 	bl	8000e9c <lsm6dsr_read_reg>
 8001874:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0) {
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d104      	bne.n	8001886 <lsm6dsr_fsm_data_rate_get+0x3a>
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 800187c:	2100      	movs	r1, #0
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7ff fe9e 	bl	80015c0 <lsm6dsr_mem_bank_set>
 8001884:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr) {
 8001886:	7a3b      	ldrb	r3, [r7, #8]
 8001888:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b03      	cmp	r3, #3
 8001890:	d81a      	bhi.n	80018c8 <lsm6dsr_fsm_data_rate_get+0x7c>
 8001892:	a201      	add	r2, pc, #4	; (adr r2, 8001898 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8001894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001898:	080018a9 	.word	0x080018a9
 800189c:	080018b1 	.word	0x080018b1
 80018a0:	080018b9 	.word	0x080018b9
 80018a4:	080018c1 	.word	0x080018c1
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
      break;
 80018ae:	e00f      	b.n	80018d0 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	2201      	movs	r2, #1
 80018b4:	701a      	strb	r2, [r3, #0]
      break;
 80018b6:	e00b      	b.n	80018d0 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	2202      	movs	r2, #2
 80018bc:	701a      	strb	r2, [r3, #0]
      break;
 80018be:	e007      	b.n	80018d0 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	2203      	movs	r2, #3
 80018c4:	701a      	strb	r2, [r3, #0]
      break;
 80018c6:	e003      	b.n	80018d0 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
      break;
 80018ce:	bf00      	nop
  }

  return ret;
 80018d0:	68fb      	ldr	r3, [r7, #12]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop

080018dc <myprintf>:

	int len = strlen(buffer);
	HAL_UART_Transmit(&huart3, (uint8_t*) buffer, len, -1);
}
*/
void myprintf(char* buffer) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, 100, 100);
 80018e4:	2364      	movs	r3, #100	; 0x64
 80018e6:	2264      	movs	r2, #100	; 0x64
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	4803      	ldr	r0, [pc, #12]	; (80018f8 <myprintf+0x1c>)
 80018ec:	f003 fe40 	bl	8005570 <HAL_UART_Transmit>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20004cb8 	.word	0x20004cb8

080018fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001902:	f000 ff2d 	bl	8002760 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001906:	f000 f84d 	bl	80019a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190a:	f000 f911 	bl	8001b30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800190e:	f000 f8df 	bl	8001ad0 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 8001912:	f000 f89d 	bl	8001a50 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  dev_ctx_lsm = lsm6dsr_init();
 8001916:	4c18      	ldr	r4, [pc, #96]	; (8001978 <main+0x7c>)
 8001918:	463b      	mov	r3, r7
 800191a:	4618      	mov	r0, r3
 800191c:	f000 faba 	bl	8001e94 <lsm6dsr_init>
 8001920:	463b      	mov	r3, r7
 8001922:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001926:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  dev_ctx_lps = lps22hh_init();
 800192a:	4c14      	ldr	r4, [pc, #80]	; (800197c <main+0x80>)
 800192c:	463b      	mov	r3, r7
 800192e:	4618      	mov	r0, r3
 8001930:	f000 fbaa 	bl	8002088 <lps22hh_init>
 8001934:	463b      	mov	r3, r7
 8001936:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800193a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800193e:	f004 fa31 	bl	8005da4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of fakeEjection */
  fakeEjectionHandle = osThreadNew(StartFakeEjection, NULL, &fakeEjection_attributes);
 8001942:	4a0f      	ldr	r2, [pc, #60]	; (8001980 <main+0x84>)
 8001944:	2100      	movs	r1, #0
 8001946:	480f      	ldr	r0, [pc, #60]	; (8001984 <main+0x88>)
 8001948:	f004 fa94 	bl	8005e74 <osThreadNew>
 800194c:	4603      	mov	r3, r0
 800194e:	4a0e      	ldr	r2, [pc, #56]	; (8001988 <main+0x8c>)
 8001950:	6013      	str	r3, [r2, #0]

  /* creation of fakeSensors */
  fakeSensorsHandle = osThreadNew(StartFakeSensors, NULL, &fakeSensors_attributes);
 8001952:	4a0e      	ldr	r2, [pc, #56]	; (800198c <main+0x90>)
 8001954:	2100      	movs	r1, #0
 8001956:	480e      	ldr	r0, [pc, #56]	; (8001990 <main+0x94>)
 8001958:	f004 fa8c 	bl	8005e74 <osThreadNew>
 800195c:	4603      	mov	r3, r0
 800195e:	4a0d      	ldr	r2, [pc, #52]	; (8001994 <main+0x98>)
 8001960:	6013      	str	r3, [r2, #0]

  /* creation of fakeTelemetry */
  fakeTelemetryHandle = osThreadNew(StartFakeTelemetry, NULL, &fakeTelemetry_attributes);
 8001962:	4a0d      	ldr	r2, [pc, #52]	; (8001998 <main+0x9c>)
 8001964:	2100      	movs	r1, #0
 8001966:	480d      	ldr	r0, [pc, #52]	; (800199c <main+0xa0>)
 8001968:	f004 fa84 	bl	8005e74 <osThreadNew>
 800196c:	4603      	mov	r3, r0
 800196e:	4a0c      	ldr	r2, [pc, #48]	; (80019a0 <main+0xa4>)
 8001970:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001972:	f004 fa4b 	bl	8005e0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001976:	e7fe      	b.n	8001976 <main+0x7a>
 8001978:	20004d3c 	.word	0x20004d3c
 800197c:	20004d48 	.word	0x20004d48
 8001980:	0800b830 	.word	0x0800b830
 8001984:	08001b79 	.word	0x08001b79
 8001988:	20003b98 	.word	0x20003b98
 800198c:	0800b854 	.word	0x0800b854
 8001990:	08001bc9 	.word	0x08001bc9
 8001994:	20004d54 	.word	0x20004d54
 8001998:	0800b878 	.word	0x0800b878
 800199c:	08001d35 	.word	0x08001d35
 80019a0:	20003b9c 	.word	0x20003b9c

080019a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b0a6      	sub	sp, #152	; 0x98
 80019a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80019ae:	2228      	movs	r2, #40	; 0x28
 80019b0:	2100      	movs	r1, #0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f007 f8a4 	bl	8008b00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2258      	movs	r2, #88	; 0x58
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f007 f896 	bl	8008b00 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d4:	2302      	movs	r3, #2
 80019d6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d8:	2301      	movs	r3, #1
 80019da:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019dc:	2310      	movs	r3, #16
 80019de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80019ec:	4618      	mov	r0, r3
 80019ee:	f001 feff 	bl	80037f0 <HAL_RCC_OscConfig>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019f8:	f000 fa46 	bl	8001e88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019fc:	230f      	movs	r3, #15
 80019fe:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a00:	2300      	movs	r3, #0
 8001a02:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a10:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f002 fe00 	bl	800461c <HAL_RCC_ClockConfig>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a22:	f000 fa31 	bl	8001e88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C3;
 8001a26:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <SystemClock_Config+0xa8>)
 8001a28:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	4618      	mov	r0, r3
 8001a36:	f003 f859 	bl	8004aec <HAL_RCCEx_PeriphCLKConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001a40:	f000 fa22 	bl	8001e88 <Error_Handler>
  }
}
 8001a44:	bf00      	nop
 8001a46:	3798      	adds	r7, #152	; 0x98
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	00040002 	.word	0x00040002

08001a50 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a54:	4b1b      	ldr	r3, [pc, #108]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a56:	4a1c      	ldr	r2, [pc, #112]	; (8001ac8 <MX_I2C3_Init+0x78>)
 8001a58:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x2000090E;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a5c:	4a1b      	ldr	r2, [pc, #108]	; (8001acc <MX_I2C3_Init+0x7c>)
 8001a5e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a66:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a8a:	480e      	ldr	r0, [pc, #56]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a8c:	f001 f92e 	bl	8002cec <HAL_I2C_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001a96:	f000 f9f7 	bl	8001e88 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4809      	ldr	r0, [pc, #36]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001a9e:	f001 fe0f 	bl	80036c0 <HAL_I2CEx_ConfigAnalogFilter>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001aa8:	f000 f9ee 	bl	8001e88 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001aac:	2100      	movs	r1, #0
 8001aae:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <MX_I2C3_Init+0x74>)
 8001ab0:	f001 fe51 	bl	8003756 <HAL_I2CEx_ConfigDigitalFilter>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001aba:	f000 f9e5 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20001c0c 	.word	0x20001c0c
 8001ac8:	40007800 	.word	0x40007800
 8001acc:	2000090e 	.word	0x2000090e

08001ad0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001ad6:	4a15      	ldr	r2, [pc, #84]	; (8001b2c <MX_USART2_UART_Init+0x5c>)
 8001ad8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001ada:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001adc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ae0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001af6:	220c      	movs	r2, #12
 8001af8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b12:	4805      	ldr	r0, [pc, #20]	; (8001b28 <MX_USART2_UART_Init+0x58>)
 8001b14:	f003 fcde 	bl	80054d4 <HAL_UART_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b1e:	f000 f9b3 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20004cb8 	.word	0x20004cb8
 8001b2c:	40004400 	.word	0x40004400

08001b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <MX_GPIO_Init+0x44>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	4a0e      	ldr	r2, [pc, #56]	; (8001b74 <MX_GPIO_Init+0x44>)
 8001b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b40:	6153      	str	r3, [r2, #20]
 8001b42:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <MX_GPIO_Init+0x44>)
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <MX_GPIO_Init+0x44>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <MX_GPIO_Init+0x44>)
 8001b54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b58:	6153      	str	r3, [r2, #20]
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <MX_GPIO_Init+0x44>)
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]

}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	40021000 	.word	0x40021000

08001b78 <StartFakeEjection>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFakeEjection */
void StartFakeEjection(void *argument)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	char* buffer = (char*)malloc(100);
 8001b80:	2064      	movs	r0, #100	; 0x64
 8001b82:	f006 ffa7 	bl	8008ad4 <malloc>
 8001b86:	4603      	mov	r3, r0
 8001b88:	60fb      	str	r3, [r7, #12]
	memset(buffer, 0, 100);
 8001b8a:	2264      	movs	r2, #100	; 0x64
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f006 ffb6 	bl	8008b00 <memset>
  for(;;)
  {
	  if(temperature > 30)
 8001b94:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <StartFakeEjection+0x48>)
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001b9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba6:	dd06      	ble.n	8001bb6 <StartFakeEjection+0x3e>
	  {
		  sprintf(buffer, "EJECT or smthg\r\n");
 8001ba8:	4906      	ldr	r1, [pc, #24]	; (8001bc4 <StartFakeEjection+0x4c>)
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f007 fd3e 	bl	800962c <siprintf>
		  myprintf(buffer);
 8001bb0:	68f8      	ldr	r0, [r7, #12]
 8001bb2:	f7ff fe93 	bl	80018dc <myprintf>
	  }
    osDelay(1000);
 8001bb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bba:	f004 fa05 	bl	8005fc8 <osDelay>
	  if(temperature > 30)
 8001bbe:	e7e9      	b.n	8001b94 <StartFakeEjection+0x1c>
 8001bc0:	20000218 	.word	0x20000218
 8001bc4:	0800b734 	.word	0x0800b734

08001bc8 <StartFakeSensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFakeSensors */
void StartFakeSensors(void *argument)
{
 8001bc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bcc:	b088      	sub	sp, #32
 8001bce:	af04      	add	r7, sp, #16
 8001bd0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFakeSensors */
  /* Infinite loop */
	uint32_t i = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
	char* buffer = (char*)malloc(100);
 8001bd6:	2064      	movs	r0, #100	; 0x64
 8001bd8:	f006 ff7c 	bl	8008ad4 <malloc>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	60bb      	str	r3, [r7, #8]
	memset(buffer, 0, 100);
 8001be0:	2264      	movs	r2, #100	; 0x64
 8001be2:	2100      	movs	r1, #0
 8001be4:	68b8      	ldr	r0, [r7, #8]
 8001be6:	f006 ff8b 	bl	8008b00 <memset>
  for(;;)
  {
	  get_pressure(dev_ctx_lps, &pressure);
 8001bea:	4a48      	ldr	r2, [pc, #288]	; (8001d0c <StartFakeSensors+0x144>)
 8001bec:	4b48      	ldr	r3, [pc, #288]	; (8001d10 <StartFakeSensors+0x148>)
 8001bee:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bf0:	f000 fa98 	bl	8002124 <get_pressure>
	  get_temperature(dev_ctx_lps,  &temperature);
 8001bf4:	4a45      	ldr	r2, [pc, #276]	; (8001d0c <StartFakeSensors+0x144>)
 8001bf6:	4b47      	ldr	r3, [pc, #284]	; (8001d14 <StartFakeSensors+0x14c>)
 8001bf8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bfa:	f000 fabf 	bl	800217c <get_temperature>
	  get_acceleration(dev_ctx_lsm, acceleration);
 8001bfe:	4a46      	ldr	r2, [pc, #280]	; (8001d18 <StartFakeSensors+0x150>)
 8001c00:	4b46      	ldr	r3, [pc, #280]	; (8001d1c <StartFakeSensors+0x154>)
 8001c02:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c04:	f000 f9b4 	bl	8001f70 <get_acceleration>
	  get_angvelocity(dev_ctx_lsm, angular_rate);
 8001c08:	4a43      	ldr	r2, [pc, #268]	; (8001d18 <StartFakeSensors+0x150>)
 8001c0a:	4b45      	ldr	r3, [pc, #276]	; (8001d20 <StartFakeSensors+0x158>)
 8001c0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c0e:	f000 f9f5 	bl	8001ffc <get_angvelocity>
	  sprintf(buffer, "IN acceleration: %f,%f,%f\r\n", acceleration[0], acceleration[1], acceleration[2]);
 8001c12:	4b42      	ldr	r3, [pc, #264]	; (8001d1c <StartFakeSensors+0x154>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fc9e 	bl	8000558 <__aeabi_f2d>
 8001c1c:	4680      	mov	r8, r0
 8001c1e:	4689      	mov	r9, r1
 8001c20:	4b3e      	ldr	r3, [pc, #248]	; (8001d1c <StartFakeSensors+0x154>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fc97 	bl	8000558 <__aeabi_f2d>
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	460d      	mov	r5, r1
 8001c2e:	4b3b      	ldr	r3, [pc, #236]	; (8001d1c <StartFakeSensors+0x154>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc90 	bl	8000558 <__aeabi_f2d>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c40:	e9cd 4500 	strd	r4, r5, [sp]
 8001c44:	4642      	mov	r2, r8
 8001c46:	464b      	mov	r3, r9
 8001c48:	4936      	ldr	r1, [pc, #216]	; (8001d24 <StartFakeSensors+0x15c>)
 8001c4a:	68b8      	ldr	r0, [r7, #8]
 8001c4c:	f007 fcee 	bl	800962c <siprintf>
	  myprintf(buffer);
 8001c50:	68b8      	ldr	r0, [r7, #8]
 8001c52:	f7ff fe43 	bl	80018dc <myprintf>
	  memset(buffer, 0, 100);
 8001c56:	2264      	movs	r2, #100	; 0x64
 8001c58:	2100      	movs	r1, #0
 8001c5a:	68b8      	ldr	r0, [r7, #8]
 8001c5c:	f006 ff50 	bl	8008b00 <memset>
	  sprintf(buffer, "IN angular_rate: %f,%f,%f\r\n", angular_rate[0], angular_rate[1], angular_rate[2]);
 8001c60:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <StartFakeSensors+0x158>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc77 	bl	8000558 <__aeabi_f2d>
 8001c6a:	4680      	mov	r8, r0
 8001c6c:	4689      	mov	r9, r1
 8001c6e:	4b2c      	ldr	r3, [pc, #176]	; (8001d20 <StartFakeSensors+0x158>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc70 	bl	8000558 <__aeabi_f2d>
 8001c78:	4604      	mov	r4, r0
 8001c7a:	460d      	mov	r5, r1
 8001c7c:	4b28      	ldr	r3, [pc, #160]	; (8001d20 <StartFakeSensors+0x158>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe fc69 	bl	8000558 <__aeabi_f2d>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c8e:	e9cd 4500 	strd	r4, r5, [sp]
 8001c92:	4642      	mov	r2, r8
 8001c94:	464b      	mov	r3, r9
 8001c96:	4924      	ldr	r1, [pc, #144]	; (8001d28 <StartFakeSensors+0x160>)
 8001c98:	68b8      	ldr	r0, [r7, #8]
 8001c9a:	f007 fcc7 	bl	800962c <siprintf>
	  myprintf(buffer);
 8001c9e:	68b8      	ldr	r0, [r7, #8]
 8001ca0:	f7ff fe1c 	bl	80018dc <myprintf>
	  memset(buffer, 0, 100);
 8001ca4:	2264      	movs	r2, #100	; 0x64
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	68b8      	ldr	r0, [r7, #8]
 8001caa:	f006 ff29 	bl	8008b00 <memset>
	  sprintf(buffer, "IN pressure: %f\r\n", pressure);
 8001cae:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <StartFakeSensors+0x148>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc50 	bl	8000558 <__aeabi_f2d>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	491b      	ldr	r1, [pc, #108]	; (8001d2c <StartFakeSensors+0x164>)
 8001cbe:	68b8      	ldr	r0, [r7, #8]
 8001cc0:	f007 fcb4 	bl	800962c <siprintf>
	  myprintf(buffer);
 8001cc4:	68b8      	ldr	r0, [r7, #8]
 8001cc6:	f7ff fe09 	bl	80018dc <myprintf>
	  memset(buffer, 0, 100);
 8001cca:	2264      	movs	r2, #100	; 0x64
 8001ccc:	2100      	movs	r1, #0
 8001cce:	68b8      	ldr	r0, [r7, #8]
 8001cd0:	f006 ff16 	bl	8008b00 <memset>
	  sprintf(buffer, "IN temperature: %f\r\n", temperature);
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <StartFakeSensors+0x14c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fc3d 	bl	8000558 <__aeabi_f2d>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4913      	ldr	r1, [pc, #76]	; (8001d30 <StartFakeSensors+0x168>)
 8001ce4:	68b8      	ldr	r0, [r7, #8]
 8001ce6:	f007 fca1 	bl	800962c <siprintf>
	  myprintf(buffer);
 8001cea:	68b8      	ldr	r0, [r7, #8]
 8001cec:	f7ff fdf6 	bl	80018dc <myprintf>
	  memset(buffer, 0, 100);
 8001cf0:	2264      	movs	r2, #100	; 0x64
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	68b8      	ldr	r0, [r7, #8]
 8001cf6:	f006 ff03 	bl	8008b00 <memset>
	  ++i;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
    osDelay(500);
 8001d00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d04:	f004 f960 	bl	8005fc8 <osDelay>
	  get_pressure(dev_ctx_lps, &pressure);
 8001d08:	e76f      	b.n	8001bea <StartFakeSensors+0x22>
 8001d0a:	bf00      	nop
 8001d0c:	20004d48 	.word	0x20004d48
 8001d10:	20000214 	.word	0x20000214
 8001d14:	20000218 	.word	0x20000218
 8001d18:	20004d3c 	.word	0x20004d3c
 8001d1c:	200001fc 	.word	0x200001fc
 8001d20:	20000208 	.word	0x20000208
 8001d24:	0800b748 	.word	0x0800b748
 8001d28:	0800b764 	.word	0x0800b764
 8001d2c:	0800b780 	.word	0x0800b780
 8001d30:	0800b794 	.word	0x0800b794

08001d34 <StartFakeTelemetry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFakeTelemetry */
void StartFakeTelemetry(void *argument)
{
 8001d34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d38:	b088      	sub	sp, #32
 8001d3a:	af04      	add	r7, sp, #16
 8001d3c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFakeTelemetry */
  /* Infinite loop */
	char* buffer1 = (char*)malloc(100);
 8001d3e:	2064      	movs	r0, #100	; 0x64
 8001d40:	f006 fec8 	bl	8008ad4 <malloc>
 8001d44:	4603      	mov	r3, r0
 8001d46:	60fb      	str	r3, [r7, #12]
	memset(buffer1, 0, 100);
 8001d48:	2264      	movs	r2, #100	; 0x64
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	68f8      	ldr	r0, [r7, #12]
 8001d4e:	f006 fed7 	bl	8008b00 <memset>
  for(;;)
  {
	  sprintf(buffer1, "OUT acceleration: %f,%f,%f\r\n", acceleration[0], acceleration[1], acceleration[2]);
 8001d52:	4b3c      	ldr	r3, [pc, #240]	; (8001e44 <StartFakeTelemetry+0x110>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fbfe 	bl	8000558 <__aeabi_f2d>
 8001d5c:	4680      	mov	r8, r0
 8001d5e:	4689      	mov	r9, r1
 8001d60:	4b38      	ldr	r3, [pc, #224]	; (8001e44 <StartFakeTelemetry+0x110>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fbf7 	bl	8000558 <__aeabi_f2d>
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	460d      	mov	r5, r1
 8001d6e:	4b35      	ldr	r3, [pc, #212]	; (8001e44 <StartFakeTelemetry+0x110>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fbf0 	bl	8000558 <__aeabi_f2d>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d80:	e9cd 4500 	strd	r4, r5, [sp]
 8001d84:	4642      	mov	r2, r8
 8001d86:	464b      	mov	r3, r9
 8001d88:	492f      	ldr	r1, [pc, #188]	; (8001e48 <StartFakeTelemetry+0x114>)
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	f007 fc4e 	bl	800962c <siprintf>
	  myprintf(buffer1);
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f7ff fda3 	bl	80018dc <myprintf>
	  memset(buffer1, 0, 100);
 8001d96:	2264      	movs	r2, #100	; 0x64
 8001d98:	2100      	movs	r1, #0
 8001d9a:	68f8      	ldr	r0, [r7, #12]
 8001d9c:	f006 feb0 	bl	8008b00 <memset>
	  sprintf(buffer1, "OUT angular_rate: %f,%f,%f\r\n", angular_rate[0], angular_rate[1], angular_rate[2]);
 8001da0:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <StartFakeTelemetry+0x118>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe fbd7 	bl	8000558 <__aeabi_f2d>
 8001daa:	4680      	mov	r8, r0
 8001dac:	4689      	mov	r9, r1
 8001dae:	4b27      	ldr	r3, [pc, #156]	; (8001e4c <StartFakeTelemetry+0x118>)
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd0 	bl	8000558 <__aeabi_f2d>
 8001db8:	4604      	mov	r4, r0
 8001dba:	460d      	mov	r5, r1
 8001dbc:	4b23      	ldr	r3, [pc, #140]	; (8001e4c <StartFakeTelemetry+0x118>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbc9 	bl	8000558 <__aeabi_f2d>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001dce:	e9cd 4500 	strd	r4, r5, [sp]
 8001dd2:	4642      	mov	r2, r8
 8001dd4:	464b      	mov	r3, r9
 8001dd6:	491e      	ldr	r1, [pc, #120]	; (8001e50 <StartFakeTelemetry+0x11c>)
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f007 fc27 	bl	800962c <siprintf>
	  myprintf(buffer1);
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f7ff fd7c 	bl	80018dc <myprintf>
	  memset(buffer1, 0, 100);
 8001de4:	2264      	movs	r2, #100	; 0x64
 8001de6:	2100      	movs	r1, #0
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f006 fe89 	bl	8008b00 <memset>
	  sprintf(buffer1, "OUT pressure: %f\r\n", pressure);
 8001dee:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <StartFakeTelemetry+0x120>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7fe fbb0 	bl	8000558 <__aeabi_f2d>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4916      	ldr	r1, [pc, #88]	; (8001e58 <StartFakeTelemetry+0x124>)
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f007 fc14 	bl	800962c <siprintf>
	  myprintf(buffer1);
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7ff fd69 	bl	80018dc <myprintf>
	  memset(buffer1, 0, 100);
 8001e0a:	2264      	movs	r2, #100	; 0x64
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f006 fe76 	bl	8008b00 <memset>
	  sprintf(buffer1, "OUT temperature: %f\r\n", temperature);
 8001e14:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <StartFakeTelemetry+0x128>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fb9d 	bl	8000558 <__aeabi_f2d>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	490f      	ldr	r1, [pc, #60]	; (8001e60 <StartFakeTelemetry+0x12c>)
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f007 fc01 	bl	800962c <siprintf>
	  myprintf(buffer1);
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f7ff fd56 	bl	80018dc <myprintf>
	  memset(buffer1, 0, 100);
 8001e30:	2264      	movs	r2, #100	; 0x64
 8001e32:	2100      	movs	r1, #0
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f006 fe63 	bl	8008b00 <memset>
    osDelay(5000);
 8001e3a:	f241 3088 	movw	r0, #5000	; 0x1388
 8001e3e:	f004 f8c3 	bl	8005fc8 <osDelay>
	  sprintf(buffer1, "OUT acceleration: %f,%f,%f\r\n", acceleration[0], acceleration[1], acceleration[2]);
 8001e42:	e786      	b.n	8001d52 <StartFakeTelemetry+0x1e>
 8001e44:	200001fc 	.word	0x200001fc
 8001e48:	0800b7ac 	.word	0x0800b7ac
 8001e4c:	20000208 	.word	0x20000208
 8001e50:	0800b7cc 	.word	0x0800b7cc
 8001e54:	20000214 	.word	0x20000214
 8001e58:	0800b7ec 	.word	0x0800b7ec
 8001e5c:	20000218 	.word	0x20000218
 8001e60:	0800b800 	.word	0x0800b800

08001e64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d101      	bne.n	8001e7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e76:	f000 fc89 	bl	800278c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40001000 	.word	0x40001000

08001e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e8c:	b672      	cpsid	i
}
 8001e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e90:	e7fe      	b.n	8001e90 <Error_Handler+0x8>
	...

08001e94 <lsm6dsr_init>:
                             uint16_t len);
static void platform_delay(uint32_t ms);

/* LSM6DSR Functions ---------------------------------------------------------*/

stmdev_ctx_t lsm6dsr_init(void){
 8001e94:	b590      	push	{r4, r7, lr}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

	stmdev_ctx_t dev_ctx_lsm6dsr;

	/* Initialize mems driver interface */
	dev_ctx_lsm6dsr.write_reg = lsm6dsr_write;
 8001e9c:	4b2f      	ldr	r3, [pc, #188]	; (8001f5c <lsm6dsr_init+0xc8>)
 8001e9e:	60fb      	str	r3, [r7, #12]
	dev_ctx_lsm6dsr.read_reg = lsm6dsr_read;
 8001ea0:	4b2f      	ldr	r3, [pc, #188]	; (8001f60 <lsm6dsr_init+0xcc>)
 8001ea2:	613b      	str	r3, [r7, #16]
	dev_ctx_lsm6dsr.handle = &hi2c3;
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	; (8001f64 <lsm6dsr_init+0xd0>)
 8001ea6:	617b      	str	r3, [r7, #20]

	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 8001ea8:	200a      	movs	r0, #10
 8001eaa:	f000 fa09 	bl	80022c0 <platform_delay>

	/* Check device ID */
	lsm6dsr_device_id_get(&dev_ctx_lsm6dsr, &whoamI_lsm6dsr);
 8001eae:	f107 030c 	add.w	r3, r7, #12
 8001eb2:	492d      	ldr	r1, [pc, #180]	; (8001f68 <lsm6dsr_init+0xd4>)
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fba9 	bl	800160c <lsm6dsr_device_id_get>

	if (whoamI_lsm6dsr != LSM6DSR_ID){
 8001eba:	4b2b      	ldr	r3, [pc, #172]	; (8001f68 <lsm6dsr_init+0xd4>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2b6b      	cmp	r3, #107	; 0x6b
 8001ec0:	d000      	beq.n	8001ec4 <lsm6dsr_init+0x30>
		while (1);
 8001ec2:	e7fe      	b.n	8001ec2 <lsm6dsr_init+0x2e>
	}

	/* Restore default configuration */
	lsm6dsr_reset_set(&dev_ctx_lsm6dsr, PROPERTY_ENABLE);
 8001ec4:	f107 030c 	add.w	r3, r7, #12
 8001ec8:	2101      	movs	r1, #1
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff fbaf 	bl	800162e <lsm6dsr_reset_set>

	do {
	lsm6dsr_reset_get(&dev_ctx_lsm6dsr, &rst_lsm6dsr);
 8001ed0:	f107 030c 	add.w	r3, r7, #12
 8001ed4:	4925      	ldr	r1, [pc, #148]	; (8001f6c <lsm6dsr_init+0xd8>)
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff fbcf 	bl	800167a <lsm6dsr_reset_get>
	} while (rst_lsm6dsr);
 8001edc:	4b23      	ldr	r3, [pc, #140]	; (8001f6c <lsm6dsr_init+0xd8>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1f5      	bne.n	8001ed0 <lsm6dsr_init+0x3c>

	/* Disable I3C interface */
	lsm6dsr_i3c_disable_set(&dev_ctx_lsm6dsr, LSM6DSR_I3C_DISABLE);
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	2180      	movs	r1, #128	; 0x80
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fc3c 	bl	8001768 <lsm6dsr_i3c_disable_set>

	/* Enable Block Data Update */
	lsm6dsr_block_data_update_set(&dev_ctx_lsm6dsr, PROPERTY_ENABLE);
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff fa74 	bl	80013e4 <lsm6dsr_block_data_update_set>

	/* Set Output Data Rate */
	lsm6dsr_xl_data_rate_set(&dev_ctx_lsm6dsr, LSM6DSR_XL_ODR_12Hz5);
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	2101      	movs	r1, #1
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff f850 	bl	8000fa8 <lsm6dsr_xl_data_rate_set>
	lsm6dsr_gy_data_rate_set(&dev_ctx_lsm6dsr, LSM6DSR_GY_ODR_12Hz5);
 8001f08:	f107 030c 	add.w	r3, r7, #12
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff f96c 	bl	80011ec <lsm6dsr_gy_data_rate_set>

	/* Set full scale */
	lsm6dsr_xl_full_scale_set(&dev_ctx_lsm6dsr, LSM6DSR_2g);
 8001f14:	f107 030c 	add.w	r3, r7, #12
 8001f18:	2100      	movs	r1, #0
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff f81e 	bl	8000f5c <lsm6dsr_xl_full_scale_set>
	lsm6dsr_gy_full_scale_set(&dev_ctx_lsm6dsr, LSM6DSR_2000dps);
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	210c      	movs	r1, #12
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff f93a 	bl	80011a0 <lsm6dsr_gy_full_scale_set>

	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsr_xl_hp_path_on_out_set(&dev_ctx_lsm6dsr, LSM6DSR_LP_ODR_DIV_100);
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	2104      	movs	r1, #4
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fbe0 	bl	80016f8 <lsm6dsr_xl_hp_path_on_out_set>
	lsm6dsr_xl_filter_lp2_set(&dev_ctx_lsm6dsr, PROPERTY_ENABLE);
 8001f38:	f107 030c 	add.w	r3, r7, #12
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff fbb4 	bl	80016ac <lsm6dsr_xl_filter_lp2_set>

	return dev_ctx_lsm6dsr;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	461c      	mov	r4, r3
 8001f48:	f107 030c 	add.w	r3, r7, #12
 8001f4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	371c      	adds	r7, #28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd90      	pop	{r4, r7, pc}
 8001f5c:	080021d9 	.word	0x080021d9
 8001f60:	08002213 	.word	0x08002213
 8001f64:	20001c0c 	.word	0x20001c0c
 8001f68:	2000022c 	.word	0x2000022c
 8001f6c:	2000022d 	.word	0x2000022d

08001f70 <get_acceleration>:

void get_acceleration(stmdev_ctx_t dev_ctx_lsm6dsr, float *acceleration_mg){
 8001f70:	b590      	push	{r4, r7, lr}
 8001f72:	b087      	sub	sp, #28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	1d3c      	adds	r4, r7, #4
 8001f78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001f7c:	603b      	str	r3, [r7, #0]

	uint8_t reg;

	/* Read output only if new xl value is available */
	lsm6dsr_xl_flag_data_ready_get(&dev_ctx_lsm6dsr, &reg);
 8001f7e:	f107 0217 	add.w	r2, r7, #23
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	4611      	mov	r1, r2
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fa52 	bl	8001430 <lsm6dsr_xl_flag_data_ready_get>

	if (reg) {
 8001f8c:	7dfb      	ldrb	r3, [r7, #23]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d02d      	beq.n	8001fee <get_acceleration+0x7e>
	  /* Read acceleration field data */
	  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8001f92:	2206      	movs	r2, #6
 8001f94:	2100      	movs	r1, #0
 8001f96:	4818      	ldr	r0, [pc, #96]	; (8001ff8 <get_acceleration+0x88>)
 8001f98:	f006 fdb2 	bl	8008b00 <memset>
	  lsm6dsr_acceleration_raw_get(&dev_ctx_lsm6dsr, data_raw_acceleration);
 8001f9c:	1d3b      	adds	r3, r7, #4
 8001f9e:	4916      	ldr	r1, [pc, #88]	; (8001ff8 <get_acceleration+0x88>)
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff fac2 	bl	800152a <lsm6dsr_acceleration_raw_get>
	  acceleration_mg[0] =
		lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[0]);
 8001fa6:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <get_acceleration+0x88>)
 8001fa8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe ffa5 	bl	8000efc <lsm6dsr_from_fs2g_to_mg>
 8001fb2:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[0] =
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	edc3 7a00 	vstr	s15, [r3]
	  acceleration_mg[1] =
		lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <get_acceleration+0x88>)
 8001fbe:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  acceleration_mg[1] =
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	1d1c      	adds	r4, r3, #4
		lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 8001fc6:	4610      	mov	r0, r2
 8001fc8:	f7fe ff98 	bl	8000efc <lsm6dsr_from_fs2g_to_mg>
 8001fcc:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[1] =
 8001fd0:	edc4 7a00 	vstr	s15, [r4]
	  acceleration_mg[2] =
		lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <get_acceleration+0x88>)
 8001fd6:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  acceleration_mg[2] =
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	f103 0408 	add.w	r4, r3, #8
		lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	f7fe ff8b 	bl	8000efc <lsm6dsr_from_fs2g_to_mg>
 8001fe6:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[2] =
 8001fea:	edc4 7a00 	vstr	s15, [r4]
	}

}
 8001fee:	bf00      	nop
 8001ff0:	371c      	adds	r7, #28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd90      	pop	{r4, r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	2000021c 	.word	0x2000021c

08001ffc <get_angvelocity>:

void get_angvelocity(stmdev_ctx_t dev_ctx_lsm6dsr, float *angular_rate_mdps){
 8001ffc:	b590      	push	{r4, r7, lr}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
 8002002:	1d3c      	adds	r4, r7, #4
 8002004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002008:	603b      	str	r3, [r7, #0]
	uint8_t reg;

	/* Read output only if new gyro value is available*/
	lsm6dsr_gy_flag_data_ready_get(&dev_ctx_lsm6dsr, &reg);
 800200a:	f107 0217 	add.w	r2, r7, #23
 800200e:	1d3b      	adds	r3, r7, #4
 8002010:	4611      	mov	r1, r2
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff fa25 	bl	8001462 <lsm6dsr_gy_flag_data_ready_get>

	if (reg) {
 8002018:	7dfb      	ldrb	r3, [r7, #23]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d02d      	beq.n	800207a <get_angvelocity+0x7e>
	  /* Read angular rate field data */
	  memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 800201e:	2206      	movs	r2, #6
 8002020:	2100      	movs	r1, #0
 8002022:	4818      	ldr	r0, [pc, #96]	; (8002084 <get_angvelocity+0x88>)
 8002024:	f006 fd6c 	bl	8008b00 <memset>
	  lsm6dsr_angular_rate_raw_get(&dev_ctx_lsm6dsr, data_raw_angular_rate);
 8002028:	1d3b      	adds	r3, r7, #4
 800202a:	4916      	ldr	r1, [pc, #88]	; (8002084 <get_angvelocity+0x88>)
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff fa31 	bl	8001494 <lsm6dsr_angular_rate_raw_get>
	  angular_rate_mdps[0] =
		lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8002032:	4b14      	ldr	r3, [pc, #80]	; (8002084 <get_angvelocity+0x88>)
 8002034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe ff77 	bl	8000f2c <lsm6dsr_from_fs2000dps_to_mdps>
 800203e:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[0] =
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	edc3 7a00 	vstr	s15, [r3]
	  angular_rate_mdps[1] =
		lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8002048:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <get_angvelocity+0x88>)
 800204a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  angular_rate_mdps[1] =
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	1d1c      	adds	r4, r3, #4
		lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8002052:	4610      	mov	r0, r2
 8002054:	f7fe ff6a 	bl	8000f2c <lsm6dsr_from_fs2000dps_to_mdps>
 8002058:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[1] =
 800205c:	edc4 7a00 	vstr	s15, [r4]
	  angular_rate_mdps[2] =
		lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8002060:	4b08      	ldr	r3, [pc, #32]	; (8002084 <get_angvelocity+0x88>)
 8002062:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  angular_rate_mdps[2] =
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	f103 0408 	add.w	r4, r3, #8
		lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 800206c:	4610      	mov	r0, r2
 800206e:	f7fe ff5d 	bl	8000f2c <lsm6dsr_from_fs2000dps_to_mdps>
 8002072:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[2] =
 8002076:	edc4 7a00 	vstr	s15, [r4]
	}
}
 800207a:	bf00      	nop
 800207c:	371c      	adds	r7, #28
 800207e:	46bd      	mov	sp, r7
 8002080:	bd90      	pop	{r4, r7, pc}
 8002082:	bf00      	nop
 8002084:	20000224 	.word	0x20000224

08002088 <lps22hh_init>:

/* LPS22HH Functions ---------------------------------------------------------*/
stmdev_ctx_t lps22hh_init(void){
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b087      	sub	sp, #28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
	stmdev_ctx_t dev_ctx_lps22hh;

	/* Initialize mems driver interface */
	dev_ctx_lps22hh.write_reg = lps22hh_write;
 8002090:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <lps22hh_init+0x88>)
 8002092:	60fb      	str	r3, [r7, #12]
	dev_ctx_lps22hh.read_reg = lps22hh_read;
 8002094:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <lps22hh_init+0x8c>)
 8002096:	613b      	str	r3, [r7, #16]
	dev_ctx_lps22hh.handle = &hi2c3;
 8002098:	4b1f      	ldr	r3, [pc, #124]	; (8002118 <lps22hh_init+0x90>)
 800209a:	617b      	str	r3, [r7, #20]


	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 800209c:	200a      	movs	r0, #10
 800209e:	f000 f90f 	bl	80022c0 <platform_delay>

	/* Check device ID */
	whoamI_lps22hh = 0;
 80020a2:	4b1e      	ldr	r3, [pc, #120]	; (800211c <lps22hh_init+0x94>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	701a      	strb	r2, [r3, #0]
	lps22hh_device_id_get(&dev_ctx_lps22hh, &whoamI_lps22hh);
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	491b      	ldr	r1, [pc, #108]	; (800211c <lps22hh_init+0x94>)
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7fe fea4 	bl	8000dfc <lps22hh_device_id_get>

	if ( whoamI_lps22hh != LPS22HH_ID ){
 80020b4:	4b19      	ldr	r3, [pc, #100]	; (800211c <lps22hh_init+0x94>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2bb3      	cmp	r3, #179	; 0xb3
 80020ba:	d000      	beq.n	80020be <lps22hh_init+0x36>
		while (1); /*manage here device not found */
 80020bc:	e7fe      	b.n	80020bc <lps22hh_init+0x34>
	}


	/* Restore default configuration */
	lps22hh_reset_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	2101      	movs	r1, #1
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe feaa 	bl	8000e1e <lps22hh_reset_set>

	do {
		lps22hh_reset_get(&dev_ctx_lps22hh, &rst_lps22hh);
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	4914      	ldr	r1, [pc, #80]	; (8002120 <lps22hh_init+0x98>)
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe feca 	bl	8000e6a <lps22hh_reset_get>
	} while (rst_lps22hh);
 80020d6:	4b12      	ldr	r3, [pc, #72]	; (8002120 <lps22hh_init+0x98>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1f5      	bne.n	80020ca <lps22hh_init+0x42>

	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	2101      	movs	r1, #1
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fdc9 	bl	8000c7c <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&dev_ctx_lps22hh, LPS22HH_10_Hz_LOW_NOISE);
 80020ea:	f107 030c 	add.w	r3, r7, #12
 80020ee:	2112      	movs	r1, #18
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe fde9 	bl	8000cc8 <lps22hh_data_rate_set>

	return dev_ctx_lps22hh;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	461c      	mov	r4, r3
 80020fa:	f107 030c 	add.w	r3, r7, #12
 80020fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002102:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	371c      	adds	r7, #28
 800210a:	46bd      	mov	sp, r7
 800210c:	bd90      	pop	{r4, r7, pc}
 800210e:	bf00      	nop
 8002110:	0800224d 	.word	0x0800224d
 8002114:	08002287 	.word	0x08002287
 8002118:	20001c0c 	.word	0x20001c0c
 800211c:	20000234 	.word	0x20000234
 8002120:	20000235 	.word	0x20000235

08002124 <get_pressure>:

void get_pressure(stmdev_ctx_t dev_ctx_lps22hh, float *pressure){
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b087      	sub	sp, #28
 8002128:	af00      	add	r7, sp, #0
 800212a:	1d3c      	adds	r4, r7, #4
 800212c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002130:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&dev_ctx_lps22hh, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 8002132:	f107 0214 	add.w	r2, r7, #20
 8002136:	1d38      	adds	r0, r7, #4
 8002138:	2301      	movs	r3, #1
 800213a:	2127      	movs	r1, #39	; 0x27
 800213c:	f7fe fd3c 	bl	8000bb8 <lps22hh_read_reg>

	if (reg.status.p_da) {
 8002140:	7d3b      	ldrb	r3, [r7, #20]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	b2db      	uxtb	r3, r3
 8002148:	2b00      	cmp	r3, #0
 800214a:	d011      	beq.n	8002170 <get_pressure+0x4c>
 800214c:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <get_pressure+0x54>)
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
	  lps22hh_pressure_raw_get(&dev_ctx_lps22hh, &data_raw_pressure);
 8002152:	1d3b      	adds	r3, r7, #4
 8002154:	4908      	ldr	r1, [pc, #32]	; (8002178 <get_pressure+0x54>)
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe fe04 	bl	8000d64 <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa( data_raw_pressure);
 800215c:	4b06      	ldr	r3, [pc, #24]	; (8002178 <get_pressure+0x54>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe fd59 	bl	8000c18 <lps22hh_from_lsb_to_hpa>
 8002166:	eef0 7a40 	vmov.f32	s15, s0
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002170:	bf00      	nop
 8002172:	371c      	adds	r7, #28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd90      	pop	{r4, r7, pc}
 8002178:	20000230 	.word	0x20000230

0800217c <get_temperature>:

void get_temperature(stmdev_ctx_t dev_ctx_lps22hh, float *temperature){
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	1d3c      	adds	r4, r7, #4
 8002184:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002188:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&dev_ctx_lps22hh, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 800218a:	f107 0214 	add.w	r2, r7, #20
 800218e:	1d38      	adds	r0, r7, #4
 8002190:	2301      	movs	r3, #1
 8002192:	2127      	movs	r1, #39	; 0x27
 8002194:	f7fe fd10 	bl	8000bb8 <lps22hh_read_reg>

	if (reg.status.t_da) {
 8002198:	7d3b      	ldrb	r3, [r7, #20]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d012      	beq.n	80021ca <get_temperature+0x4e>
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <get_temperature+0x58>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	801a      	strh	r2, [r3, #0]
	  memset(&data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&dev_ctx_lps22hh, &data_raw_temperature);
 80021aa:	1d3b      	adds	r3, r7, #4
 80021ac:	4909      	ldr	r1, [pc, #36]	; (80021d4 <get_temperature+0x58>)
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe fe01 	bl	8000db6 <lps22hh_temperature_raw_get>
	  *temperature = lps22hh_from_lsb_to_celsius(data_raw_temperature);
 80021b4:	4b07      	ldr	r3, [pc, #28]	; (80021d4 <get_temperature+0x58>)
 80021b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe fd44 	bl	8000c48 <lps22hh_from_lsb_to_celsius>
 80021c0:	eef0 7a40 	vmov.f32	s15, s0
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80021ca:	bf00      	nop
 80021cc:	371c      	adds	r7, #28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd90      	pop	{r4, r7, pc}
 80021d2:	bf00      	nop
 80021d4:	2000022a 	.word	0x2000022a

080021d8 <lsm6dsr_write>:
 *
 */
static int32_t lsm6dsr_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af04      	add	r7, sp, #16
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	607a      	str	r2, [r7, #4]
 80021e2:	461a      	mov	r2, r3
 80021e4:	460b      	mov	r3, r1
 80021e6:	72fb      	strb	r3, [r7, #11]
 80021e8:	4613      	mov	r3, r2
 80021ea:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg,
 80021ec:	7afb      	ldrb	r3, [r7, #11]
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021f4:	9302      	str	r3, [sp, #8]
 80021f6:	893b      	ldrh	r3, [r7, #8]
 80021f8:	9301      	str	r3, [sp, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2301      	movs	r3, #1
 8002200:	21d5      	movs	r1, #213	; 0xd5
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f000 fe02 	bl	8002e0c <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <lsm6dsr_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lsm6dsr_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b088      	sub	sp, #32
 8002216:	af04      	add	r7, sp, #16
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	461a      	mov	r2, r3
 800221e:	460b      	mov	r3, r1
 8002220:	72fb      	strb	r3, [r7, #11]
 8002222:	4613      	mov	r3, r2
 8002224:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 8002226:	7afb      	ldrb	r3, [r7, #11]
 8002228:	b29a      	uxth	r2, r3
 800222a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800222e:	9302      	str	r3, [sp, #8]
 8002230:	893b      	ldrh	r3, [r7, #8]
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	2301      	movs	r3, #1
 800223a:	21d5      	movs	r1, #213	; 0xd5
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f000 fef9 	bl	8003034 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <lps22hh_write>:
 *
 */
static int32_t lps22hh_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b088      	sub	sp, #32
 8002250:	af04      	add	r7, sp, #16
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	461a      	mov	r2, r3
 8002258:	460b      	mov	r3, r1
 800225a:	72fb      	strb	r3, [r7, #11]
 800225c:	4613      	mov	r3, r2
 800225e:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_H, reg,
 8002260:	7afb      	ldrb	r3, [r7, #11]
 8002262:	b29a      	uxth	r2, r3
 8002264:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002268:	9302      	str	r3, [sp, #8]
 800226a:	893b      	ldrh	r3, [r7, #8]
 800226c:	9301      	str	r3, [sp, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2301      	movs	r3, #1
 8002274:	21bb      	movs	r1, #187	; 0xbb
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 fdc8 	bl	8002e0c <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <lps22hh_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lps22hh_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b088      	sub	sp, #32
 800228a:	af04      	add	r7, sp, #16
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	607a      	str	r2, [r7, #4]
 8002290:	461a      	mov	r2, r3
 8002292:	460b      	mov	r3, r1
 8002294:	72fb      	strb	r3, [r7, #11]
 8002296:	4613      	mov	r3, r2
 8002298:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_H, reg,
 800229a:	7afb      	ldrb	r3, [r7, #11]
 800229c:	b29a      	uxth	r2, r3
 800229e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022a2:	9302      	str	r3, [sp, #8]
 80022a4:	893b      	ldrh	r3, [r7, #8]
 80022a6:	9301      	str	r3, [sp, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	2301      	movs	r3, #1
 80022ae:	21bb      	movs	r1, #187	; 0xbb
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 febf 	bl	8003034 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 fa7f 	bl	80027cc <HAL_Delay>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022de:	4b11      	ldr	r3, [pc, #68]	; (8002324 <HAL_MspInit+0x4c>)
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	4a10      	ldr	r2, [pc, #64]	; (8002324 <HAL_MspInit+0x4c>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6193      	str	r3, [r2, #24]
 80022ea:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <HAL_MspInit+0x4c>)
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	607b      	str	r3, [r7, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f6:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <HAL_MspInit+0x4c>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <HAL_MspInit+0x4c>)
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002300:	61d3      	str	r3, [r2, #28]
 8002302:	4b08      	ldr	r3, [pc, #32]	; (8002324 <HAL_MspInit+0x4c>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230a:	603b      	str	r3, [r7, #0]
 800230c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	210f      	movs	r1, #15
 8002312:	f06f 0001 	mvn.w	r0, #1
 8002316:	f000 fb35 	bl	8002984 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000

08002328 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	; 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a26      	ldr	r2, [pc, #152]	; (80023e0 <HAL_I2C_MspInit+0xb8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d146      	bne.n	80023d8 <HAL_I2C_MspInit+0xb0>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800234a:	4b26      	ldr	r3, [pc, #152]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	4a25      	ldr	r2, [pc, #148]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 8002350:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002354:	6153      	str	r3, [r2, #20]
 8002356:	4b23      	ldr	r3, [pc, #140]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002362:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	4a1f      	ldr	r2, [pc, #124]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 8002368:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800236c:	6153      	str	r3, [r2, #20]
 800236e:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800237a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800237e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002380:	2312      	movs	r3, #18
 8002382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002388:	2303      	movs	r3, #3
 800238a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 800238c:	2303      	movs	r3, #3
 800238e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4619      	mov	r1, r3
 8002396:	4814      	ldr	r0, [pc, #80]	; (80023e8 <HAL_I2C_MspInit+0xc0>)
 8002398:	f000 fb1e 	bl	80029d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800239c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023a2:	2312      	movs	r3, #18
 80023a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023aa:	2303      	movs	r3, #3
 80023ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 80023ae:	2303      	movs	r3, #3
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b2:	f107 0314 	add.w	r3, r7, #20
 80023b6:	4619      	mov	r1, r3
 80023b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023bc:	f000 fb0c 	bl	80029d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80023c0:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 80023c2:	69db      	ldr	r3, [r3, #28]
 80023c4:	4a07      	ldr	r2, [pc, #28]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 80023c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80023ca:	61d3      	str	r3, [r2, #28]
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HAL_I2C_MspInit+0xbc>)
 80023ce:	69db      	ldr	r3, [r3, #28]
 80023d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80023d8:	bf00      	nop
 80023da:	3728      	adds	r7, #40	; 0x28
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40007800 	.word	0x40007800
 80023e4:	40021000 	.word	0x40021000
 80023e8:	48000800 	.word	0x48000800

080023ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	; 0x28
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
 8002402:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a17      	ldr	r2, [pc, #92]	; (8002468 <HAL_UART_MspInit+0x7c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d128      	bne.n	8002460 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800240e:	4b17      	ldr	r3, [pc, #92]	; (800246c <HAL_UART_MspInit+0x80>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4a16      	ldr	r2, [pc, #88]	; (800246c <HAL_UART_MspInit+0x80>)
 8002414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002418:	61d3      	str	r3, [r2, #28]
 800241a:	4b14      	ldr	r3, [pc, #80]	; (800246c <HAL_UART_MspInit+0x80>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	4b11      	ldr	r3, [pc, #68]	; (800246c <HAL_UART_MspInit+0x80>)
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <HAL_UART_MspInit+0x80>)
 800242c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002430:	6153      	str	r3, [r2, #20]
 8002432:	4b0e      	ldr	r3, [pc, #56]	; (800246c <HAL_UART_MspInit+0x80>)
 8002434:	695b      	ldr	r3, [r3, #20]
 8002436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800243e:	230c      	movs	r3, #12
 8002440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002442:	2302      	movs	r3, #2
 8002444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800244a:	2303      	movs	r3, #3
 800244c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800244e:	2307      	movs	r3, #7
 8002450:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800245c:	f000 fabc 	bl	80029d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002460:	bf00      	nop
 8002462:	3728      	adds	r7, #40	; 0x28
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40004400 	.word	0x40004400
 800246c:	40021000 	.word	0x40021000

08002470 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b08c      	sub	sp, #48	; 0x30
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002480:	2200      	movs	r2, #0
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	2036      	movs	r0, #54	; 0x36
 8002486:	f000 fa7d 	bl	8002984 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800248a:	2036      	movs	r0, #54	; 0x36
 800248c:	f000 fa96 	bl	80029bc <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002490:	4b1e      	ldr	r3, [pc, #120]	; (800250c <HAL_InitTick+0x9c>)
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	4a1d      	ldr	r2, [pc, #116]	; (800250c <HAL_InitTick+0x9c>)
 8002496:	f043 0310 	orr.w	r3, r3, #16
 800249a:	61d3      	str	r3, [r2, #28]
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <HAL_InitTick+0x9c>)
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	f003 0310 	and.w	r3, r3, #16
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024a8:	f107 0210 	add.w	r2, r7, #16
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	4611      	mov	r1, r2
 80024b2:	4618      	mov	r0, r3
 80024b4:	f002 fae8 	bl	8004a88 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80024b8:	f002 faa2 	bl	8004a00 <HAL_RCC_GetPCLK1Freq>
 80024bc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c0:	4a13      	ldr	r2, [pc, #76]	; (8002510 <HAL_InitTick+0xa0>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0c9b      	lsrs	r3, r3, #18
 80024c8:	3b01      	subs	r3, #1
 80024ca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80024cc:	4b11      	ldr	r3, [pc, #68]	; (8002514 <HAL_InitTick+0xa4>)
 80024ce:	4a12      	ldr	r2, [pc, #72]	; (8002518 <HAL_InitTick+0xa8>)
 80024d0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80024d2:	4b10      	ldr	r3, [pc, #64]	; (8002514 <HAL_InitTick+0xa4>)
 80024d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024d8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80024da:	4a0e      	ldr	r2, [pc, #56]	; (8002514 <HAL_InitTick+0xa4>)
 80024dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024de:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <HAL_InitTick+0xa4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e6:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_InitTick+0xa4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80024ec:	4809      	ldr	r0, [pc, #36]	; (8002514 <HAL_InitTick+0xa4>)
 80024ee:	f002 fd1b 	bl	8004f28 <HAL_TIM_Base_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d104      	bne.n	8002502 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80024f8:	4806      	ldr	r0, [pc, #24]	; (8002514 <HAL_InitTick+0xa4>)
 80024fa:	f002 fd77 	bl	8004fec <HAL_TIM_Base_Start_IT>
 80024fe:	4603      	mov	r3, r0
 8002500:	e000      	b.n	8002504 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
}
 8002504:	4618      	mov	r0, r3
 8002506:	3730      	adds	r7, #48	; 0x30
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40021000 	.word	0x40021000
 8002510:	431bde83 	.word	0x431bde83
 8002514:	20004e14 	.word	0x20004e14
 8002518:	40001000 	.word	0x40001000

0800251c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002520:	e7fe      	b.n	8002520 <NMI_Handler+0x4>

08002522 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002522:	b480      	push	{r7}
 8002524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002526:	e7fe      	b.n	8002526 <HardFault_Handler+0x4>

08002528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800252c:	e7fe      	b.n	800252c <MemManage_Handler+0x4>

0800252e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800252e:	b480      	push	{r7}
 8002530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002532:	e7fe      	b.n	8002532 <BusFault_Handler+0x4>

08002534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002538:	e7fe      	b.n	8002538 <UsageFault_Handler+0x4>

0800253a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <TIM6_DAC_IRQHandler+0x10>)
 800254e:	f002 fdbd 	bl	80050cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20004e14 	.word	0x20004e14

0800255c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
	return 1;
 8002560:	2301      	movs	r3, #1
}
 8002562:	4618      	mov	r0, r3
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_kill>:

int _kill(int pid, int sig)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002576:	f006 f989 	bl	800888c <__errno>
 800257a:	4603      	mov	r3, r0
 800257c:	2216      	movs	r2, #22
 800257e:	601a      	str	r2, [r3, #0]
	return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002584:	4618      	mov	r0, r3
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <_exit>:

void _exit (int status)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002594:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff ffe7 	bl	800256c <_kill>
	while (1) {}		/* Make sure we hang here */
 800259e:	e7fe      	b.n	800259e <_exit+0x12>

080025a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	e00a      	b.n	80025c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025b2:	f3af 8000 	nop.w
 80025b6:	4601      	mov	r1, r0
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	1c5a      	adds	r2, r3, #1
 80025bc:	60ba      	str	r2, [r7, #8]
 80025be:	b2ca      	uxtb	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	3301      	adds	r3, #1
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dbf0      	blt.n	80025b2 <_read+0x12>
	}

return len;
 80025d0:	687b      	ldr	r3, [r7, #4]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b086      	sub	sp, #24
 80025de:	af00      	add	r7, sp, #0
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	e009      	b.n	8002600 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	1c5a      	adds	r2, r3, #1
 80025f0:	60ba      	str	r2, [r7, #8]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	3301      	adds	r3, #1
 80025fe:	617b      	str	r3, [r7, #20]
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	429a      	cmp	r2, r3
 8002606:	dbf1      	blt.n	80025ec <_write+0x12>
	}
	return len;
 8002608:	687b      	ldr	r3, [r7, #4]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <_close>:

int _close(int file)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
	return -1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800262a:	b480      	push	{r7}
 800262c:	b083      	sub	sp, #12
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
 8002632:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800263a:	605a      	str	r2, [r3, #4]
	return 0;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr

0800264a <_isatty>:

int _isatty(int file)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
	return 1;
 8002652:	2301      	movs	r3, #1
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
	return 0;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
	...

0800267c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002684:	4a14      	ldr	r2, [pc, #80]	; (80026d8 <_sbrk+0x5c>)
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <_sbrk+0x60>)
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002690:	4b13      	ldr	r3, [pc, #76]	; (80026e0 <_sbrk+0x64>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d102      	bne.n	800269e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <_sbrk+0x64>)
 800269a:	4a12      	ldr	r2, [pc, #72]	; (80026e4 <_sbrk+0x68>)
 800269c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800269e:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <_sbrk+0x64>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4413      	add	r3, r2
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d207      	bcs.n	80026bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026ac:	f006 f8ee 	bl	800888c <__errno>
 80026b0:	4603      	mov	r3, r0
 80026b2:	220c      	movs	r2, #12
 80026b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026ba:	e009      	b.n	80026d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026bc:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <_sbrk+0x64>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026c2:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <_sbrk+0x64>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	4a05      	ldr	r2, [pc, #20]	; (80026e0 <_sbrk+0x64>)
 80026cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ce:	68fb      	ldr	r3, [r7, #12]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	20010000 	.word	0x20010000
 80026dc:	00000400 	.word	0x00000400
 80026e0:	20000238 	.word	0x20000238
 80026e4:	20004eb8 	.word	0x20004eb8

080026e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <SystemInit+0x20>)
 80026ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f2:	4a05      	ldr	r2, [pc, #20]	; (8002708 <SystemInit+0x20>)
 80026f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800270c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002744 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002710:	480d      	ldr	r0, [pc, #52]	; (8002748 <LoopForever+0x6>)
  ldr r1, =_edata
 8002712:	490e      	ldr	r1, [pc, #56]	; (800274c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002714:	4a0e      	ldr	r2, [pc, #56]	; (8002750 <LoopForever+0xe>)
  movs r3, #0
 8002716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002718:	e002      	b.n	8002720 <LoopCopyDataInit>

0800271a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800271a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800271c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271e:	3304      	adds	r3, #4

08002720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002724:	d3f9      	bcc.n	800271a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002726:	4a0b      	ldr	r2, [pc, #44]	; (8002754 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002728:	4c0b      	ldr	r4, [pc, #44]	; (8002758 <LoopForever+0x16>)
  movs r3, #0
 800272a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800272c:	e001      	b.n	8002732 <LoopFillZerobss>

0800272e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002730:	3204      	adds	r2, #4

08002732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002734:	d3fb      	bcc.n	800272e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002736:	f7ff ffd7 	bl	80026e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800273a:	f006 f9a3 	bl	8008a84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800273e:	f7ff f8dd 	bl	80018fc <main>

08002742 <LoopForever>:

LoopForever:
    b LoopForever
 8002742:	e7fe      	b.n	8002742 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002744:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800274c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002750:	0800bcbc 	.word	0x0800bcbc
  ldr r2, =_sbss
 8002754:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002758:	20004eb4 	.word	0x20004eb4

0800275c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800275c:	e7fe      	b.n	800275c <ADC1_2_IRQHandler>
	...

08002760 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002764:	4b08      	ldr	r3, [pc, #32]	; (8002788 <HAL_Init+0x28>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a07      	ldr	r2, [pc, #28]	; (8002788 <HAL_Init+0x28>)
 800276a:	f043 0310 	orr.w	r3, r3, #16
 800276e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002770:	2003      	movs	r0, #3
 8002772:	f000 f8fc 	bl	800296e <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002776:	2000      	movs	r0, #0
 8002778:	f7ff fe7a 	bl	8002470 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800277c:	f7ff fdac 	bl	80022d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40022000 	.word	0x40022000

0800278c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002790:	4b06      	ldr	r3, [pc, #24]	; (80027ac <HAL_IncTick+0x20>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	461a      	mov	r2, r3
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_IncTick+0x24>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4413      	add	r3, r2
 800279c:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <HAL_IncTick+0x24>)
 800279e:	6013      	str	r3, [r2, #0]
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000008 	.word	0x20000008
 80027b0:	20004e60 	.word	0x20004e60

080027b4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return uwTick;  
 80027b8:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <HAL_GetTick+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20004e60 	.word	0x20004e60

080027cc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027d4:	f7ff ffee 	bl	80027b4 <HAL_GetTick>
 80027d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027e4:	d005      	beq.n	80027f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027e6:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <HAL_Delay+0x44>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80027f2:	bf00      	nop
 80027f4:	f7ff ffde 	bl	80027b4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	429a      	cmp	r2, r3
 8002802:	d8f7      	bhi.n	80027f4 <HAL_Delay+0x28>
  {
  }
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000008 	.word	0x20000008

08002814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002824:	4b0c      	ldr	r3, [pc, #48]	; (8002858 <__NVIC_SetPriorityGrouping+0x44>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002830:	4013      	ands	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800283c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002846:	4a04      	ldr	r2, [pc, #16]	; (8002858 <__NVIC_SetPriorityGrouping+0x44>)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	60d3      	str	r3, [r2, #12]
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002860:	4b04      	ldr	r3, [pc, #16]	; (8002874 <__NVIC_GetPriorityGrouping+0x18>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	f003 0307 	and.w	r3, r3, #7
}
 800286a:	4618      	mov	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	e000ed00 	.word	0xe000ed00

08002878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	2b00      	cmp	r3, #0
 8002888:	db0b      	blt.n	80028a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	f003 021f 	and.w	r2, r3, #31
 8002890:	4907      	ldr	r1, [pc, #28]	; (80028b0 <__NVIC_EnableIRQ+0x38>)
 8002892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	2001      	movs	r0, #1
 800289a:	fa00 f202 	lsl.w	r2, r0, r2
 800289e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	e000e100 	.word	0xe000e100

080028b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	6039      	str	r1, [r7, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	db0a      	blt.n	80028de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	490c      	ldr	r1, [pc, #48]	; (8002900 <__NVIC_SetPriority+0x4c>)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	0112      	lsls	r2, r2, #4
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	440b      	add	r3, r1
 80028d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028dc:	e00a      	b.n	80028f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	4908      	ldr	r1, [pc, #32]	; (8002904 <__NVIC_SetPriority+0x50>)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	3b04      	subs	r3, #4
 80028ec:	0112      	lsls	r2, r2, #4
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	440b      	add	r3, r1
 80028f2:	761a      	strb	r2, [r3, #24]
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000e100 	.word	0xe000e100
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002908:	b480      	push	{r7}
 800290a:	b089      	sub	sp, #36	; 0x24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f1c3 0307 	rsb	r3, r3, #7
 8002922:	2b04      	cmp	r3, #4
 8002924:	bf28      	it	cs
 8002926:	2304      	movcs	r3, #4
 8002928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	3304      	adds	r3, #4
 800292e:	2b06      	cmp	r3, #6
 8002930:	d902      	bls.n	8002938 <NVIC_EncodePriority+0x30>
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	3b03      	subs	r3, #3
 8002936:	e000      	b.n	800293a <NVIC_EncodePriority+0x32>
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43da      	mvns	r2, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	401a      	ands	r2, r3
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002950:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	fa01 f303 	lsl.w	r3, r1, r3
 800295a:	43d9      	mvns	r1, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	4313      	orrs	r3, r2
         );
}
 8002962:	4618      	mov	r0, r3
 8002964:	3724      	adds	r7, #36	; 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ff4c 	bl	8002814 <__NVIC_SetPriorityGrouping>
}
 800297c:	bf00      	nop
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
 8002990:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002996:	f7ff ff61 	bl	800285c <__NVIC_GetPriorityGrouping>
 800299a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	68b9      	ldr	r1, [r7, #8]
 80029a0:	6978      	ldr	r0, [r7, #20]
 80029a2:	f7ff ffb1 	bl	8002908 <NVIC_EncodePriority>
 80029a6:	4602      	mov	r2, r0
 80029a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ac:	4611      	mov	r1, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff80 	bl	80028b4 <__NVIC_SetPriority>
}
 80029b4:	bf00      	nop
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff ff54 	bl	8002878 <__NVIC_EnableIRQ>
}
 80029d0:	bf00      	nop
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d8:	b480      	push	{r7}
 80029da:	b087      	sub	sp, #28
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e6:	e160      	b.n	8002caa <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	2101      	movs	r1, #1
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	fa01 f303 	lsl.w	r3, r1, r3
 80029f4:	4013      	ands	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 8152 	beq.w	8002ca4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d005      	beq.n	8002a18 <HAL_GPIO_Init+0x40>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d130      	bne.n	8002a7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	2203      	movs	r2, #3
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a4e:	2201      	movs	r2, #1
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa02 f303 	lsl.w	r3, r2, r3
 8002a56:	43db      	mvns	r3, r3
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	091b      	lsrs	r3, r3, #4
 8002a64:	f003 0201 	and.w	r2, r3, #1
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	d017      	beq.n	8002ab6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	2203      	movs	r2, #3
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d123      	bne.n	8002b0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	08da      	lsrs	r2, r3, #3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3208      	adds	r2, #8
 8002aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	220f      	movs	r2, #15
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	691a      	ldr	r2, [r3, #16]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	08da      	lsrs	r2, r3, #3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3208      	adds	r2, #8
 8002b04:	6939      	ldr	r1, [r7, #16]
 8002b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	2203      	movs	r2, #3
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 0203 	and.w	r2, r3, #3
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 80ac 	beq.w	8002ca4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4c:	4b5e      	ldr	r3, [pc, #376]	; (8002cc8 <HAL_GPIO_Init+0x2f0>)
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	4a5d      	ldr	r2, [pc, #372]	; (8002cc8 <HAL_GPIO_Init+0x2f0>)
 8002b52:	f043 0301 	orr.w	r3, r3, #1
 8002b56:	6193      	str	r3, [r2, #24]
 8002b58:	4b5b      	ldr	r3, [pc, #364]	; (8002cc8 <HAL_GPIO_Init+0x2f0>)
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b64:	4a59      	ldr	r2, [pc, #356]	; (8002ccc <HAL_GPIO_Init+0x2f4>)
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	089b      	lsrs	r3, r3, #2
 8002b6a:	3302      	adds	r3, #2
 8002b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	220f      	movs	r2, #15
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	4013      	ands	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b8e:	d025      	beq.n	8002bdc <HAL_GPIO_Init+0x204>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a4f      	ldr	r2, [pc, #316]	; (8002cd0 <HAL_GPIO_Init+0x2f8>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d01f      	beq.n	8002bd8 <HAL_GPIO_Init+0x200>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a4e      	ldr	r2, [pc, #312]	; (8002cd4 <HAL_GPIO_Init+0x2fc>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d019      	beq.n	8002bd4 <HAL_GPIO_Init+0x1fc>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a4d      	ldr	r2, [pc, #308]	; (8002cd8 <HAL_GPIO_Init+0x300>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d013      	beq.n	8002bd0 <HAL_GPIO_Init+0x1f8>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a4c      	ldr	r2, [pc, #304]	; (8002cdc <HAL_GPIO_Init+0x304>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d00d      	beq.n	8002bcc <HAL_GPIO_Init+0x1f4>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a4b      	ldr	r2, [pc, #300]	; (8002ce0 <HAL_GPIO_Init+0x308>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d007      	beq.n	8002bc8 <HAL_GPIO_Init+0x1f0>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a4a      	ldr	r2, [pc, #296]	; (8002ce4 <HAL_GPIO_Init+0x30c>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d101      	bne.n	8002bc4 <HAL_GPIO_Init+0x1ec>
 8002bc0:	2306      	movs	r3, #6
 8002bc2:	e00c      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bc4:	2307      	movs	r3, #7
 8002bc6:	e00a      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bc8:	2305      	movs	r3, #5
 8002bca:	e008      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bcc:	2304      	movs	r3, #4
 8002bce:	e006      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e004      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e002      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e000      	b.n	8002bde <HAL_GPIO_Init+0x206>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	f002 0203 	and.w	r2, r2, #3
 8002be4:	0092      	lsls	r2, r2, #2
 8002be6:	4093      	lsls	r3, r2
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bee:	4937      	ldr	r1, [pc, #220]	; (8002ccc <HAL_GPIO_Init+0x2f4>)
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	089b      	lsrs	r3, r3, #2
 8002bf4:	3302      	adds	r3, #2
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bfc:	4b3a      	ldr	r3, [pc, #232]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	43db      	mvns	r3, r3
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c20:	4a31      	ldr	r2, [pc, #196]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c26:	4b30      	ldr	r3, [pc, #192]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4013      	ands	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c4a:	4a27      	ldr	r2, [pc, #156]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c50:	4b25      	ldr	r3, [pc, #148]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c74:	4a1c      	ldr	r2, [pc, #112]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c7a:	4b1b      	ldr	r3, [pc, #108]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	4013      	ands	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c9e:	4a12      	ldr	r2, [pc, #72]	; (8002ce8 <HAL_GPIO_Init+0x310>)
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f47f ae97 	bne.w	80029e8 <HAL_GPIO_Init+0x10>
  }
}
 8002cba:	bf00      	nop
 8002cbc:	bf00      	nop
 8002cbe:	371c      	adds	r7, #28
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	40010000 	.word	0x40010000
 8002cd0:	48000400 	.word	0x48000400
 8002cd4:	48000800 	.word	0x48000800
 8002cd8:	48000c00 	.word	0x48000c00
 8002cdc:	48001000 	.word	0x48001000
 8002ce0:	48001400 	.word	0x48001400
 8002ce4:	48001800 	.word	0x48001800
 8002ce8:	40010400 	.word	0x40010400

08002cec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e081      	b.n	8002e02 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff fb08 	bl	8002328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2224      	movs	r2, #36	; 0x24
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0201 	bic.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d107      	bne.n	8002d66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	e006      	b.n	8002d74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689a      	ldr	r2, [r3, #8]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002d72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d104      	bne.n	8002d86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6812      	ldr	r2, [r2, #0]
 8002d90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68da      	ldr	r2, [r3, #12]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002da8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691a      	ldr	r2, [r3, #16]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69d9      	ldr	r1, [r3, #28]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1a      	ldr	r2, [r3, #32]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2220      	movs	r2, #32
 8002dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af02      	add	r7, sp, #8
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	4608      	mov	r0, r1
 8002e16:	4611      	mov	r1, r2
 8002e18:	461a      	mov	r2, r3
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	817b      	strh	r3, [r7, #10]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	813b      	strh	r3, [r7, #8]
 8002e22:	4613      	mov	r3, r2
 8002e24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b20      	cmp	r3, #32
 8002e30:	f040 80f9 	bne.w	8003026 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d002      	beq.n	8002e40 <HAL_I2C_Mem_Write+0x34>
 8002e3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0ed      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_I2C_Mem_Write+0x4e>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e0e6      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e62:	f7ff fca7 	bl	80027b4 <HAL_GetTick>
 8002e66:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	2319      	movs	r3, #25
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f000 fac3 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e0d1      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2221      	movs	r2, #33	; 0x21
 8002e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2240      	movs	r2, #64	; 0x40
 8002e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6a3a      	ldr	r2, [r7, #32]
 8002e9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ea4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eac:	88f8      	ldrh	r0, [r7, #6]
 8002eae:	893a      	ldrh	r2, [r7, #8]
 8002eb0:	8979      	ldrh	r1, [r7, #10]
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	9301      	str	r3, [sp, #4]
 8002eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	4603      	mov	r3, r0
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f000 f9d3 	bl	8003268 <I2C_RequestMemoryWrite>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d005      	beq.n	8002ed4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0a9      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	2bff      	cmp	r3, #255	; 0xff
 8002edc:	d90e      	bls.n	8002efc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	22ff      	movs	r2, #255	; 0xff
 8002ee2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	8979      	ldrh	r1, [r7, #10]
 8002eec:	2300      	movs	r3, #0
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 fbb5 	bl	8003664 <I2C_TransferConfig>
 8002efa:	e00f      	b.n	8002f1c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f0a:	b2da      	uxtb	r2, r3
 8002f0c:	8979      	ldrh	r1, [r7, #10]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 fba4 	bl	8003664 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 faad 	bl	8003480 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e07b      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	781a      	ldrb	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d034      	beq.n	8002fd4 <HAL_I2C_Mem_Write+0x1c8>
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d130      	bne.n	8002fd4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f78:	2200      	movs	r2, #0
 8002f7a:	2180      	movs	r1, #128	; 0x80
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 fa3f 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e04d      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	2bff      	cmp	r3, #255	; 0xff
 8002f94:	d90e      	bls.n	8002fb4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	22ff      	movs	r2, #255	; 0xff
 8002f9a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	8979      	ldrh	r1, [r7, #10]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fb59 	bl	8003664 <I2C_TransferConfig>
 8002fb2:	e00f      	b.n	8002fd4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	8979      	ldrh	r1, [r7, #10]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 fb48 	bl	8003664 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d19e      	bne.n	8002f1c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	f000 fa8c 	bl	8003500 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e01a      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6859      	ldr	r1, [r3, #4]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <HAL_I2C_Mem_Write+0x224>)
 8003006:	400b      	ands	r3, r1
 8003008:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	e000      	b.n	8003028 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003026:	2302      	movs	r3, #2
  }
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	fe00e800 	.word	0xfe00e800

08003034 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b088      	sub	sp, #32
 8003038:	af02      	add	r7, sp, #8
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	4608      	mov	r0, r1
 800303e:	4611      	mov	r1, r2
 8003040:	461a      	mov	r2, r3
 8003042:	4603      	mov	r3, r0
 8003044:	817b      	strh	r3, [r7, #10]
 8003046:	460b      	mov	r3, r1
 8003048:	813b      	strh	r3, [r7, #8]
 800304a:	4613      	mov	r3, r2
 800304c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b20      	cmp	r3, #32
 8003058:	f040 80fd 	bne.w	8003256 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800305c:	6a3b      	ldr	r3, [r7, #32]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_I2C_Mem_Read+0x34>
 8003062:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003064:	2b00      	cmp	r3, #0
 8003066:	d105      	bne.n	8003074 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800306e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0f1      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800307a:	2b01      	cmp	r3, #1
 800307c:	d101      	bne.n	8003082 <HAL_I2C_Mem_Read+0x4e>
 800307e:	2302      	movs	r3, #2
 8003080:	e0ea      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800308a:	f7ff fb93 	bl	80027b4 <HAL_GetTick>
 800308e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	2319      	movs	r3, #25
 8003096:	2201      	movs	r2, #1
 8003098:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 f9af 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0d5      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2222      	movs	r2, #34	; 0x22
 80030b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2240      	movs	r2, #64	; 0x40
 80030b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a3a      	ldr	r2, [r7, #32]
 80030c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030d4:	88f8      	ldrh	r0, [r7, #6]
 80030d6:	893a      	ldrh	r2, [r7, #8]
 80030d8:	8979      	ldrh	r1, [r7, #10]
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	9301      	str	r3, [sp, #4]
 80030de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	4603      	mov	r3, r0
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 f913 	bl	8003310 <I2C_RequestMemoryRead>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e0ad      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003100:	b29b      	uxth	r3, r3
 8003102:	2bff      	cmp	r3, #255	; 0xff
 8003104:	d90e      	bls.n	8003124 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	22ff      	movs	r2, #255	; 0xff
 800310a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003110:	b2da      	uxtb	r2, r3
 8003112:	8979      	ldrh	r1, [r7, #10]
 8003114:	4b52      	ldr	r3, [pc, #328]	; (8003260 <HAL_I2C_Mem_Read+0x22c>)
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 faa1 	bl	8003664 <I2C_TransferConfig>
 8003122:	e00f      	b.n	8003144 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003128:	b29a      	uxth	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003132:	b2da      	uxtb	r2, r3
 8003134:	8979      	ldrh	r1, [r7, #10]
 8003136:	4b4a      	ldr	r3, [pc, #296]	; (8003260 <HAL_I2C_Mem_Read+0x22c>)
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f000 fa90 	bl	8003664 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800314a:	2200      	movs	r2, #0
 800314c:	2104      	movs	r1, #4
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f000 f956 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e07c      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003168:	b2d2      	uxtb	r2, r2
 800316a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003194:	b29b      	uxth	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d034      	beq.n	8003204 <HAL_I2C_Mem_Read+0x1d0>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d130      	bne.n	8003204 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a8:	2200      	movs	r2, #0
 80031aa:	2180      	movs	r1, #128	; 0x80
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 f927 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e04d      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2bff      	cmp	r3, #255	; 0xff
 80031c4:	d90e      	bls.n	80031e4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	22ff      	movs	r2, #255	; 0xff
 80031ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	8979      	ldrh	r1, [r7, #10]
 80031d4:	2300      	movs	r3, #0
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fa41 	bl	8003664 <I2C_TransferConfig>
 80031e2:	e00f      	b.n	8003204 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	8979      	ldrh	r1, [r7, #10]
 80031f6:	2300      	movs	r3, #0
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fa30 	bl	8003664 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d19a      	bne.n	8003144 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 f974 	bl	8003500 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e01a      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2220      	movs	r2, #32
 8003228:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6859      	ldr	r1, [r3, #4]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b0b      	ldr	r3, [pc, #44]	; (8003264 <HAL_I2C_Mem_Read+0x230>)
 8003236:	400b      	ands	r3, r1
 8003238:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2220      	movs	r2, #32
 800323e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	e000      	b.n	8003258 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003256:	2302      	movs	r3, #2
  }
}
 8003258:	4618      	mov	r0, r3
 800325a:	3718      	adds	r7, #24
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	80002400 	.word	0x80002400
 8003264:	fe00e800 	.word	0xfe00e800

08003268 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	8979      	ldrh	r1, [r7, #10]
 8003288:	4b20      	ldr	r3, [pc, #128]	; (800330c <I2C_RequestMemoryWrite+0xa4>)
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 f9e7 	bl	8003664 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003296:	69fa      	ldr	r2, [r7, #28]
 8003298:	69b9      	ldr	r1, [r7, #24]
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 f8f0 	bl	8003480 <I2C_WaitOnTXISFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e02c      	b.n	8003304 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032aa:	88fb      	ldrh	r3, [r7, #6]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d105      	bne.n	80032bc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032b0:	893b      	ldrh	r3, [r7, #8]
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	629a      	str	r2, [r3, #40]	; 0x28
 80032ba:	e015      	b.n	80032e8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032bc:	893b      	ldrh	r3, [r7, #8]
 80032be:	0a1b      	lsrs	r3, r3, #8
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ca:	69fa      	ldr	r2, [r7, #28]
 80032cc:	69b9      	ldr	r1, [r7, #24]
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 f8d6 	bl	8003480 <I2C_WaitOnTXISFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e012      	b.n	8003304 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032de:	893b      	ldrh	r3, [r7, #8]
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	2200      	movs	r2, #0
 80032f0:	2180      	movs	r1, #128	; 0x80
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 f884 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e000      	b.n	8003304 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	80002000 	.word	0x80002000

08003310 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	4608      	mov	r0, r1
 800331a:	4611      	mov	r1, r2
 800331c:	461a      	mov	r2, r3
 800331e:	4603      	mov	r3, r0
 8003320:	817b      	strh	r3, [r7, #10]
 8003322:	460b      	mov	r3, r1
 8003324:	813b      	strh	r3, [r7, #8]
 8003326:	4613      	mov	r3, r2
 8003328:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800332a:	88fb      	ldrh	r3, [r7, #6]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	8979      	ldrh	r1, [r7, #10]
 8003330:	4b20      	ldr	r3, [pc, #128]	; (80033b4 <I2C_RequestMemoryRead+0xa4>)
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 f994 	bl	8003664 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333c:	69fa      	ldr	r2, [r7, #28]
 800333e:	69b9      	ldr	r1, [r7, #24]
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f89d 	bl	8003480 <I2C_WaitOnTXISFlagUntilTimeout>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e02c      	b.n	80033aa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d105      	bne.n	8003362 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003356:	893b      	ldrh	r3, [r7, #8]
 8003358:	b2da      	uxtb	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	629a      	str	r2, [r3, #40]	; 0x28
 8003360:	e015      	b.n	800338e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003362:	893b      	ldrh	r3, [r7, #8]
 8003364:	0a1b      	lsrs	r3, r3, #8
 8003366:	b29b      	uxth	r3, r3
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003370:	69fa      	ldr	r2, [r7, #28]
 8003372:	69b9      	ldr	r1, [r7, #24]
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f000 f883 	bl	8003480 <I2C_WaitOnTXISFlagUntilTimeout>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e012      	b.n	80033aa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003384:	893b      	ldrh	r3, [r7, #8]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	9300      	str	r3, [sp, #0]
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	2200      	movs	r2, #0
 8003396:	2140      	movs	r1, #64	; 0x40
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 f831 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	80002000 	.word	0x80002000

080033b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d103      	bne.n	80033d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2200      	movs	r2, #0
 80033d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d007      	beq.n	80033f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699a      	ldr	r2, [r3, #24]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0201 	orr.w	r2, r2, #1
 80033f2:	619a      	str	r2, [r3, #24]
  }
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	603b      	str	r3, [r7, #0]
 800340c:	4613      	mov	r3, r2
 800340e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003410:	e022      	b.n	8003458 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003418:	d01e      	beq.n	8003458 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800341a:	f7ff f9cb 	bl	80027b4 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	429a      	cmp	r2, r3
 8003428:	d302      	bcc.n	8003430 <I2C_WaitOnFlagUntilTimeout+0x30>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d113      	bne.n	8003458 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003434:	f043 0220 	orr.w	r2, r3, #32
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e00f      	b.n	8003478 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699a      	ldr	r2, [r3, #24]
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	4013      	ands	r3, r2
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	429a      	cmp	r2, r3
 8003466:	bf0c      	ite	eq
 8003468:	2301      	moveq	r3, #1
 800346a:	2300      	movne	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	461a      	mov	r2, r3
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	429a      	cmp	r2, r3
 8003474:	d0cd      	beq.n	8003412 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800348c:	e02c      	b.n	80034e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 f870 	bl	8003578 <I2C_IsAcknowledgeFailed>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e02a      	b.n	80034f8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034a8:	d01e      	beq.n	80034e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034aa:	f7ff f983 	bl	80027b4 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	68ba      	ldr	r2, [r7, #8]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d302      	bcc.n	80034c0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d113      	bne.n	80034e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c4:	f043 0220 	orr.w	r2, r3, #32
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e007      	b.n	80034f8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d1cb      	bne.n	800348e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800350c:	e028      	b.n	8003560 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 f830 	bl	8003578 <I2C_IsAcknowledgeFailed>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e026      	b.n	8003570 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003522:	f7ff f947 	bl	80027b4 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	429a      	cmp	r2, r3
 8003530:	d302      	bcc.n	8003538 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d113      	bne.n	8003560 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353c:	f043 0220 	orr.w	r2, r3, #32
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2220      	movs	r2, #32
 8003548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e007      	b.n	8003570 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b20      	cmp	r3, #32
 800356c:	d1cf      	bne.n	800350e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	f003 0310 	and.w	r3, r3, #16
 800358e:	2b10      	cmp	r3, #16
 8003590:	d161      	bne.n	8003656 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035a0:	d02b      	beq.n	80035fa <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035b0:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035b2:	e022      	b.n	80035fa <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035ba:	d01e      	beq.n	80035fa <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035bc:	f7ff f8fa 	bl	80027b4 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d302      	bcc.n	80035d2 <I2C_IsAcknowledgeFailed+0x5a>
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d113      	bne.n	80035fa <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	f043 0220 	orr.w	r2, r3, #32
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e02e      	b.n	8003658 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	f003 0320 	and.w	r3, r3, #32
 8003604:	2b20      	cmp	r3, #32
 8003606:	d1d5      	bne.n	80035b4 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2210      	movs	r2, #16
 800360e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2220      	movs	r2, #32
 8003616:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f7ff fecd 	bl	80033b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6859      	ldr	r1, [r3, #4]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	4b0d      	ldr	r3, [pc, #52]	; (8003660 <I2C_IsAcknowledgeFailed+0xe8>)
 800362a:	400b      	ands	r3, r1
 800362c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003632:	f043 0204 	orr.w	r2, r3, #4
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e000      	b.n	8003658 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	fe00e800 	.word	0xfe00e800

08003664 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	607b      	str	r3, [r7, #4]
 800366e:	460b      	mov	r3, r1
 8003670:	817b      	strh	r3, [r7, #10]
 8003672:	4613      	mov	r3, r2
 8003674:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	0d5b      	lsrs	r3, r3, #21
 8003680:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003684:	4b0d      	ldr	r3, [pc, #52]	; (80036bc <I2C_TransferConfig+0x58>)
 8003686:	430b      	orrs	r3, r1
 8003688:	43db      	mvns	r3, r3
 800368a:	ea02 0103 	and.w	r1, r2, r3
 800368e:	897b      	ldrh	r3, [r7, #10]
 8003690:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003694:	7a7b      	ldrb	r3, [r7, #9]
 8003696:	041b      	lsls	r3, r3, #16
 8003698:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	431a      	orrs	r2, r3
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	431a      	orrs	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	03ff63ff 	.word	0x03ff63ff

080036c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b20      	cmp	r3, #32
 80036d4:	d138      	bne.n	8003748 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d101      	bne.n	80036e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036e0:	2302      	movs	r3, #2
 80036e2:	e032      	b.n	800374a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2224      	movs	r2, #36	; 0x24
 80036f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0201 	bic.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003712:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6819      	ldr	r1, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0201 	orr.w	r2, r2, #1
 8003732:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2220      	movs	r2, #32
 8003738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003744:	2300      	movs	r3, #0
 8003746:	e000      	b.n	800374a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003748:	2302      	movs	r3, #2
  }
}
 800374a:	4618      	mov	r0, r3
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003756:	b480      	push	{r7}
 8003758:	b085      	sub	sp, #20
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
 800375e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b20      	cmp	r3, #32
 800376a:	d139      	bne.n	80037e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003776:	2302      	movs	r3, #2
 8003778:	e033      	b.n	80037e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2224      	movs	r2, #36	; 0x24
 8003786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0201 	bic.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80037a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	021b      	lsls	r3, r3, #8
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	e000      	b.n	80037e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037e0:	2302      	movs	r3, #2
  }
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
	...

080037f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	1d3b      	adds	r3, r7, #4
 80037fa:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037fc:	1d3b      	adds	r3, r7, #4
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	f000 bf01 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800380a:	1d3b      	adds	r3, r7, #4
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8160 	beq.w	8003ada <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800381a:	4bae      	ldr	r3, [pc, #696]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b04      	cmp	r3, #4
 8003824:	d00c      	beq.n	8003840 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003826:	4bab      	ldr	r3, [pc, #684]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	2b08      	cmp	r3, #8
 8003830:	d159      	bne.n	80038e6 <HAL_RCC_OscConfig+0xf6>
 8003832:	4ba8      	ldr	r3, [pc, #672]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800383a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800383e:	d152      	bne.n	80038e6 <HAL_RCC_OscConfig+0xf6>
 8003840:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003844:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003848:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800384c:	fa93 f3a3 	rbit	r3, r3
 8003850:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003854:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003858:	fab3 f383 	clz	r3, r3
 800385c:	b2db      	uxtb	r3, r3
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	b2db      	uxtb	r3, r3
 8003862:	f043 0301 	orr.w	r3, r3, #1
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b01      	cmp	r3, #1
 800386a:	d102      	bne.n	8003872 <HAL_RCC_OscConfig+0x82>
 800386c:	4b99      	ldr	r3, [pc, #612]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	e015      	b.n	800389e <HAL_RCC_OscConfig+0xae>
 8003872:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003876:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800387e:	fa93 f3a3 	rbit	r3, r3
 8003882:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8003886:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800388a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800388e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003892:	fa93 f3a3 	rbit	r3, r3
 8003896:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800389a:	4b8e      	ldr	r3, [pc, #568]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800389c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038a2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80038a6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80038aa:	fa92 f2a2 	rbit	r2, r2
 80038ae:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80038b2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80038b6:	fab2 f282 	clz	r2, r2
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	f042 0220 	orr.w	r2, r2, #32
 80038c0:	b2d2      	uxtb	r2, r2
 80038c2:	f002 021f 	and.w	r2, r2, #31
 80038c6:	2101      	movs	r1, #1
 80038c8:	fa01 f202 	lsl.w	r2, r1, r2
 80038cc:	4013      	ands	r3, r2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 8102 	beq.w	8003ad8 <HAL_RCC_OscConfig+0x2e8>
 80038d4:	1d3b      	adds	r3, r7, #4
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f040 80fc 	bne.w	8003ad8 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	f000 be93 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e6:	1d3b      	adds	r3, r7, #4
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f0:	d106      	bne.n	8003900 <HAL_RCC_OscConfig+0x110>
 80038f2:	4b78      	ldr	r3, [pc, #480]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a77      	ldr	r2, [pc, #476]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 80038f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	e030      	b.n	8003962 <HAL_RCC_OscConfig+0x172>
 8003900:	1d3b      	adds	r3, r7, #4
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10c      	bne.n	8003924 <HAL_RCC_OscConfig+0x134>
 800390a:	4b72      	ldr	r3, [pc, #456]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a71      	ldr	r2, [pc, #452]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003910:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003914:	6013      	str	r3, [r2, #0]
 8003916:	4b6f      	ldr	r3, [pc, #444]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a6e      	ldr	r2, [pc, #440]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800391c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	e01e      	b.n	8003962 <HAL_RCC_OscConfig+0x172>
 8003924:	1d3b      	adds	r3, r7, #4
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800392e:	d10c      	bne.n	800394a <HAL_RCC_OscConfig+0x15a>
 8003930:	4b68      	ldr	r3, [pc, #416]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a67      	ldr	r2, [pc, #412]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003936:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b65      	ldr	r3, [pc, #404]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a64      	ldr	r2, [pc, #400]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003946:	6013      	str	r3, [r2, #0]
 8003948:	e00b      	b.n	8003962 <HAL_RCC_OscConfig+0x172>
 800394a:	4b62      	ldr	r3, [pc, #392]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a61      	ldr	r2, [pc, #388]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	4b5f      	ldr	r3, [pc, #380]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a5e      	ldr	r2, [pc, #376]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 800395c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003960:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003962:	1d3b      	adds	r3, r7, #4
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d059      	beq.n	8003a20 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7fe ff22 	bl	80027b4 <HAL_GetTick>
 8003970:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003974:	e00a      	b.n	800398c <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003976:	f7fe ff1d 	bl	80027b4 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b64      	cmp	r3, #100	; 0x64
 8003984:	d902      	bls.n	800398c <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	f000 be40 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>
 800398c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003990:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003994:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003998:	fa93 f3a3 	rbit	r3, r3
 800399c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80039a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a4:	fab3 f383 	clz	r3, r3
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	095b      	lsrs	r3, r3, #5
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d102      	bne.n	80039be <HAL_RCC_OscConfig+0x1ce>
 80039b8:	4b46      	ldr	r3, [pc, #280]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	e015      	b.n	80039ea <HAL_RCC_OscConfig+0x1fa>
 80039be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039c2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80039ca:	fa93 f3a3 	rbit	r3, r3
 80039ce:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80039d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039d6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80039da:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80039de:	fa93 f3a3 	rbit	r3, r3
 80039e2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80039e6:	4b3b      	ldr	r3, [pc, #236]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039ee:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80039f2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80039f6:	fa92 f2a2 	rbit	r2, r2
 80039fa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80039fe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003a02:	fab2 f282 	clz	r2, r2
 8003a06:	b2d2      	uxtb	r2, r2
 8003a08:	f042 0220 	orr.w	r2, r2, #32
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	f002 021f 	and.w	r2, r2, #31
 8003a12:	2101      	movs	r1, #1
 8003a14:	fa01 f202 	lsl.w	r2, r1, r2
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ab      	beq.n	8003976 <HAL_RCC_OscConfig+0x186>
 8003a1e:	e05c      	b.n	8003ada <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a20:	f7fe fec8 	bl	80027b4 <HAL_GetTick>
 8003a24:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a28:	e00a      	b.n	8003a40 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a2a:	f7fe fec3 	bl	80027b4 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b64      	cmp	r3, #100	; 0x64
 8003a38:	d902      	bls.n	8003a40 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	f000 bde6 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>
 8003a40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a44:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003a4c:	fa93 f3a3 	rbit	r3, r3
 8003a50:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003a54:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	f043 0301 	orr.w	r3, r3, #1
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d102      	bne.n	8003a72 <HAL_RCC_OscConfig+0x282>
 8003a6c:	4b19      	ldr	r3, [pc, #100]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	e015      	b.n	8003a9e <HAL_RCC_OscConfig+0x2ae>
 8003a72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a76:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003a7e:	fa93 f3a3 	rbit	r3, r3
 8003a82:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003a86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a8a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003a8e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003a92:	fa93 f3a3 	rbit	r3, r3
 8003a96:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003a9a:	4b0e      	ldr	r3, [pc, #56]	; (8003ad4 <HAL_RCC_OscConfig+0x2e4>)
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003aa2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003aa6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003aaa:	fa92 f2a2 	rbit	r2, r2
 8003aae:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003ab2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003ab6:	fab2 f282 	clz	r2, r2
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	f042 0220 	orr.w	r2, r2, #32
 8003ac0:	b2d2      	uxtb	r2, r2
 8003ac2:	f002 021f 	and.w	r2, r2, #31
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8003acc:	4013      	ands	r3, r2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1ab      	bne.n	8003a2a <HAL_RCC_OscConfig+0x23a>
 8003ad2:	e002      	b.n	8003ada <HAL_RCC_OscConfig+0x2ea>
 8003ad4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 8170 	beq.w	8003dca <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003aea:	4bd0      	ldr	r3, [pc, #832]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 030c 	and.w	r3, r3, #12
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00c      	beq.n	8003b10 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003af6:	4bcd      	ldr	r3, [pc, #820]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 030c 	and.w	r3, r3, #12
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d16d      	bne.n	8003bde <HAL_RCC_OscConfig+0x3ee>
 8003b02:	4bca      	ldr	r3, [pc, #808]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003b0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b0e:	d166      	bne.n	8003bde <HAL_RCC_OscConfig+0x3ee>
 8003b10:	2302      	movs	r3, #2
 8003b12:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b16:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003b1a:	fa93 f3a3 	rbit	r3, r3
 8003b1e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003b22:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b26:	fab3 f383 	clz	r3, r3
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	095b      	lsrs	r3, r3, #5
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	f043 0301 	orr.w	r3, r3, #1
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d102      	bne.n	8003b40 <HAL_RCC_OscConfig+0x350>
 8003b3a:	4bbc      	ldr	r3, [pc, #752]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	e013      	b.n	8003b68 <HAL_RCC_OscConfig+0x378>
 8003b40:	2302      	movs	r3, #2
 8003b42:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b46:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003b4a:	fa93 f3a3 	rbit	r3, r3
 8003b4e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003b52:	2302      	movs	r3, #2
 8003b54:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003b58:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003b5c:	fa93 f3a3 	rbit	r3, r3
 8003b60:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003b64:	4bb1      	ldr	r3, [pc, #708]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	2202      	movs	r2, #2
 8003b6a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003b6e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8003b72:	fa92 f2a2 	rbit	r2, r2
 8003b76:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003b7a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003b7e:	fab2 f282 	clz	r2, r2
 8003b82:	b2d2      	uxtb	r2, r2
 8003b84:	f042 0220 	orr.w	r2, r2, #32
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	f002 021f 	and.w	r2, r2, #31
 8003b8e:	2101      	movs	r1, #1
 8003b90:	fa01 f202 	lsl.w	r2, r1, r2
 8003b94:	4013      	ands	r3, r2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d007      	beq.n	8003baa <HAL_RCC_OscConfig+0x3ba>
 8003b9a:	1d3b      	adds	r3, r7, #4
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d002      	beq.n	8003baa <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	f000 bd31 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003baa:	4ba0      	ldr	r3, [pc, #640]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bb2:	1d3b      	adds	r3, r7, #4
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	21f8      	movs	r1, #248	; 0xf8
 8003bba:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbe:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003bc2:	fa91 f1a1 	rbit	r1, r1
 8003bc6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003bca:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003bce:	fab1 f181 	clz	r1, r1
 8003bd2:	b2c9      	uxtb	r1, r1
 8003bd4:	408b      	lsls	r3, r1
 8003bd6:	4995      	ldr	r1, [pc, #596]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bdc:	e0f5      	b.n	8003dca <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bde:	1d3b      	adds	r3, r7, #4
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 8085 	beq.w	8003cf4 <HAL_RCC_OscConfig+0x504>
 8003bea:	2301      	movs	r3, #1
 8003bec:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003bf4:	fa93 f3a3 	rbit	r3, r3
 8003bf8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003bfc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c00:	fab3 f383 	clz	r3, r3
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c0a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	461a      	mov	r2, r3
 8003c12:	2301      	movs	r3, #1
 8003c14:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c16:	f7fe fdcd 	bl	80027b4 <HAL_GetTick>
 8003c1a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c20:	f7fe fdc8 	bl	80027b4 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d902      	bls.n	8003c36 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	f000 bceb 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>
 8003c36:	2302      	movs	r3, #2
 8003c38:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003c40:	fa93 f3a3 	rbit	r3, r3
 8003c44:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003c48:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c4c:	fab3 f383 	clz	r3, r3
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d102      	bne.n	8003c66 <HAL_RCC_OscConfig+0x476>
 8003c60:	4b72      	ldr	r3, [pc, #456]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	e013      	b.n	8003c8e <HAL_RCC_OscConfig+0x49e>
 8003c66:	2302      	movs	r3, #2
 8003c68:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c6c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003c70:	fa93 f3a3 	rbit	r3, r3
 8003c74:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003c78:	2302      	movs	r3, #2
 8003c7a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003c7e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003c82:	fa93 f3a3 	rbit	r3, r3
 8003c86:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003c8a:	4b68      	ldr	r3, [pc, #416]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003c94:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003c98:	fa92 f2a2 	rbit	r2, r2
 8003c9c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003ca0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003ca4:	fab2 f282 	clz	r2, r2
 8003ca8:	b2d2      	uxtb	r2, r2
 8003caa:	f042 0220 	orr.w	r2, r2, #32
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	f002 021f 	and.w	r2, r2, #31
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8003cba:	4013      	ands	r3, r2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0af      	beq.n	8003c20 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc0:	4b5a      	ldr	r3, [pc, #360]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cc8:	1d3b      	adds	r3, r7, #4
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	21f8      	movs	r1, #248	; 0xf8
 8003cd0:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd4:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003cd8:	fa91 f1a1 	rbit	r1, r1
 8003cdc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003ce0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003ce4:	fab1 f181 	clz	r1, r1
 8003ce8:	b2c9      	uxtb	r1, r1
 8003cea:	408b      	lsls	r3, r1
 8003cec:	494f      	ldr	r1, [pc, #316]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	600b      	str	r3, [r1, #0]
 8003cf2:	e06a      	b.n	8003dca <HAL_RCC_OscConfig+0x5da>
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfa:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003cfe:	fa93 f3a3 	rbit	r3, r3
 8003d02:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003d06:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0a:	fab3 f383 	clz	r3, r3
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d14:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d20:	f7fe fd48 	bl	80027b4 <HAL_GetTick>
 8003d24:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d28:	e00a      	b.n	8003d40 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d2a:	f7fe fd43 	bl	80027b4 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d902      	bls.n	8003d40 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	f000 bc66 	b.w	800460c <HAL_RCC_OscConfig+0xe1c>
 8003d40:	2302      	movs	r3, #2
 8003d42:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d46:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003d4a:	fa93 f3a3 	rbit	r3, r3
 8003d4e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003d52:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d56:	fab3 f383 	clz	r3, r3
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	095b      	lsrs	r3, r3, #5
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	f043 0301 	orr.w	r3, r3, #1
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d102      	bne.n	8003d70 <HAL_RCC_OscConfig+0x580>
 8003d6a:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	e013      	b.n	8003d98 <HAL_RCC_OscConfig+0x5a8>
 8003d70:	2302      	movs	r3, #2
 8003d72:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003d82:	2302      	movs	r3, #2
 8003d84:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003d88:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003d94:	4b25      	ldr	r3, [pc, #148]	; (8003e2c <HAL_RCC_OscConfig+0x63c>)
 8003d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d98:	2202      	movs	r2, #2
 8003d9a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003d9e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003da2:	fa92 f2a2 	rbit	r2, r2
 8003da6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003daa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003dae:	fab2 f282 	clz	r2, r2
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	f042 0220 	orr.w	r2, r2, #32
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	f002 021f 	and.w	r2, r2, #31
 8003dbe:	2101      	movs	r1, #1
 8003dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1af      	bne.n	8003d2a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dca:	1d3b      	adds	r3, r7, #4
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 80da 	beq.w	8003f8e <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dda:	1d3b      	adds	r3, r7, #4
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d069      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x6c8>
 8003de4:	2301      	movs	r3, #1
 8003de6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dee:	fa93 f3a3 	rbit	r3, r3
 8003df2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003df6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dfa:	fab3 f383 	clz	r3, r3
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	461a      	mov	r2, r3
 8003e02:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <HAL_RCC_OscConfig+0x640>)
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	461a      	mov	r2, r3
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0e:	f7fe fcd1 	bl	80027b4 <HAL_GetTick>
 8003e12:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e16:	e00d      	b.n	8003e34 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e18:	f7fe fccc 	bl	80027b4 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d905      	bls.n	8003e34 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e3ef      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	10908120 	.word	0x10908120
 8003e34:	2302      	movs	r3, #2
 8003e36:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e3e:	fa93 f2a3 	rbit	r2, r3
 8003e42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	fa93 f2a3 	rbit	r2, r3
 8003e5a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003e64:	2202      	movs	r2, #2
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	fa93 f2a3 	rbit	r2, r3
 8003e72:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003e76:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e78:	4ba4      	ldr	r3, [pc, #656]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8003e7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e7c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003e80:	2102      	movs	r1, #2
 8003e82:	6019      	str	r1, [r3, #0]
 8003e84:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	fa93 f1a3 	rbit	r1, r3
 8003e8e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003e92:	6019      	str	r1, [r3, #0]
  return result;
 8003e94:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	fab3 f383 	clz	r3, r3
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f003 031f 	and.w	r3, r3, #31
 8003eaa:	2101      	movs	r1, #1
 8003eac:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d0b0      	beq.n	8003e18 <HAL_RCC_OscConfig+0x628>
 8003eb6:	e06a      	b.n	8003f8e <HAL_RCC_OscConfig+0x79e>
 8003eb8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	fa93 f2a3 	rbit	r2, r3
 8003eca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003ece:	601a      	str	r2, [r3, #0]
  return result;
 8003ed0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003ed4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed6:	fab3 f383 	clz	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	461a      	mov	r2, r3
 8003ede:	4b8c      	ldr	r3, [pc, #560]	; (8004110 <HAL_RCC_OscConfig+0x920>)
 8003ee0:	4413      	add	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eea:	f7fe fc63 	bl	80027b4 <HAL_GetTick>
 8003eee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef2:	e009      	b.n	8003f08 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ef4:	f7fe fc5e 	bl	80027b4 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e381      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 8003f08:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f10:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	fa93 f2a3 	rbit	r2, r3
 8003f1a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003f24:	2202      	movs	r2, #2
 8003f26:	601a      	str	r2, [r3, #0]
 8003f28:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	fa93 f2a3 	rbit	r2, r3
 8003f32:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	fa93 f2a3 	rbit	r2, r3
 8003f4a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003f4e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f50:	4b6e      	ldr	r3, [pc, #440]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8003f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f54:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003f58:	2102      	movs	r1, #2
 8003f5a:	6019      	str	r1, [r3, #0]
 8003f5c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	fa93 f1a3 	rbit	r1, r3
 8003f66:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003f6a:	6019      	str	r1, [r3, #0]
  return result;
 8003f6c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	fab3 f383 	clz	r3, r3
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	f003 031f 	and.w	r3, r3, #31
 8003f82:	2101      	movs	r1, #1
 8003f84:	fa01 f303 	lsl.w	r3, r1, r3
 8003f88:	4013      	ands	r3, r2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1b2      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f8e:	1d3b      	adds	r3, r7, #4
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 8157 	beq.w	800424c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fa4:	4b59      	ldr	r3, [pc, #356]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d112      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb0:	4b56      	ldr	r3, [pc, #344]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	4a55      	ldr	r2, [pc, #340]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8003fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fba:	61d3      	str	r3, [r2, #28]
 8003fbc:	4b53      	ldr	r3, [pc, #332]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003fc4:	f107 030c 	add.w	r3, r7, #12
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	f107 030c 	add.w	r3, r7, #12
 8003fce:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd6:	4b4f      	ldr	r3, [pc, #316]	; (8004114 <HAL_RCC_OscConfig+0x924>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d11a      	bne.n	8004018 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fe2:	4b4c      	ldr	r3, [pc, #304]	; (8004114 <HAL_RCC_OscConfig+0x924>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a4b      	ldr	r2, [pc, #300]	; (8004114 <HAL_RCC_OscConfig+0x924>)
 8003fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fee:	f7fe fbe1 	bl	80027b4 <HAL_GetTick>
 8003ff2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff6:	e009      	b.n	800400c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff8:	f7fe fbdc 	bl	80027b4 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b64      	cmp	r3, #100	; 0x64
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e2ff      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800400c:	4b41      	ldr	r3, [pc, #260]	; (8004114 <HAL_RCC_OscConfig+0x924>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0ef      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004018:	1d3b      	adds	r3, r7, #4
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d106      	bne.n	8004030 <HAL_RCC_OscConfig+0x840>
 8004022:	4b3a      	ldr	r3, [pc, #232]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	4a39      	ldr	r2, [pc, #228]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	6213      	str	r3, [r2, #32]
 800402e:	e02f      	b.n	8004090 <HAL_RCC_OscConfig+0x8a0>
 8004030:	1d3b      	adds	r3, r7, #4
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10c      	bne.n	8004054 <HAL_RCC_OscConfig+0x864>
 800403a:	4b34      	ldr	r3, [pc, #208]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	4a33      	ldr	r2, [pc, #204]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004040:	f023 0301 	bic.w	r3, r3, #1
 8004044:	6213      	str	r3, [r2, #32]
 8004046:	4b31      	ldr	r3, [pc, #196]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	4a30      	ldr	r2, [pc, #192]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 800404c:	f023 0304 	bic.w	r3, r3, #4
 8004050:	6213      	str	r3, [r2, #32]
 8004052:	e01d      	b.n	8004090 <HAL_RCC_OscConfig+0x8a0>
 8004054:	1d3b      	adds	r3, r7, #4
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b05      	cmp	r3, #5
 800405c:	d10c      	bne.n	8004078 <HAL_RCC_OscConfig+0x888>
 800405e:	4b2b      	ldr	r3, [pc, #172]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	4a2a      	ldr	r2, [pc, #168]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004064:	f043 0304 	orr.w	r3, r3, #4
 8004068:	6213      	str	r3, [r2, #32]
 800406a:	4b28      	ldr	r3, [pc, #160]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	4a27      	ldr	r2, [pc, #156]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004070:	f043 0301 	orr.w	r3, r3, #1
 8004074:	6213      	str	r3, [r2, #32]
 8004076:	e00b      	b.n	8004090 <HAL_RCC_OscConfig+0x8a0>
 8004078:	4b24      	ldr	r3, [pc, #144]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	4a23      	ldr	r2, [pc, #140]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 800407e:	f023 0301 	bic.w	r3, r3, #1
 8004082:	6213      	str	r3, [r2, #32]
 8004084:	4b21      	ldr	r3, [pc, #132]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	4a20      	ldr	r2, [pc, #128]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 800408a:	f023 0304 	bic.w	r3, r3, #4
 800408e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004090:	1d3b      	adds	r3, r7, #4
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d06a      	beq.n	8004170 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800409a:	f7fe fb8b 	bl	80027b4 <HAL_GetTick>
 800409e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a2:	e00b      	b.n	80040bc <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040a4:	f7fe fb86 	bl	80027b4 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e2a7      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 80040bc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80040c0:	2202      	movs	r2, #2
 80040c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	fa93 f2a3 	rbit	r2, r3
 80040ce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80040d8:	2202      	movs	r2, #2
 80040da:	601a      	str	r2, [r3, #0]
 80040dc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	fa93 f2a3 	rbit	r2, r3
 80040e6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80040ea:	601a      	str	r2, [r3, #0]
  return result;
 80040ec:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80040f0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f2:	fab3 f383 	clz	r3, r3
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	095b      	lsrs	r3, r3, #5
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	f043 0302 	orr.w	r3, r3, #2
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d108      	bne.n	8004118 <HAL_RCC_OscConfig+0x928>
 8004106:	4b01      	ldr	r3, [pc, #4]	; (800410c <HAL_RCC_OscConfig+0x91c>)
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	e013      	b.n	8004134 <HAL_RCC_OscConfig+0x944>
 800410c:	40021000 	.word	0x40021000
 8004110:	10908120 	.word	0x10908120
 8004114:	40007000 	.word	0x40007000
 8004118:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800411c:	2202      	movs	r2, #2
 800411e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004120:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	fa93 f2a3 	rbit	r2, r3
 800412a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	4bc0      	ldr	r3, [pc, #768]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004138:	2102      	movs	r1, #2
 800413a:	6011      	str	r1, [r2, #0]
 800413c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004140:	6812      	ldr	r2, [r2, #0]
 8004142:	fa92 f1a2 	rbit	r1, r2
 8004146:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800414a:	6011      	str	r1, [r2, #0]
  return result;
 800414c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004150:	6812      	ldr	r2, [r2, #0]
 8004152:	fab2 f282 	clz	r2, r2
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800415c:	b2d2      	uxtb	r2, r2
 800415e:	f002 021f 	and.w	r2, r2, #31
 8004162:	2101      	movs	r1, #1
 8004164:	fa01 f202 	lsl.w	r2, r1, r2
 8004168:	4013      	ands	r3, r2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d09a      	beq.n	80040a4 <HAL_RCC_OscConfig+0x8b4>
 800416e:	e063      	b.n	8004238 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004170:	f7fe fb20 	bl	80027b4 <HAL_GetTick>
 8004174:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004178:	e00b      	b.n	8004192 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800417a:	f7fe fb1b 	bl	80027b4 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f241 3288 	movw	r2, #5000	; 0x1388
 800418a:	4293      	cmp	r3, r2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e23c      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 8004192:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004196:	2202      	movs	r2, #2
 8004198:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	fa93 f2a3 	rbit	r2, r3
 80041a4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80041ae:	2202      	movs	r2, #2
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	fa93 f2a3 	rbit	r2, r3
 80041bc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80041c0:	601a      	str	r2, [r3, #0]
  return result;
 80041c2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80041c6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c8:	fab3 f383 	clz	r3, r3
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	095b      	lsrs	r3, r3, #5
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	f043 0302 	orr.w	r3, r3, #2
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d102      	bne.n	80041e2 <HAL_RCC_OscConfig+0x9f2>
 80041dc:	4b95      	ldr	r3, [pc, #596]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	e00d      	b.n	80041fe <HAL_RCC_OscConfig+0xa0e>
 80041e2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80041e6:	2202      	movs	r2, #2
 80041e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ea:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	fa93 f2a3 	rbit	r2, r3
 80041f4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	4b8e      	ldr	r3, [pc, #568]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8004202:	2102      	movs	r1, #2
 8004204:	6011      	str	r1, [r2, #0]
 8004206:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800420a:	6812      	ldr	r2, [r2, #0]
 800420c:	fa92 f1a2 	rbit	r1, r2
 8004210:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004214:	6011      	str	r1, [r2, #0]
  return result;
 8004216:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	fab2 f282 	clz	r2, r2
 8004220:	b2d2      	uxtb	r2, r2
 8004222:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	f002 021f 	and.w	r2, r2, #31
 800422c:	2101      	movs	r1, #1
 800422e:	fa01 f202 	lsl.w	r2, r1, r2
 8004232:	4013      	ands	r3, r2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1a0      	bne.n	800417a <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004238:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800423c:	2b01      	cmp	r3, #1
 800423e:	d105      	bne.n	800424c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004240:	4b7c      	ldr	r3, [pc, #496]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 8004242:	69db      	ldr	r3, [r3, #28]
 8004244:	4a7b      	ldr	r2, [pc, #492]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 8004246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800424a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800424c:	1d3b      	adds	r3, r7, #4
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 81d9 	beq.w	800460a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004258:	4b76      	ldr	r3, [pc, #472]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 030c 	and.w	r3, r3, #12
 8004260:	2b08      	cmp	r3, #8
 8004262:	f000 81a6 	beq.w	80045b2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004266:	1d3b      	adds	r3, r7, #4
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	2b02      	cmp	r3, #2
 800426e:	f040 811e 	bne.w	80044ae <HAL_RCC_OscConfig+0xcbe>
 8004272:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004276:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800427a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	fa93 f2a3 	rbit	r2, r3
 8004286:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800428a:	601a      	str	r2, [r3, #0]
  return result;
 800428c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004290:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004292:	fab3 f383 	clz	r3, r3
 8004296:	b2db      	uxtb	r3, r3
 8004298:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800429c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	461a      	mov	r2, r3
 80042a4:	2300      	movs	r3, #0
 80042a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a8:	f7fe fa84 	bl	80027b4 <HAL_GetTick>
 80042ac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042b0:	e009      	b.n	80042c6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042b2:	f7fe fa7f 	bl	80027b4 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e1a2      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 80042c6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80042ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	fa93 f2a3 	rbit	r2, r3
 80042da:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80042de:	601a      	str	r2, [r3, #0]
  return result;
 80042e0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80042e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042e6:	fab3 f383 	clz	r3, r3
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	095b      	lsrs	r3, r3, #5
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d102      	bne.n	8004300 <HAL_RCC_OscConfig+0xb10>
 80042fa:	4b4e      	ldr	r3, [pc, #312]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	e01b      	b.n	8004338 <HAL_RCC_OscConfig+0xb48>
 8004300:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004304:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004308:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	fa93 f2a3 	rbit	r2, r3
 8004314:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800431e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	fa93 f2a3 	rbit	r2, r3
 800432e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	4b3f      	ldr	r3, [pc, #252]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 8004336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004338:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800433c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004340:	6011      	str	r1, [r2, #0]
 8004342:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	fa92 f1a2 	rbit	r1, r2
 800434c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004350:	6011      	str	r1, [r2, #0]
  return result;
 8004352:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004356:	6812      	ldr	r2, [r2, #0]
 8004358:	fab2 f282 	clz	r2, r2
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	f042 0220 	orr.w	r2, r2, #32
 8004362:	b2d2      	uxtb	r2, r2
 8004364:	f002 021f 	and.w	r2, r2, #31
 8004368:	2101      	movs	r1, #1
 800436a:	fa01 f202 	lsl.w	r2, r1, r2
 800436e:	4013      	ands	r3, r2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d19e      	bne.n	80042b2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004374:	4b2f      	ldr	r3, [pc, #188]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 8004376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004378:	f023 020f 	bic.w	r2, r3, #15
 800437c:	1d3b      	adds	r3, r7, #4
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004382:	492c      	ldr	r1, [pc, #176]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 8004384:	4313      	orrs	r3, r2
 8004386:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004388:	4b2a      	ldr	r3, [pc, #168]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6a19      	ldr	r1, [r3, #32]
 8004396:	1d3b      	adds	r3, r7, #4
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	430b      	orrs	r3, r1
 800439e:	4925      	ldr	r1, [pc, #148]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	604b      	str	r3, [r1, #4]
 80043a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80043a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80043ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	fa93 f2a3 	rbit	r2, r3
 80043b8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80043bc:	601a      	str	r2, [r3, #0]
  return result;
 80043be:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80043c2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043c4:	fab3 f383 	clz	r3, r3
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80043ce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	461a      	mov	r2, r3
 80043d6:	2301      	movs	r3, #1
 80043d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043da:	f7fe f9eb 	bl	80027b4 <HAL_GetTick>
 80043de:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043e2:	e009      	b.n	80043f8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e4:	f7fe f9e6 	bl	80027b4 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e109      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 80043f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80043fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004400:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004402:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	fa93 f2a3 	rbit	r2, r3
 800440c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004410:	601a      	str	r2, [r3, #0]
  return result;
 8004412:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004416:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004418:	fab3 f383 	clz	r3, r3
 800441c:	b2db      	uxtb	r3, r3
 800441e:	095b      	lsrs	r3, r3, #5
 8004420:	b2db      	uxtb	r3, r3
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d105      	bne.n	8004438 <HAL_RCC_OscConfig+0xc48>
 800442c:	4b01      	ldr	r3, [pc, #4]	; (8004434 <HAL_RCC_OscConfig+0xc44>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	e01e      	b.n	8004470 <HAL_RCC_OscConfig+0xc80>
 8004432:	bf00      	nop
 8004434:	40021000 	.word	0x40021000
 8004438:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800443c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004442:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	fa93 f2a3 	rbit	r2, r3
 800444c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004456:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	fa93 f2a3 	rbit	r2, r3
 8004466:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	4b6a      	ldr	r3, [pc, #424]	; (8004618 <HAL_RCC_OscConfig+0xe28>)
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004474:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004478:	6011      	str	r1, [r2, #0]
 800447a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800447e:	6812      	ldr	r2, [r2, #0]
 8004480:	fa92 f1a2 	rbit	r1, r2
 8004484:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004488:	6011      	str	r1, [r2, #0]
  return result;
 800448a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	fab2 f282 	clz	r2, r2
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	f042 0220 	orr.w	r2, r2, #32
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	f002 021f 	and.w	r2, r2, #31
 80044a0:	2101      	movs	r1, #1
 80044a2:	fa01 f202 	lsl.w	r2, r1, r2
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d09b      	beq.n	80043e4 <HAL_RCC_OscConfig+0xbf4>
 80044ac:	e0ad      	b.n	800460a <HAL_RCC_OscConfig+0xe1a>
 80044ae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80044b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80044b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	fa93 f2a3 	rbit	r2, r3
 80044c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80044c6:	601a      	str	r2, [r3, #0]
  return result;
 80044c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80044cc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ce:	fab3 f383 	clz	r3, r3
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80044d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	461a      	mov	r2, r3
 80044e0:	2300      	movs	r3, #0
 80044e2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e4:	f7fe f966 	bl	80027b4 <HAL_GetTick>
 80044e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ec:	e009      	b.n	8004502 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ee:	f7fe f961 	bl	80027b4 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e084      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
 8004502:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004506:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800450a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	fa93 f2a3 	rbit	r2, r3
 8004516:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800451a:	601a      	str	r2, [r3, #0]
  return result;
 800451c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004520:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004522:	fab3 f383 	clz	r3, r3
 8004526:	b2db      	uxtb	r3, r3
 8004528:	095b      	lsrs	r3, r3, #5
 800452a:	b2db      	uxtb	r3, r3
 800452c:	f043 0301 	orr.w	r3, r3, #1
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b01      	cmp	r3, #1
 8004534:	d102      	bne.n	800453c <HAL_RCC_OscConfig+0xd4c>
 8004536:	4b38      	ldr	r3, [pc, #224]	; (8004618 <HAL_RCC_OscConfig+0xe28>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	e01b      	b.n	8004574 <HAL_RCC_OscConfig+0xd84>
 800453c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004540:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004544:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	fa93 f2a3 	rbit	r2, r3
 8004550:	f107 0320 	add.w	r3, r7, #32
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	f107 031c 	add.w	r3, r7, #28
 800455a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	f107 031c 	add.w	r3, r7, #28
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	fa93 f2a3 	rbit	r2, r3
 800456a:	f107 0318 	add.w	r3, r7, #24
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	4b29      	ldr	r3, [pc, #164]	; (8004618 <HAL_RCC_OscConfig+0xe28>)
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	f107 0214 	add.w	r2, r7, #20
 8004578:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800457c:	6011      	str	r1, [r2, #0]
 800457e:	f107 0214 	add.w	r2, r7, #20
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	fa92 f1a2 	rbit	r1, r2
 8004588:	f107 0210 	add.w	r2, r7, #16
 800458c:	6011      	str	r1, [r2, #0]
  return result;
 800458e:	f107 0210 	add.w	r2, r7, #16
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	fab2 f282 	clz	r2, r2
 8004598:	b2d2      	uxtb	r2, r2
 800459a:	f042 0220 	orr.w	r2, r2, #32
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	f002 021f 	and.w	r2, r2, #31
 80045a4:	2101      	movs	r1, #1
 80045a6:	fa01 f202 	lsl.w	r2, r1, r2
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d19e      	bne.n	80044ee <HAL_RCC_OscConfig+0xcfe>
 80045b0:	e02b      	b.n	800460a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045b2:	1d3b      	adds	r3, r7, #4
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d101      	bne.n	80045c0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e025      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045c0:	4b15      	ldr	r3, [pc, #84]	; (8004618 <HAL_RCC_OscConfig+0xe28>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80045c8:	4b13      	ldr	r3, [pc, #76]	; (8004618 <HAL_RCC_OscConfig+0xe28>)
 80045ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045cc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80045d4:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80045d8:	1d3b      	adds	r3, r7, #4
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d111      	bne.n	8004606 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80045e2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80045e6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80045ea:	1d3b      	adds	r3, r7, #4
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d108      	bne.n	8004606 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80045f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045f8:	f003 020f 	and.w	r2, r3, #15
 80045fc:	1d3b      	adds	r3, r7, #4
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004602:	429a      	cmp	r2, r3
 8004604:	d001      	beq.n	800460a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	40021000 	.word	0x40021000

0800461c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b09e      	sub	sp, #120	; 0x78
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004626:	2300      	movs	r3, #0
 8004628:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e162      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004634:	4b90      	ldr	r3, [pc, #576]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0307 	and.w	r3, r3, #7
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d910      	bls.n	8004664 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004642:	4b8d      	ldr	r3, [pc, #564]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f023 0207 	bic.w	r2, r3, #7
 800464a:	498b      	ldr	r1, [pc, #556]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	4313      	orrs	r3, r2
 8004650:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004652:	4b89      	ldr	r3, [pc, #548]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	429a      	cmp	r2, r3
 800465e:	d001      	beq.n	8004664 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e14a      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d008      	beq.n	8004682 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004670:	4b82      	ldr	r3, [pc, #520]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	497f      	ldr	r1, [pc, #508]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 800467e:	4313      	orrs	r3, r2
 8004680:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	f000 80dc 	beq.w	8004848 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d13c      	bne.n	8004712 <HAL_RCC_ClockConfig+0xf6>
 8004698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800469c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046a0:	fa93 f3a3 	rbit	r3, r3
 80046a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80046a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a8:	fab3 f383 	clz	r3, r3
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	095b      	lsrs	r3, r3, #5
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f043 0301 	orr.w	r3, r3, #1
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d102      	bne.n	80046c2 <HAL_RCC_ClockConfig+0xa6>
 80046bc:	4b6f      	ldr	r3, [pc, #444]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	e00f      	b.n	80046e2 <HAL_RCC_ClockConfig+0xc6>
 80046c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	667b      	str	r3, [r7, #100]	; 0x64
 80046d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046d4:	663b      	str	r3, [r7, #96]	; 0x60
 80046d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80046d8:	fa93 f3a3 	rbit	r3, r3
 80046dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046de:	4b67      	ldr	r3, [pc, #412]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80046e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80046ea:	fa92 f2a2 	rbit	r2, r2
 80046ee:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80046f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80046f2:	fab2 f282 	clz	r2, r2
 80046f6:	b2d2      	uxtb	r2, r2
 80046f8:	f042 0220 	orr.w	r2, r2, #32
 80046fc:	b2d2      	uxtb	r2, r2
 80046fe:	f002 021f 	and.w	r2, r2, #31
 8004702:	2101      	movs	r1, #1
 8004704:	fa01 f202 	lsl.w	r2, r1, r2
 8004708:	4013      	ands	r3, r2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d17b      	bne.n	8004806 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e0f3      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d13c      	bne.n	8004794 <HAL_RCC_ClockConfig+0x178>
 800471a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800471e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004720:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004722:	fa93 f3a3 	rbit	r3, r3
 8004726:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	fab3 f383 	clz	r3, r3
 800472e:	b2db      	uxtb	r3, r3
 8004730:	095b      	lsrs	r3, r3, #5
 8004732:	b2db      	uxtb	r3, r3
 8004734:	f043 0301 	orr.w	r3, r3, #1
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b01      	cmp	r3, #1
 800473c:	d102      	bne.n	8004744 <HAL_RCC_ClockConfig+0x128>
 800473e:	4b4f      	ldr	r3, [pc, #316]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	e00f      	b.n	8004764 <HAL_RCC_ClockConfig+0x148>
 8004744:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004748:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800474c:	fa93 f3a3 	rbit	r3, r3
 8004750:	647b      	str	r3, [r7, #68]	; 0x44
 8004752:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004756:	643b      	str	r3, [r7, #64]	; 0x40
 8004758:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800475a:	fa93 f3a3 	rbit	r3, r3
 800475e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004760:	4b46      	ldr	r3, [pc, #280]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 8004762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004764:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004768:	63ba      	str	r2, [r7, #56]	; 0x38
 800476a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800476c:	fa92 f2a2 	rbit	r2, r2
 8004770:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004772:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004774:	fab2 f282 	clz	r2, r2
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	f042 0220 	orr.w	r2, r2, #32
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	f002 021f 	and.w	r2, r2, #31
 8004784:	2101      	movs	r1, #1
 8004786:	fa01 f202 	lsl.w	r2, r1, r2
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d13a      	bne.n	8004806 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e0b2      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
 8004794:	2302      	movs	r3, #2
 8004796:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479a:	fa93 f3a3 	rbit	r3, r3
 800479e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80047a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a2:	fab3 f383 	clz	r3, r3
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	095b      	lsrs	r3, r3, #5
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	f043 0301 	orr.w	r3, r3, #1
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d102      	bne.n	80047bc <HAL_RCC_ClockConfig+0x1a0>
 80047b6:	4b31      	ldr	r3, [pc, #196]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	e00d      	b.n	80047d8 <HAL_RCC_ClockConfig+0x1bc>
 80047bc:	2302      	movs	r3, #2
 80047be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c2:	fa93 f3a3 	rbit	r3, r3
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
 80047c8:	2302      	movs	r3, #2
 80047ca:	623b      	str	r3, [r7, #32]
 80047cc:	6a3b      	ldr	r3, [r7, #32]
 80047ce:	fa93 f3a3 	rbit	r3, r3
 80047d2:	61fb      	str	r3, [r7, #28]
 80047d4:	4b29      	ldr	r3, [pc, #164]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	2202      	movs	r2, #2
 80047da:	61ba      	str	r2, [r7, #24]
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	fa92 f2a2 	rbit	r2, r2
 80047e2:	617a      	str	r2, [r7, #20]
  return result;
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	fab2 f282 	clz	r2, r2
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	f042 0220 	orr.w	r2, r2, #32
 80047f0:	b2d2      	uxtb	r2, r2
 80047f2:	f002 021f 	and.w	r2, r2, #31
 80047f6:	2101      	movs	r1, #1
 80047f8:	fa01 f202 	lsl.w	r2, r1, r2
 80047fc:	4013      	ands	r3, r2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e079      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004806:	4b1d      	ldr	r3, [pc, #116]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f023 0203 	bic.w	r2, r3, #3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	491a      	ldr	r1, [pc, #104]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 8004814:	4313      	orrs	r3, r2
 8004816:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004818:	f7fd ffcc 	bl	80027b4 <HAL_GetTick>
 800481c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800481e:	e00a      	b.n	8004836 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004820:	f7fd ffc8 	bl	80027b4 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	f241 3288 	movw	r2, #5000	; 0x1388
 800482e:	4293      	cmp	r3, r2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e061      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004836:	4b11      	ldr	r3, [pc, #68]	; (800487c <HAL_RCC_ClockConfig+0x260>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f003 020c 	and.w	r2, r3, #12
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	429a      	cmp	r2, r3
 8004846:	d1eb      	bne.n	8004820 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004848:	4b0b      	ldr	r3, [pc, #44]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	683a      	ldr	r2, [r7, #0]
 8004852:	429a      	cmp	r2, r3
 8004854:	d214      	bcs.n	8004880 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004856:	4b08      	ldr	r3, [pc, #32]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f023 0207 	bic.w	r2, r3, #7
 800485e:	4906      	ldr	r1, [pc, #24]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	4313      	orrs	r3, r2
 8004864:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004866:	4b04      	ldr	r3, [pc, #16]	; (8004878 <HAL_RCC_ClockConfig+0x25c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	429a      	cmp	r2, r3
 8004872:	d005      	beq.n	8004880 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e040      	b.n	80048fa <HAL_RCC_ClockConfig+0x2de>
 8004878:	40022000 	.word	0x40022000
 800487c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b00      	cmp	r3, #0
 800488a:	d008      	beq.n	800489e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800488c:	4b1d      	ldr	r3, [pc, #116]	; (8004904 <HAL_RCC_ClockConfig+0x2e8>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	491a      	ldr	r1, [pc, #104]	; (8004904 <HAL_RCC_ClockConfig+0x2e8>)
 800489a:	4313      	orrs	r3, r2
 800489c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d009      	beq.n	80048be <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048aa:	4b16      	ldr	r3, [pc, #88]	; (8004904 <HAL_RCC_ClockConfig+0x2e8>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	4912      	ldr	r1, [pc, #72]	; (8004904 <HAL_RCC_ClockConfig+0x2e8>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80048be:	f000 f829 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80048c2:	4601      	mov	r1, r0
 80048c4:	4b0f      	ldr	r3, [pc, #60]	; (8004904 <HAL_RCC_ClockConfig+0x2e8>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048cc:	22f0      	movs	r2, #240	; 0xf0
 80048ce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	fa92 f2a2 	rbit	r2, r2
 80048d6:	60fa      	str	r2, [r7, #12]
  return result;
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	fab2 f282 	clz	r2, r2
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	40d3      	lsrs	r3, r2
 80048e2:	4a09      	ldr	r2, [pc, #36]	; (8004908 <HAL_RCC_ClockConfig+0x2ec>)
 80048e4:	5cd3      	ldrb	r3, [r2, r3]
 80048e6:	fa21 f303 	lsr.w	r3, r1, r3
 80048ea:	4a08      	ldr	r2, [pc, #32]	; (800490c <HAL_RCC_ClockConfig+0x2f0>)
 80048ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80048ee:	4b08      	ldr	r3, [pc, #32]	; (8004910 <HAL_RCC_ClockConfig+0x2f4>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fd fdbc 	bl	8002470 <HAL_InitTick>
  
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3778      	adds	r7, #120	; 0x78
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	0800b89c 	.word	0x0800b89c
 800490c:	20000000 	.word	0x20000000
 8004910:	20000004 	.word	0x20000004

08004914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004914:	b480      	push	{r7}
 8004916:	b08b      	sub	sp, #44	; 0x2c
 8004918:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	61fb      	str	r3, [r7, #28]
 800491e:	2300      	movs	r3, #0
 8004920:	61bb      	str	r3, [r7, #24]
 8004922:	2300      	movs	r3, #0
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
 8004926:	2300      	movs	r3, #0
 8004928:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800492a:	2300      	movs	r3, #0
 800492c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800492e:	4b2a      	ldr	r3, [pc, #168]	; (80049d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f003 030c 	and.w	r3, r3, #12
 800493a:	2b04      	cmp	r3, #4
 800493c:	d002      	beq.n	8004944 <HAL_RCC_GetSysClockFreq+0x30>
 800493e:	2b08      	cmp	r3, #8
 8004940:	d003      	beq.n	800494a <HAL_RCC_GetSysClockFreq+0x36>
 8004942:	e03f      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004944:	4b25      	ldr	r3, [pc, #148]	; (80049dc <HAL_RCC_GetSysClockFreq+0xc8>)
 8004946:	623b      	str	r3, [r7, #32]
      break;
 8004948:	e03f      	b.n	80049ca <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004950:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004954:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	fa92 f2a2 	rbit	r2, r2
 800495c:	607a      	str	r2, [r7, #4]
  return result;
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	fab2 f282 	clz	r2, r2
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	40d3      	lsrs	r3, r2
 8004968:	4a1d      	ldr	r2, [pc, #116]	; (80049e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800496a:	5cd3      	ldrb	r3, [r2, r3]
 800496c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800496e:	4b1a      	ldr	r3, [pc, #104]	; (80049d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	220f      	movs	r2, #15
 8004978:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	fa92 f2a2 	rbit	r2, r2
 8004980:	60fa      	str	r2, [r7, #12]
  return result;
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	fab2 f282 	clz	r2, r2
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	40d3      	lsrs	r3, r2
 800498c:	4a15      	ldr	r2, [pc, #84]	; (80049e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800498e:	5cd3      	ldrb	r3, [r2, r3]
 8004990:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800499c:	4a0f      	ldr	r2, [pc, #60]	; (80049dc <HAL_RCC_GetSysClockFreq+0xc8>)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	627b      	str	r3, [r7, #36]	; 0x24
 80049ac:	e007      	b.n	80049be <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80049ae:	4a0b      	ldr	r2, [pc, #44]	; (80049dc <HAL_RCC_GetSysClockFreq+0xc8>)
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	fb02 f303 	mul.w	r3, r2, r3
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80049be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c0:	623b      	str	r3, [r7, #32]
      break;
 80049c2:	e002      	b.n	80049ca <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049c4:	4b05      	ldr	r3, [pc, #20]	; (80049dc <HAL_RCC_GetSysClockFreq+0xc8>)
 80049c6:	623b      	str	r3, [r7, #32]
      break;
 80049c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049ca:	6a3b      	ldr	r3, [r7, #32]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	372c      	adds	r7, #44	; 0x2c
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	40021000 	.word	0x40021000
 80049dc:	007a1200 	.word	0x007a1200
 80049e0:	0800b8b4 	.word	0x0800b8b4
 80049e4:	0800b8c4 	.word	0x0800b8c4

080049e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049ec:	4b03      	ldr	r3, [pc, #12]	; (80049fc <HAL_RCC_GetHCLKFreq+0x14>)
 80049ee:	681b      	ldr	r3, [r3, #0]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	20000000 	.word	0x20000000

08004a00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004a06:	f7ff ffef 	bl	80049e8 <HAL_RCC_GetHCLKFreq>
 8004a0a:	4601      	mov	r1, r0
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a14:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004a18:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	fa92 f2a2 	rbit	r2, r2
 8004a20:	603a      	str	r2, [r7, #0]
  return result;
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	fab2 f282 	clz	r2, r2
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	40d3      	lsrs	r3, r2
 8004a2c:	4a04      	ldr	r2, [pc, #16]	; (8004a40 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004a2e:	5cd3      	ldrb	r3, [r2, r3]
 8004a30:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a34:	4618      	mov	r0, r3
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	0800b8ac 	.word	0x0800b8ac

08004a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004a4a:	f7ff ffcd 	bl	80049e8 <HAL_RCC_GetHCLKFreq>
 8004a4e:	4601      	mov	r1, r0
 8004a50:	4b0b      	ldr	r3, [pc, #44]	; (8004a80 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004a58:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004a5c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	fa92 f2a2 	rbit	r2, r2
 8004a64:	603a      	str	r2, [r7, #0]
  return result;
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	fab2 f282 	clz	r2, r2
 8004a6c:	b2d2      	uxtb	r2, r2
 8004a6e:	40d3      	lsrs	r3, r2
 8004a70:	4a04      	ldr	r2, [pc, #16]	; (8004a84 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004a72:	5cd3      	ldrb	r3, [r2, r3]
 8004a74:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40021000 	.word	0x40021000
 8004a84:	0800b8ac 	.word	0x0800b8ac

08004a88 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	220f      	movs	r2, #15
 8004a96:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004a98:	4b12      	ldr	r3, [pc, #72]	; (8004ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f003 0203 	and.w	r2, r3, #3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004aa4:	4b0f      	ldr	r3, [pc, #60]	; (8004ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004abc:	4b09      	ldr	r3, [pc, #36]	; (8004ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	08db      	lsrs	r3, r3, #3
 8004ac2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004aca:	4b07      	ldr	r3, [pc, #28]	; (8004ae8 <HAL_RCC_GetClockConfig+0x60>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0207 	and.w	r2, r3, #7
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	601a      	str	r2, [r3, #0]
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	40022000 	.word	0x40022000

08004aec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b092      	sub	sp, #72	; 0x48
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004afc:	2300      	movs	r3, #0
 8004afe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 80d4 	beq.w	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b10:	4b4e      	ldr	r3, [pc, #312]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10e      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b1c:	4b4b      	ldr	r3, [pc, #300]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b1e:	69db      	ldr	r3, [r3, #28]
 8004b20:	4a4a      	ldr	r2, [pc, #296]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b26:	61d3      	str	r3, [r2, #28]
 8004b28:	4b48      	ldr	r3, [pc, #288]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b34:	2301      	movs	r3, #1
 8004b36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b3a:	4b45      	ldr	r3, [pc, #276]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d118      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b46:	4b42      	ldr	r3, [pc, #264]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a41      	ldr	r2, [pc, #260]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b50:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b52:	f7fd fe2f 	bl	80027b4 <HAL_GetTick>
 8004b56:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b58:	e008      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b5a:	f7fd fe2b 	bl	80027b4 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	2b64      	cmp	r3, #100	; 0x64
 8004b66:	d901      	bls.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e1d6      	b.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6c:	4b38      	ldr	r3, [pc, #224]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0f0      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b78:	4b34      	ldr	r3, [pc, #208]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b80:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 8084 	beq.w	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d07c      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b98:	4b2c      	ldr	r3, [pc, #176]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ba2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ba6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004baa:	fa93 f3a3 	rbit	r3, r3
 8004bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bb2:	fab3 f383 	clz	r3, r3
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	461a      	mov	r2, r3
 8004bba:	4b26      	ldr	r3, [pc, #152]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bbc:	4413      	add	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	6013      	str	r3, [r2, #0]
 8004bc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004bca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bce:	fa93 f3a3 	rbit	r3, r3
 8004bd2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bd6:	fab3 f383 	clz	r3, r3
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	461a      	mov	r2, r3
 8004bde:	4b1d      	ldr	r3, [pc, #116]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004be0:	4413      	add	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	461a      	mov	r2, r3
 8004be6:	2300      	movs	r3, #0
 8004be8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bea:	4a18      	ldr	r2, [pc, #96]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bee:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d04b      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bfa:	f7fd fddb 	bl	80027b4 <HAL_GetTick>
 8004bfe:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c00:	e00a      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c02:	f7fd fdd7 	bl	80027b4 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e180      	b.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	627b      	str	r3, [r7, #36]	; 0x24
 8004c24:	2302      	movs	r3, #2
 8004c26:	623b      	str	r3, [r7, #32]
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	fa93 f3a3 	rbit	r3, r3
 8004c2e:	61fb      	str	r3, [r7, #28]
  return result;
 8004c30:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c32:	fab3 f383 	clz	r3, r3
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	095b      	lsrs	r3, r3, #5
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	f043 0302 	orr.w	r3, r3, #2
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d108      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004c46:	4b01      	ldr	r3, [pc, #4]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	e00d      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	40007000 	.word	0x40007000
 8004c54:	10908100 	.word	0x10908100
 8004c58:	2302      	movs	r3, #2
 8004c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	fa93 f3a3 	rbit	r3, r3
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	4ba0      	ldr	r3, [pc, #640]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c68:	2202      	movs	r2, #2
 8004c6a:	613a      	str	r2, [r7, #16]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	fa92 f2a2 	rbit	r2, r2
 8004c72:	60fa      	str	r2, [r7, #12]
  return result;
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	fab2 f282 	clz	r2, r2
 8004c7a:	b2d2      	uxtb	r2, r2
 8004c7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c80:	b2d2      	uxtb	r2, r2
 8004c82:	f002 021f 	and.w	r2, r2, #31
 8004c86:	2101      	movs	r1, #1
 8004c88:	fa01 f202 	lsl.w	r2, r1, r2
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0b7      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004c92:	4b95      	ldr	r3, [pc, #596]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4992      	ldr	r1, [pc, #584]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ca4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d105      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cac:	4b8e      	ldr	r3, [pc, #568]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	4a8d      	ldr	r2, [pc, #564]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cb6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d008      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cc4:	4b88      	ldr	r3, [pc, #544]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc8:	f023 0203 	bic.w	r2, r3, #3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	4985      	ldr	r1, [pc, #532]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d008      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ce2:	4b81      	ldr	r3, [pc, #516]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	497e      	ldr	r1, [pc, #504]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d00:	4b79      	ldr	r3, [pc, #484]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	4976      	ldr	r1, [pc, #472]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0320 	and.w	r3, r3, #32
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d008      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d1e:	4b72      	ldr	r3, [pc, #456]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	f023 0210 	bic.w	r2, r3, #16
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	496f      	ldr	r1, [pc, #444]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d008      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004d3c:	4b6a      	ldr	r3, [pc, #424]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d48:	4967      	ldr	r1, [pc, #412]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d008      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d5a:	4b63      	ldr	r3, [pc, #396]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	f023 0220 	bic.w	r2, r3, #32
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	4960      	ldr	r1, [pc, #384]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d008      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d78:	4b5b      	ldr	r3, [pc, #364]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d84:	4958      	ldr	r1, [pc, #352]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d008      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d96:	4b54      	ldr	r3, [pc, #336]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	4951      	ldr	r1, [pc, #324]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0310 	and.w	r3, r3, #16
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d008      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004db4:	4b4c      	ldr	r3, [pc, #304]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	4949      	ldr	r1, [pc, #292]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d008      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dd2:	4b45      	ldr	r3, [pc, #276]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	4942      	ldr	r1, [pc, #264]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d008      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004df0:	4b3d      	ldr	r3, [pc, #244]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfc:	493a      	ldr	r1, [pc, #232]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d008      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004e0e:	4b36      	ldr	r3, [pc, #216]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e12:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1a:	4933      	ldr	r1, [pc, #204]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e2c:	4b2e      	ldr	r3, [pc, #184]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e38:	492b      	ldr	r1, [pc, #172]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d008      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004e4a:	4b27      	ldr	r3, [pc, #156]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	4924      	ldr	r1, [pc, #144]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d008      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004e68:	4b1f      	ldr	r3, [pc, #124]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e74:	491c      	ldr	r1, [pc, #112]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d008      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004e86:	4b18      	ldr	r3, [pc, #96]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e92:	4915      	ldr	r1, [pc, #84]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d008      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004ea4:	4b10      	ldr	r3, [pc, #64]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb0:	490d      	ldr	r1, [pc, #52]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d008      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004ec2:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ece:	4906      	ldr	r1, [pc, #24]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00c      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004ee0:	4b01      	ldr	r3, [pc, #4]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee4:	e002      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004ee6:	bf00      	nop
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef4:	490b      	ldr	r1, [pc, #44]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d008      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004f06:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f12:	4904      	ldr	r1, [pc, #16]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3748      	adds	r7, #72	; 0x48
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40021000 	.word	0x40021000

08004f28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e049      	b.n	8004fce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f841 	bl	8004fd6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	3304      	adds	r3, #4
 8004f64:	4619      	mov	r1, r3
 8004f66:	4610      	mov	r0, r2
 8004f68:	f000 f9f8 	bl	800535c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b083      	sub	sp, #12
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004fde:	bf00      	nop
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
	...

08004fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d001      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e04f      	b.n	80050a4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2202      	movs	r2, #2
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f042 0201 	orr.w	r2, r2, #1
 800501a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a23      	ldr	r2, [pc, #140]	; (80050b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d01d      	beq.n	8005062 <HAL_TIM_Base_Start_IT+0x76>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800502e:	d018      	beq.n	8005062 <HAL_TIM_Base_Start_IT+0x76>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a1f      	ldr	r2, [pc, #124]	; (80050b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d013      	beq.n	8005062 <HAL_TIM_Base_Start_IT+0x76>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a1e      	ldr	r2, [pc, #120]	; (80050b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d00e      	beq.n	8005062 <HAL_TIM_Base_Start_IT+0x76>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a1c      	ldr	r2, [pc, #112]	; (80050bc <HAL_TIM_Base_Start_IT+0xd0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d009      	beq.n	8005062 <HAL_TIM_Base_Start_IT+0x76>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a1b      	ldr	r2, [pc, #108]	; (80050c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d004      	beq.n	8005062 <HAL_TIM_Base_Start_IT+0x76>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a19      	ldr	r2, [pc, #100]	; (80050c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d115      	bne.n	800508e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689a      	ldr	r2, [r3, #8]
 8005068:	4b17      	ldr	r3, [pc, #92]	; (80050c8 <HAL_TIM_Base_Start_IT+0xdc>)
 800506a:	4013      	ands	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b06      	cmp	r3, #6
 8005072:	d015      	beq.n	80050a0 <HAL_TIM_Base_Start_IT+0xb4>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800507a:	d011      	beq.n	80050a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f042 0201 	orr.w	r2, r2, #1
 800508a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800508c:	e008      	b.n	80050a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f042 0201 	orr.w	r2, r2, #1
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	e000      	b.n	80050a2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3714      	adds	r7, #20
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	40012c00 	.word	0x40012c00
 80050b4:	40000400 	.word	0x40000400
 80050b8:	40000800 	.word	0x40000800
 80050bc:	40013400 	.word	0x40013400
 80050c0:	40014000 	.word	0x40014000
 80050c4:	40015000 	.word	0x40015000
 80050c8:	00010007 	.word	0x00010007

080050cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d122      	bne.n	8005128 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d11b      	bne.n	8005128 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f06f 0202 	mvn.w	r2, #2
 80050f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	f003 0303 	and.w	r3, r3, #3
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 f905 	bl	800531e <HAL_TIM_IC_CaptureCallback>
 8005114:	e005      	b.n	8005122 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f8f7 	bl	800530a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f908 	bl	8005332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	f003 0304 	and.w	r3, r3, #4
 8005132:	2b04      	cmp	r3, #4
 8005134:	d122      	bne.n	800517c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b04      	cmp	r3, #4
 8005142:	d11b      	bne.n	800517c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f06f 0204 	mvn.w	r2, #4
 800514c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2202      	movs	r2, #2
 8005152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 f8db 	bl	800531e <HAL_TIM_IC_CaptureCallback>
 8005168:	e005      	b.n	8005176 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f8cd 	bl	800530a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 f8de 	bl	8005332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b08      	cmp	r3, #8
 8005188:	d122      	bne.n	80051d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f003 0308 	and.w	r3, r3, #8
 8005194:	2b08      	cmp	r3, #8
 8005196:	d11b      	bne.n	80051d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0208 	mvn.w	r2, #8
 80051a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2204      	movs	r2, #4
 80051a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	f003 0303 	and.w	r3, r3, #3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f8b1 	bl	800531e <HAL_TIM_IC_CaptureCallback>
 80051bc:	e005      	b.n	80051ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f8a3 	bl	800530a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 f8b4 	bl	8005332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f003 0310 	and.w	r3, r3, #16
 80051da:	2b10      	cmp	r3, #16
 80051dc:	d122      	bne.n	8005224 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f003 0310 	and.w	r3, r3, #16
 80051e8:	2b10      	cmp	r3, #16
 80051ea:	d11b      	bne.n	8005224 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f06f 0210 	mvn.w	r2, #16
 80051f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2208      	movs	r2, #8
 80051fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f887 	bl	800531e <HAL_TIM_IC_CaptureCallback>
 8005210:	e005      	b.n	800521e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f879 	bl	800530a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f88a 	bl	8005332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0301 	and.w	r3, r3, #1
 800522e:	2b01      	cmp	r3, #1
 8005230:	d10e      	bne.n	8005250 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b01      	cmp	r3, #1
 800523e:	d107      	bne.n	8005250 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0201 	mvn.w	r2, #1
 8005248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fc fe0a 	bl	8001e64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525a:	2b80      	cmp	r3, #128	; 0x80
 800525c:	d10e      	bne.n	800527c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005268:	2b80      	cmp	r3, #128	; 0x80
 800526a:	d107      	bne.n	800527c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f918 	bl	80054ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005286:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800528a:	d10e      	bne.n	80052aa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005296:	2b80      	cmp	r3, #128	; 0x80
 8005298:	d107      	bne.n	80052aa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80052a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f000 f90b 	bl	80054c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	691b      	ldr	r3, [r3, #16]
 80052b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b4:	2b40      	cmp	r3, #64	; 0x40
 80052b6:	d10e      	bne.n	80052d6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c2:	2b40      	cmp	r3, #64	; 0x40
 80052c4:	d107      	bne.n	80052d6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 f838 	bl	8005346 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	f003 0320 	and.w	r3, r3, #32
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	d10e      	bne.n	8005302 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f003 0320 	and.w	r3, r3, #32
 80052ee:	2b20      	cmp	r3, #32
 80052f0:	d107      	bne.n	8005302 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f06f 0220 	mvn.w	r2, #32
 80052fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f8cb 	bl	8005498 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005302:	bf00      	nop
 8005304:	3708      	adds	r7, #8
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800534e:	bf00      	nop
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
	...

0800535c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a42      	ldr	r2, [pc, #264]	; (8005478 <TIM_Base_SetConfig+0x11c>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d013      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537a:	d00f      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a3f      	ldr	r2, [pc, #252]	; (800547c <TIM_Base_SetConfig+0x120>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d00b      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a3e      	ldr	r2, [pc, #248]	; (8005480 <TIM_Base_SetConfig+0x124>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d007      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a3d      	ldr	r2, [pc, #244]	; (8005484 <TIM_Base_SetConfig+0x128>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d003      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a3c      	ldr	r2, [pc, #240]	; (8005488 <TIM_Base_SetConfig+0x12c>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d108      	bne.n	80053ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a31      	ldr	r2, [pc, #196]	; (8005478 <TIM_Base_SetConfig+0x11c>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d01f      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053bc:	d01b      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a2e      	ldr	r2, [pc, #184]	; (800547c <TIM_Base_SetConfig+0x120>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d017      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a2d      	ldr	r2, [pc, #180]	; (8005480 <TIM_Base_SetConfig+0x124>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d013      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a2c      	ldr	r2, [pc, #176]	; (8005484 <TIM_Base_SetConfig+0x128>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d00f      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a2c      	ldr	r2, [pc, #176]	; (800548c <TIM_Base_SetConfig+0x130>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00b      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a2b      	ldr	r2, [pc, #172]	; (8005490 <TIM_Base_SetConfig+0x134>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d007      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a2a      	ldr	r2, [pc, #168]	; (8005494 <TIM_Base_SetConfig+0x138>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d003      	beq.n	80053f6 <TIM_Base_SetConfig+0x9a>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a25      	ldr	r2, [pc, #148]	; (8005488 <TIM_Base_SetConfig+0x12c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d108      	bne.n	8005408 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a12      	ldr	r2, [pc, #72]	; (8005478 <TIM_Base_SetConfig+0x11c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d013      	beq.n	800545c <TIM_Base_SetConfig+0x100>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a13      	ldr	r2, [pc, #76]	; (8005484 <TIM_Base_SetConfig+0x128>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00f      	beq.n	800545c <TIM_Base_SetConfig+0x100>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a13      	ldr	r2, [pc, #76]	; (800548c <TIM_Base_SetConfig+0x130>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00b      	beq.n	800545c <TIM_Base_SetConfig+0x100>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a12      	ldr	r2, [pc, #72]	; (8005490 <TIM_Base_SetConfig+0x134>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d007      	beq.n	800545c <TIM_Base_SetConfig+0x100>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a11      	ldr	r2, [pc, #68]	; (8005494 <TIM_Base_SetConfig+0x138>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_Base_SetConfig+0x100>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a0c      	ldr	r2, [pc, #48]	; (8005488 <TIM_Base_SetConfig+0x12c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d103      	bne.n	8005464 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	615a      	str	r2, [r3, #20]
}
 800546a:	bf00      	nop
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	40012c00 	.word	0x40012c00
 800547c:	40000400 	.word	0x40000400
 8005480:	40000800 	.word	0x40000800
 8005484:	40013400 	.word	0x40013400
 8005488:	40015000 	.word	0x40015000
 800548c:	40014000 	.word	0x40014000
 8005490:	40014400 	.word	0x40014400
 8005494:	40014800 	.word	0x40014800

08005498 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e040      	b.n	8005568 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d106      	bne.n	80054fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7fc ff78 	bl	80023ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2224      	movs	r2, #36	; 0x24
 8005500:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0201 	bic.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f8c0 	bl	8005698 <UART_SetConfig>
 8005518:	4603      	mov	r3, r0
 800551a:	2b01      	cmp	r3, #1
 800551c:	d101      	bne.n	8005522 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e022      	b.n	8005568 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 fa8a 	bl	8005a44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800553e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689a      	ldr	r2, [r3, #8]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800554e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f042 0201 	orr.w	r2, r2, #1
 800555e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 fb11 	bl	8005b88 <UART_CheckIdleState>
 8005566:	4603      	mov	r3, r0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3708      	adds	r7, #8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b08a      	sub	sp, #40	; 0x28
 8005574:	af02      	add	r7, sp, #8
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	603b      	str	r3, [r7, #0]
 800557c:	4613      	mov	r3, r2
 800557e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005584:	2b20      	cmp	r3, #32
 8005586:	f040 8082 	bne.w	800568e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <HAL_UART_Transmit+0x26>
 8005590:	88fb      	ldrh	r3, [r7, #6]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e07a      	b.n	8005690 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d101      	bne.n	80055a8 <HAL_UART_Transmit+0x38>
 80055a4:	2302      	movs	r3, #2
 80055a6:	e073      	b.n	8005690 <HAL_UART_Transmit+0x120>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2221      	movs	r2, #33	; 0x21
 80055bc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055be:	f7fd f8f9 	bl	80027b4 <HAL_GetTick>
 80055c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	88fa      	ldrh	r2, [r7, #6]
 80055c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	88fa      	ldrh	r2, [r7, #6]
 80055d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055dc:	d108      	bne.n	80055f0 <HAL_UART_Transmit+0x80>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d104      	bne.n	80055f0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	61bb      	str	r3, [r7, #24]
 80055ee:	e003      	b.n	80055f8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055f4:	2300      	movs	r3, #0
 80055f6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005600:	e02d      	b.n	800565e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2200      	movs	r2, #0
 800560a:	2180      	movs	r1, #128	; 0x80
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f000 fb04 	bl	8005c1a <UART_WaitOnFlagUntilTimeout>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e039      	b.n	8005690 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10b      	bne.n	800563a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	881a      	ldrh	r2, [r3, #0]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800562e:	b292      	uxth	r2, r2
 8005630:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	3302      	adds	r3, #2
 8005636:	61bb      	str	r3, [r7, #24]
 8005638:	e008      	b.n	800564c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	781a      	ldrb	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	b292      	uxth	r2, r2
 8005644:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	3301      	adds	r3, #1
 800564a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005652:	b29b      	uxth	r3, r3
 8005654:	3b01      	subs	r3, #1
 8005656:	b29a      	uxth	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005664:	b29b      	uxth	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1cb      	bne.n	8005602 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2200      	movs	r2, #0
 8005672:	2140      	movs	r1, #64	; 0x40
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f000 fad0 	bl	8005c1a <UART_WaitOnFlagUntilTimeout>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e005      	b.n	8005690 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2220      	movs	r2, #32
 8005688:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800568a:	2300      	movs	r3, #0
 800568c:	e000      	b.n	8005690 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800568e:	2302      	movs	r3, #2
  }
}
 8005690:	4618      	mov	r0, r3
 8005692:	3720      	adds	r7, #32
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b088      	sub	sp, #32
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056a0:	2300      	movs	r3, #0
 80056a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	431a      	orrs	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	4bab      	ldr	r3, [pc, #684]	; (8005970 <UART_SetConfig+0x2d8>)
 80056c4:	4013      	ands	r3, r2
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6812      	ldr	r2, [r2, #0]
 80056ca:	6979      	ldr	r1, [r7, #20]
 80056cc:	430b      	orrs	r3, r1
 80056ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a1b      	ldr	r3, [r3, #32]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	430a      	orrs	r2, r1
 8005708:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a99      	ldr	r2, [pc, #612]	; (8005974 <UART_SetConfig+0x2dc>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d120      	bne.n	8005756 <UART_SetConfig+0xbe>
 8005714:	4b98      	ldr	r3, [pc, #608]	; (8005978 <UART_SetConfig+0x2e0>)
 8005716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005718:	f003 0303 	and.w	r3, r3, #3
 800571c:	2b03      	cmp	r3, #3
 800571e:	d817      	bhi.n	8005750 <UART_SetConfig+0xb8>
 8005720:	a201      	add	r2, pc, #4	; (adr r2, 8005728 <UART_SetConfig+0x90>)
 8005722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005726:	bf00      	nop
 8005728:	08005739 	.word	0x08005739
 800572c:	08005745 	.word	0x08005745
 8005730:	0800574b 	.word	0x0800574b
 8005734:	0800573f 	.word	0x0800573f
 8005738:	2301      	movs	r3, #1
 800573a:	77fb      	strb	r3, [r7, #31]
 800573c:	e0b5      	b.n	80058aa <UART_SetConfig+0x212>
 800573e:	2302      	movs	r3, #2
 8005740:	77fb      	strb	r3, [r7, #31]
 8005742:	e0b2      	b.n	80058aa <UART_SetConfig+0x212>
 8005744:	2304      	movs	r3, #4
 8005746:	77fb      	strb	r3, [r7, #31]
 8005748:	e0af      	b.n	80058aa <UART_SetConfig+0x212>
 800574a:	2308      	movs	r3, #8
 800574c:	77fb      	strb	r3, [r7, #31]
 800574e:	e0ac      	b.n	80058aa <UART_SetConfig+0x212>
 8005750:	2310      	movs	r3, #16
 8005752:	77fb      	strb	r3, [r7, #31]
 8005754:	e0a9      	b.n	80058aa <UART_SetConfig+0x212>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a88      	ldr	r2, [pc, #544]	; (800597c <UART_SetConfig+0x2e4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d124      	bne.n	80057aa <UART_SetConfig+0x112>
 8005760:	4b85      	ldr	r3, [pc, #532]	; (8005978 <UART_SetConfig+0x2e0>)
 8005762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005764:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005768:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800576c:	d011      	beq.n	8005792 <UART_SetConfig+0xfa>
 800576e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005772:	d817      	bhi.n	80057a4 <UART_SetConfig+0x10c>
 8005774:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005778:	d011      	beq.n	800579e <UART_SetConfig+0x106>
 800577a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800577e:	d811      	bhi.n	80057a4 <UART_SetConfig+0x10c>
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <UART_SetConfig+0xf4>
 8005784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005788:	d006      	beq.n	8005798 <UART_SetConfig+0x100>
 800578a:	e00b      	b.n	80057a4 <UART_SetConfig+0x10c>
 800578c:	2300      	movs	r3, #0
 800578e:	77fb      	strb	r3, [r7, #31]
 8005790:	e08b      	b.n	80058aa <UART_SetConfig+0x212>
 8005792:	2302      	movs	r3, #2
 8005794:	77fb      	strb	r3, [r7, #31]
 8005796:	e088      	b.n	80058aa <UART_SetConfig+0x212>
 8005798:	2304      	movs	r3, #4
 800579a:	77fb      	strb	r3, [r7, #31]
 800579c:	e085      	b.n	80058aa <UART_SetConfig+0x212>
 800579e:	2308      	movs	r3, #8
 80057a0:	77fb      	strb	r3, [r7, #31]
 80057a2:	e082      	b.n	80058aa <UART_SetConfig+0x212>
 80057a4:	2310      	movs	r3, #16
 80057a6:	77fb      	strb	r3, [r7, #31]
 80057a8:	e07f      	b.n	80058aa <UART_SetConfig+0x212>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a74      	ldr	r2, [pc, #464]	; (8005980 <UART_SetConfig+0x2e8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d124      	bne.n	80057fe <UART_SetConfig+0x166>
 80057b4:	4b70      	ldr	r3, [pc, #448]	; (8005978 <UART_SetConfig+0x2e0>)
 80057b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80057bc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80057c0:	d011      	beq.n	80057e6 <UART_SetConfig+0x14e>
 80057c2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80057c6:	d817      	bhi.n	80057f8 <UART_SetConfig+0x160>
 80057c8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057cc:	d011      	beq.n	80057f2 <UART_SetConfig+0x15a>
 80057ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057d2:	d811      	bhi.n	80057f8 <UART_SetConfig+0x160>
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <UART_SetConfig+0x148>
 80057d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057dc:	d006      	beq.n	80057ec <UART_SetConfig+0x154>
 80057de:	e00b      	b.n	80057f8 <UART_SetConfig+0x160>
 80057e0:	2300      	movs	r3, #0
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e061      	b.n	80058aa <UART_SetConfig+0x212>
 80057e6:	2302      	movs	r3, #2
 80057e8:	77fb      	strb	r3, [r7, #31]
 80057ea:	e05e      	b.n	80058aa <UART_SetConfig+0x212>
 80057ec:	2304      	movs	r3, #4
 80057ee:	77fb      	strb	r3, [r7, #31]
 80057f0:	e05b      	b.n	80058aa <UART_SetConfig+0x212>
 80057f2:	2308      	movs	r3, #8
 80057f4:	77fb      	strb	r3, [r7, #31]
 80057f6:	e058      	b.n	80058aa <UART_SetConfig+0x212>
 80057f8:	2310      	movs	r3, #16
 80057fa:	77fb      	strb	r3, [r7, #31]
 80057fc:	e055      	b.n	80058aa <UART_SetConfig+0x212>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a60      	ldr	r2, [pc, #384]	; (8005984 <UART_SetConfig+0x2ec>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d124      	bne.n	8005852 <UART_SetConfig+0x1ba>
 8005808:	4b5b      	ldr	r3, [pc, #364]	; (8005978 <UART_SetConfig+0x2e0>)
 800580a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005810:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005814:	d011      	beq.n	800583a <UART_SetConfig+0x1a2>
 8005816:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800581a:	d817      	bhi.n	800584c <UART_SetConfig+0x1b4>
 800581c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005820:	d011      	beq.n	8005846 <UART_SetConfig+0x1ae>
 8005822:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005826:	d811      	bhi.n	800584c <UART_SetConfig+0x1b4>
 8005828:	2b00      	cmp	r3, #0
 800582a:	d003      	beq.n	8005834 <UART_SetConfig+0x19c>
 800582c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005830:	d006      	beq.n	8005840 <UART_SetConfig+0x1a8>
 8005832:	e00b      	b.n	800584c <UART_SetConfig+0x1b4>
 8005834:	2300      	movs	r3, #0
 8005836:	77fb      	strb	r3, [r7, #31]
 8005838:	e037      	b.n	80058aa <UART_SetConfig+0x212>
 800583a:	2302      	movs	r3, #2
 800583c:	77fb      	strb	r3, [r7, #31]
 800583e:	e034      	b.n	80058aa <UART_SetConfig+0x212>
 8005840:	2304      	movs	r3, #4
 8005842:	77fb      	strb	r3, [r7, #31]
 8005844:	e031      	b.n	80058aa <UART_SetConfig+0x212>
 8005846:	2308      	movs	r3, #8
 8005848:	77fb      	strb	r3, [r7, #31]
 800584a:	e02e      	b.n	80058aa <UART_SetConfig+0x212>
 800584c:	2310      	movs	r3, #16
 800584e:	77fb      	strb	r3, [r7, #31]
 8005850:	e02b      	b.n	80058aa <UART_SetConfig+0x212>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a4c      	ldr	r2, [pc, #304]	; (8005988 <UART_SetConfig+0x2f0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d124      	bne.n	80058a6 <UART_SetConfig+0x20e>
 800585c:	4b46      	ldr	r3, [pc, #280]	; (8005978 <UART_SetConfig+0x2e0>)
 800585e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005860:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005864:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005868:	d011      	beq.n	800588e <UART_SetConfig+0x1f6>
 800586a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800586e:	d817      	bhi.n	80058a0 <UART_SetConfig+0x208>
 8005870:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005874:	d011      	beq.n	800589a <UART_SetConfig+0x202>
 8005876:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800587a:	d811      	bhi.n	80058a0 <UART_SetConfig+0x208>
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <UART_SetConfig+0x1f0>
 8005880:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005884:	d006      	beq.n	8005894 <UART_SetConfig+0x1fc>
 8005886:	e00b      	b.n	80058a0 <UART_SetConfig+0x208>
 8005888:	2300      	movs	r3, #0
 800588a:	77fb      	strb	r3, [r7, #31]
 800588c:	e00d      	b.n	80058aa <UART_SetConfig+0x212>
 800588e:	2302      	movs	r3, #2
 8005890:	77fb      	strb	r3, [r7, #31]
 8005892:	e00a      	b.n	80058aa <UART_SetConfig+0x212>
 8005894:	2304      	movs	r3, #4
 8005896:	77fb      	strb	r3, [r7, #31]
 8005898:	e007      	b.n	80058aa <UART_SetConfig+0x212>
 800589a:	2308      	movs	r3, #8
 800589c:	77fb      	strb	r3, [r7, #31]
 800589e:	e004      	b.n	80058aa <UART_SetConfig+0x212>
 80058a0:	2310      	movs	r3, #16
 80058a2:	77fb      	strb	r3, [r7, #31]
 80058a4:	e001      	b.n	80058aa <UART_SetConfig+0x212>
 80058a6:	2310      	movs	r3, #16
 80058a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058b2:	d16d      	bne.n	8005990 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 80058b4:	7ffb      	ldrb	r3, [r7, #31]
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d827      	bhi.n	800590a <UART_SetConfig+0x272>
 80058ba:	a201      	add	r2, pc, #4	; (adr r2, 80058c0 <UART_SetConfig+0x228>)
 80058bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c0:	080058e5 	.word	0x080058e5
 80058c4:	080058ed 	.word	0x080058ed
 80058c8:	080058f5 	.word	0x080058f5
 80058cc:	0800590b 	.word	0x0800590b
 80058d0:	080058fb 	.word	0x080058fb
 80058d4:	0800590b 	.word	0x0800590b
 80058d8:	0800590b 	.word	0x0800590b
 80058dc:	0800590b 	.word	0x0800590b
 80058e0:	08005903 	.word	0x08005903
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058e4:	f7ff f88c 	bl	8004a00 <HAL_RCC_GetPCLK1Freq>
 80058e8:	61b8      	str	r0, [r7, #24]
        break;
 80058ea:	e013      	b.n	8005914 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058ec:	f7ff f8aa 	bl	8004a44 <HAL_RCC_GetPCLK2Freq>
 80058f0:	61b8      	str	r0, [r7, #24]
        break;
 80058f2:	e00f      	b.n	8005914 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058f4:	4b25      	ldr	r3, [pc, #148]	; (800598c <UART_SetConfig+0x2f4>)
 80058f6:	61bb      	str	r3, [r7, #24]
        break;
 80058f8:	e00c      	b.n	8005914 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058fa:	f7ff f80b 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80058fe:	61b8      	str	r0, [r7, #24]
        break;
 8005900:	e008      	b.n	8005914 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005902:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005906:	61bb      	str	r3, [r7, #24]
        break;
 8005908:	e004      	b.n	8005914 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 800590a:	2300      	movs	r3, #0
 800590c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	77bb      	strb	r3, [r7, #30]
        break;
 8005912:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	2b00      	cmp	r3, #0
 8005918:	f000 8086 	beq.w	8005a28 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	005a      	lsls	r2, r3, #1
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	085b      	lsrs	r3, r3, #1
 8005926:	441a      	add	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005930:	b29b      	uxth	r3, r3
 8005932:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	2b0f      	cmp	r3, #15
 8005938:	d916      	bls.n	8005968 <UART_SetConfig+0x2d0>
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005940:	d212      	bcs.n	8005968 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	b29b      	uxth	r3, r3
 8005946:	f023 030f 	bic.w	r3, r3, #15
 800594a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	b29b      	uxth	r3, r3
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	b29a      	uxth	r2, r3
 8005958:	89fb      	ldrh	r3, [r7, #14]
 800595a:	4313      	orrs	r3, r2
 800595c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	89fa      	ldrh	r2, [r7, #14]
 8005964:	60da      	str	r2, [r3, #12]
 8005966:	e05f      	b.n	8005a28 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	77bb      	strb	r3, [r7, #30]
 800596c:	e05c      	b.n	8005a28 <UART_SetConfig+0x390>
 800596e:	bf00      	nop
 8005970:	efff69f3 	.word	0xefff69f3
 8005974:	40013800 	.word	0x40013800
 8005978:	40021000 	.word	0x40021000
 800597c:	40004400 	.word	0x40004400
 8005980:	40004800 	.word	0x40004800
 8005984:	40004c00 	.word	0x40004c00
 8005988:	40005000 	.word	0x40005000
 800598c:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8005990:	7ffb      	ldrb	r3, [r7, #31]
 8005992:	2b08      	cmp	r3, #8
 8005994:	d827      	bhi.n	80059e6 <UART_SetConfig+0x34e>
 8005996:	a201      	add	r2, pc, #4	; (adr r2, 800599c <UART_SetConfig+0x304>)
 8005998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599c:	080059c1 	.word	0x080059c1
 80059a0:	080059c9 	.word	0x080059c9
 80059a4:	080059d1 	.word	0x080059d1
 80059a8:	080059e7 	.word	0x080059e7
 80059ac:	080059d7 	.word	0x080059d7
 80059b0:	080059e7 	.word	0x080059e7
 80059b4:	080059e7 	.word	0x080059e7
 80059b8:	080059e7 	.word	0x080059e7
 80059bc:	080059df 	.word	0x080059df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059c0:	f7ff f81e 	bl	8004a00 <HAL_RCC_GetPCLK1Freq>
 80059c4:	61b8      	str	r0, [r7, #24]
        break;
 80059c6:	e013      	b.n	80059f0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059c8:	f7ff f83c 	bl	8004a44 <HAL_RCC_GetPCLK2Freq>
 80059cc:	61b8      	str	r0, [r7, #24]
        break;
 80059ce:	e00f      	b.n	80059f0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059d0:	4b1b      	ldr	r3, [pc, #108]	; (8005a40 <UART_SetConfig+0x3a8>)
 80059d2:	61bb      	str	r3, [r7, #24]
        break;
 80059d4:	e00c      	b.n	80059f0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059d6:	f7fe ff9d 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80059da:	61b8      	str	r0, [r7, #24]
        break;
 80059dc:	e008      	b.n	80059f0 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059e2:	61bb      	str	r3, [r7, #24]
        break;
 80059e4:	e004      	b.n	80059f0 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 80059e6:	2300      	movs	r3, #0
 80059e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	77bb      	strb	r3, [r7, #30]
        break;
 80059ee:	bf00      	nop
    }

    if (pclk != 0U)
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d018      	beq.n	8005a28 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	085a      	lsrs	r2, r3, #1
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	441a      	add	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	2b0f      	cmp	r3, #15
 8005a10:	d908      	bls.n	8005a24 <UART_SetConfig+0x38c>
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a18:	d204      	bcs.n	8005a24 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	60da      	str	r2, [r3, #12]
 8005a22:	e001      	b.n	8005a28 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005a34:	7fbb      	ldrb	r3, [r7, #30]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3720      	adds	r7, #32
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	007a1200 	.word	0x007a1200

08005a44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a50:	f003 0301 	and.w	r3, r3, #1
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00a      	beq.n	8005a6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a72:	f003 0302 	and.w	r3, r3, #2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00a      	beq.n	8005a90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	430a      	orrs	r2, r1
 8005a8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	f003 0304 	and.w	r3, r3, #4
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00a      	beq.n	8005ab2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00a      	beq.n	8005ad4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	f003 0310 	and.w	r3, r3, #16
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00a      	beq.n	8005af6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	f003 0320 	and.w	r3, r3, #32
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00a      	beq.n	8005b18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01a      	beq.n	8005b5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b42:	d10a      	bne.n	8005b5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	605a      	str	r2, [r3, #4]
  }
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b086      	sub	sp, #24
 8005b8c:	af02      	add	r7, sp, #8
 8005b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b98:	f7fc fe0c 	bl	80027b4 <HAL_GetTick>
 8005b9c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0308 	and.w	r3, r3, #8
 8005ba8:	2b08      	cmp	r3, #8
 8005baa:	d10e      	bne.n	8005bca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005bb0:	9300      	str	r3, [sp, #0]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f82d 	bl	8005c1a <UART_WaitOnFlagUntilTimeout>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e023      	b.n	8005c12 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0304 	and.w	r3, r3, #4
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d10e      	bne.n	8005bf6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bd8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f817 	bl	8005c1a <UART_WaitOnFlagUntilTimeout>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d001      	beq.n	8005bf6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e00d      	b.n	8005c12 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b09c      	sub	sp, #112	; 0x70
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	60f8      	str	r0, [r7, #12]
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	603b      	str	r3, [r7, #0]
 8005c26:	4613      	mov	r3, r2
 8005c28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c2a:	e0a5      	b.n	8005d78 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c32:	f000 80a1 	beq.w	8005d78 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c36:	f7fc fdbd 	bl	80027b4 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d302      	bcc.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x32>
 8005c46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d13e      	bne.n	8005cca <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c54:	e853 3f00 	ldrex	r3, [r3]
 8005c58:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005c5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c5c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c60:	667b      	str	r3, [r7, #100]	; 0x64
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c6c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005c70:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c72:	e841 2300 	strex	r3, r2, [r1]
 8005c76:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005c78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1e6      	bne.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	3308      	adds	r3, #8
 8005c84:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c88:	e853 3f00 	ldrex	r3, [r3]
 8005c8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c90:	f023 0301 	bic.w	r3, r3, #1
 8005c94:	663b      	str	r3, [r7, #96]	; 0x60
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	3308      	adds	r3, #8
 8005c9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005c9e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005ca0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005ca4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ca6:	e841 2300 	strex	r3, r2, [r1]
 8005caa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1e5      	bne.n	8005c7e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e067      	b.n	8005d9a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d04f      	beq.n	8005d78 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	69db      	ldr	r3, [r3, #28]
 8005cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ce6:	d147      	bne.n	8005d78 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cf0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d10:	637b      	str	r3, [r7, #52]	; 0x34
 8005d12:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d18:	e841 2300 	strex	r3, r2, [r1]
 8005d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1e6      	bne.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3308      	adds	r3, #8
 8005d2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	e853 3f00 	ldrex	r3, [r3]
 8005d32:	613b      	str	r3, [r7, #16]
   return(result);
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3308      	adds	r3, #8
 8005d42:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d44:	623a      	str	r2, [r7, #32]
 8005d46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d48:	69f9      	ldr	r1, [r7, #28]
 8005d4a:	6a3a      	ldr	r2, [r7, #32]
 8005d4c:	e841 2300 	strex	r3, r2, [r1]
 8005d50:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1e5      	bne.n	8005d24 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2220      	movs	r2, #32
 8005d62:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2220      	movs	r2, #32
 8005d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e010      	b.n	8005d9a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	69da      	ldr	r2, [r3, #28]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	4013      	ands	r3, r2
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	bf0c      	ite	eq
 8005d88:	2301      	moveq	r3, #1
 8005d8a:	2300      	movne	r3, #0
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	461a      	mov	r2, r3
 8005d90:	79fb      	ldrb	r3, [r7, #7]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	f43f af4a 	beq.w	8005c2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3770      	adds	r7, #112	; 0x70
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
	...

08005da4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005daa:	f3ef 8305 	mrs	r3, IPSR
 8005dae:	60bb      	str	r3, [r7, #8]
  return(result);
 8005db0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10f      	bne.n	8005dd6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005db6:	f3ef 8310 	mrs	r3, PRIMASK
 8005dba:	607b      	str	r3, [r7, #4]
  return(result);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d109      	bne.n	8005dd6 <osKernelInitialize+0x32>
 8005dc2:	4b11      	ldr	r3, [pc, #68]	; (8005e08 <osKernelInitialize+0x64>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d109      	bne.n	8005dde <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005dca:	f3ef 8311 	mrs	r3, BASEPRI
 8005dce:	603b      	str	r3, [r7, #0]
  return(result);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005dd6:	f06f 0305 	mvn.w	r3, #5
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	e00c      	b.n	8005df8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005dde:	4b0a      	ldr	r3, [pc, #40]	; (8005e08 <osKernelInitialize+0x64>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d105      	bne.n	8005df2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005de6:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <osKernelInitialize+0x64>)
 8005de8:	2201      	movs	r2, #1
 8005dea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005dec:	2300      	movs	r3, #0
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	e002      	b.n	8005df8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005df2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005df6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005df8:	68fb      	ldr	r3, [r7, #12]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3714      	adds	r7, #20
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	2000023c 	.word	0x2000023c

08005e0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e12:	f3ef 8305 	mrs	r3, IPSR
 8005e16:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e18:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d10f      	bne.n	8005e3e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e22:	607b      	str	r3, [r7, #4]
  return(result);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d109      	bne.n	8005e3e <osKernelStart+0x32>
 8005e2a:	4b11      	ldr	r3, [pc, #68]	; (8005e70 <osKernelStart+0x64>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d109      	bne.n	8005e46 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005e32:	f3ef 8311 	mrs	r3, BASEPRI
 8005e36:	603b      	str	r3, [r7, #0]
  return(result);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005e3e:	f06f 0305 	mvn.w	r3, #5
 8005e42:	60fb      	str	r3, [r7, #12]
 8005e44:	e00e      	b.n	8005e64 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005e46:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <osKernelStart+0x64>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d107      	bne.n	8005e5e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005e4e:	4b08      	ldr	r3, [pc, #32]	; (8005e70 <osKernelStart+0x64>)
 8005e50:	2202      	movs	r2, #2
 8005e52:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005e54:	f001 f898 	bl	8006f88 <vTaskStartScheduler>
      stat = osOK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	e002      	b.n	8005e64 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005e5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e62:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005e64:	68fb      	ldr	r3, [r7, #12]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	2000023c 	.word	0x2000023c

08005e74 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b092      	sub	sp, #72	; 0x48
 8005e78:	af04      	add	r7, sp, #16
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e84:	f3ef 8305 	mrs	r3, IPSR
 8005e88:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f040 8094 	bne.w	8005fba <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e92:	f3ef 8310 	mrs	r3, PRIMASK
 8005e96:	623b      	str	r3, [r7, #32]
  return(result);
 8005e98:	6a3b      	ldr	r3, [r7, #32]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f040 808d 	bne.w	8005fba <osThreadNew+0x146>
 8005ea0:	4b48      	ldr	r3, [pc, #288]	; (8005fc4 <osThreadNew+0x150>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d106      	bne.n	8005eb6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005ea8:	f3ef 8311 	mrs	r3, BASEPRI
 8005eac:	61fb      	str	r3, [r7, #28]
  return(result);
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f040 8082 	bne.w	8005fba <osThreadNew+0x146>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d07e      	beq.n	8005fba <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005ebc:	2380      	movs	r3, #128	; 0x80
 8005ebe:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005ec0:	2318      	movs	r3, #24
 8005ec2:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005ec8:	f107 031b 	add.w	r3, r7, #27
 8005ecc:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005ece:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ed2:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d045      	beq.n	8005f66 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <osThreadNew+0x74>
        name = attr->name;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d002      	beq.n	8005ef6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d008      	beq.n	8005f0e <osThreadNew+0x9a>
 8005efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005efe:	2b38      	cmp	r3, #56	; 0x38
 8005f00:	d805      	bhi.n	8005f0e <osThreadNew+0x9a>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f003 0301 	and.w	r3, r3, #1
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <osThreadNew+0x9e>
        return (NULL);
 8005f0e:	2300      	movs	r3, #0
 8005f10:	e054      	b.n	8005fbc <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	089b      	lsrs	r3, r3, #2
 8005f20:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00e      	beq.n	8005f48 <osThreadNew+0xd4>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	2bbb      	cmp	r3, #187	; 0xbb
 8005f30:	d90a      	bls.n	8005f48 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d006      	beq.n	8005f48 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d002      	beq.n	8005f48 <osThreadNew+0xd4>
        mem = 1;
 8005f42:	2301      	movs	r3, #1
 8005f44:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f46:	e010      	b.n	8005f6a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10c      	bne.n	8005f6a <osThreadNew+0xf6>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d108      	bne.n	8005f6a <osThreadNew+0xf6>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d104      	bne.n	8005f6a <osThreadNew+0xf6>
          mem = 0;
 8005f60:	2300      	movs	r3, #0
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f64:	e001      	b.n	8005f6a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005f66:	2300      	movs	r3, #0
 8005f68:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d110      	bne.n	8005f92 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005f78:	9202      	str	r2, [sp, #8]
 8005f7a:	9301      	str	r3, [sp, #4]
 8005f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f84:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f000 fe1a 	bl	8006bc0 <xTaskCreateStatic>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	617b      	str	r3, [r7, #20]
 8005f90:	e013      	b.n	8005fba <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d110      	bne.n	8005fba <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	f107 0314 	add.w	r3, r7, #20
 8005fa0:	9301      	str	r3, [sp, #4]
 8005fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fe64 	bl	8006c78 <xTaskCreate>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d001      	beq.n	8005fba <osThreadNew+0x146>
          hTask = NULL;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005fba:	697b      	ldr	r3, [r7, #20]
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3738      	adds	r7, #56	; 0x38
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	2000023c 	.word	0x2000023c

08005fc8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fd0:	f3ef 8305 	mrs	r3, IPSR
 8005fd4:	613b      	str	r3, [r7, #16]
  return(result);
 8005fd6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10f      	bne.n	8005ffc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fdc:	f3ef 8310 	mrs	r3, PRIMASK
 8005fe0:	60fb      	str	r3, [r7, #12]
  return(result);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d109      	bne.n	8005ffc <osDelay+0x34>
 8005fe8:	4b0d      	ldr	r3, [pc, #52]	; (8006020 <osDelay+0x58>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d109      	bne.n	8006004 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005ff0:	f3ef 8311 	mrs	r3, BASEPRI
 8005ff4:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d003      	beq.n	8006004 <osDelay+0x3c>
    stat = osErrorISR;
 8005ffc:	f06f 0305 	mvn.w	r3, #5
 8006000:	617b      	str	r3, [r7, #20]
 8006002:	e007      	b.n	8006014 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006004:	2300      	movs	r3, #0
 8006006:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <osDelay+0x4c>
      vTaskDelay(ticks);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 ff86 	bl	8006f20 <vTaskDelay>
    }
  }

  return (stat);
 8006014:	697b      	ldr	r3, [r7, #20]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3718      	adds	r7, #24
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	2000023c 	.word	0x2000023c

08006024 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	4a07      	ldr	r2, [pc, #28]	; (8006050 <vApplicationGetIdleTaskMemory+0x2c>)
 8006034:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	4a06      	ldr	r2, [pc, #24]	; (8006054 <vApplicationGetIdleTaskMemory+0x30>)
 800603a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2280      	movs	r2, #128	; 0x80
 8006040:	601a      	str	r2, [r3, #0]
}
 8006042:	bf00      	nop
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	20000240 	.word	0x20000240
 8006054:	200002fc 	.word	0x200002fc

08006058 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	4a07      	ldr	r2, [pc, #28]	; (8006084 <vApplicationGetTimerTaskMemory+0x2c>)
 8006068:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	4a06      	ldr	r2, [pc, #24]	; (8006088 <vApplicationGetTimerTaskMemory+0x30>)
 800606e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006076:	601a      	str	r2, [r3, #0]
}
 8006078:	bf00      	nop
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	200004fc 	.word	0x200004fc
 8006088:	200005b8 	.word	0x200005b8

0800608c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f103 0208 	add.w	r2, r3, #8
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f103 0208 	add.w	r2, r3, #8
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f103 0208 	add.w	r2, r3, #8
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80060da:	bf00      	nop
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060e6:	b480      	push	{r7}
 80060e8:	b085      	sub	sp, #20
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
 80060ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689a      	ldr	r2, [r3, #8]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	683a      	ldr	r2, [r7, #0]
 800610a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	1c5a      	adds	r2, r3, #1
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	601a      	str	r2, [r3, #0]
}
 8006122:	bf00      	nop
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800612e:	b480      	push	{r7}
 8006130:	b085      	sub	sp, #20
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
 8006136:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006144:	d103      	bne.n	800614e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	60fb      	str	r3, [r7, #12]
 800614c:	e00c      	b.n	8006168 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	3308      	adds	r3, #8
 8006152:	60fb      	str	r3, [r7, #12]
 8006154:	e002      	b.n	800615c <vListInsert+0x2e>
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	60fb      	str	r3, [r7, #12]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68ba      	ldr	r2, [r7, #8]
 8006164:	429a      	cmp	r2, r3
 8006166:	d2f6      	bcs.n	8006156 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	683a      	ldr	r2, [r7, #0]
 8006176:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	683a      	ldr	r2, [r7, #0]
 8006182:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	1c5a      	adds	r2, r3, #1
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	601a      	str	r2, [r3, #0]
}
 8006194:	bf00      	nop
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	6892      	ldr	r2, [r2, #8]
 80061b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	6852      	ldr	r2, [r2, #4]
 80061c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d103      	bne.n	80061d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	1e5a      	subs	r2, r3, #1
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10a      	bne.n	800621e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800620c:	f383 8811 	msr	BASEPRI, r3
 8006210:	f3bf 8f6f 	isb	sy
 8006214:	f3bf 8f4f 	dsb	sy
 8006218:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800621a:	bf00      	nop
 800621c:	e7fe      	b.n	800621c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800621e:	f002 f839 	bl	8008294 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800622a:	68f9      	ldr	r1, [r7, #12]
 800622c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800622e:	fb01 f303 	mul.w	r3, r1, r3
 8006232:	441a      	add	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800624e:	3b01      	subs	r3, #1
 8006250:	68f9      	ldr	r1, [r7, #12]
 8006252:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006254:	fb01 f303 	mul.w	r3, r1, r3
 8006258:	441a      	add	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	22ff      	movs	r2, #255	; 0xff
 8006262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	22ff      	movs	r2, #255	; 0xff
 800626a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d114      	bne.n	800629e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d01a      	beq.n	80062b2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3310      	adds	r3, #16
 8006280:	4618      	mov	r0, r3
 8006282:	f001 f91f 	bl	80074c4 <xTaskRemoveFromEventList>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d012      	beq.n	80062b2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800628c:	4b0c      	ldr	r3, [pc, #48]	; (80062c0 <xQueueGenericReset+0xcc>)
 800628e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	e009      	b.n	80062b2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	3310      	adds	r3, #16
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff fef2 	bl	800608c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	3324      	adds	r3, #36	; 0x24
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7ff feed 	bl	800608c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80062b2:	f002 f81f 	bl	80082f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80062b6:	2301      	movs	r3, #1
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	e000ed04 	.word	0xe000ed04

080062c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b08e      	sub	sp, #56	; 0x38
 80062c8:	af02      	add	r7, sp, #8
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
 80062d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10a      	bne.n	80062ee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062ea:	bf00      	nop
 80062ec:	e7fe      	b.n	80062ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10a      	bne.n	800630a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006306:	bf00      	nop
 8006308:	e7fe      	b.n	8006308 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d002      	beq.n	8006316 <xQueueGenericCreateStatic+0x52>
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <xQueueGenericCreateStatic+0x56>
 8006316:	2301      	movs	r3, #1
 8006318:	e000      	b.n	800631c <xQueueGenericCreateStatic+0x58>
 800631a:	2300      	movs	r3, #0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d10a      	bne.n	8006336 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006324:	f383 8811 	msr	BASEPRI, r3
 8006328:	f3bf 8f6f 	isb	sy
 800632c:	f3bf 8f4f 	dsb	sy
 8006330:	623b      	str	r3, [r7, #32]
}
 8006332:	bf00      	nop
 8006334:	e7fe      	b.n	8006334 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d102      	bne.n	8006342 <xQueueGenericCreateStatic+0x7e>
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <xQueueGenericCreateStatic+0x82>
 8006342:	2301      	movs	r3, #1
 8006344:	e000      	b.n	8006348 <xQueueGenericCreateStatic+0x84>
 8006346:	2300      	movs	r3, #0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10a      	bne.n	8006362 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800634c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006350:	f383 8811 	msr	BASEPRI, r3
 8006354:	f3bf 8f6f 	isb	sy
 8006358:	f3bf 8f4f 	dsb	sy
 800635c:	61fb      	str	r3, [r7, #28]
}
 800635e:	bf00      	nop
 8006360:	e7fe      	b.n	8006360 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006362:	2350      	movs	r3, #80	; 0x50
 8006364:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	2b50      	cmp	r3, #80	; 0x50
 800636a:	d00a      	beq.n	8006382 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800636c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006370:	f383 8811 	msr	BASEPRI, r3
 8006374:	f3bf 8f6f 	isb	sy
 8006378:	f3bf 8f4f 	dsb	sy
 800637c:	61bb      	str	r3, [r7, #24]
}
 800637e:	bf00      	nop
 8006380:	e7fe      	b.n	8006380 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00d      	beq.n	80063a8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800638c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006394:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800639a:	9300      	str	r3, [sp, #0]
 800639c:	4613      	mov	r3, r2
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	68b9      	ldr	r1, [r7, #8]
 80063a2:	68f8      	ldr	r0, [r7, #12]
 80063a4:	f000 f805 	bl	80063b2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80063a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3730      	adds	r7, #48	; 0x30
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	60f8      	str	r0, [r7, #12]
 80063ba:	60b9      	str	r1, [r7, #8]
 80063bc:	607a      	str	r2, [r7, #4]
 80063be:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d103      	bne.n	80063ce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	69ba      	ldr	r2, [r7, #24]
 80063ca:	601a      	str	r2, [r3, #0]
 80063cc:	e002      	b.n	80063d4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	68ba      	ldr	r2, [r7, #8]
 80063de:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80063e0:	2101      	movs	r1, #1
 80063e2:	69b8      	ldr	r0, [r7, #24]
 80063e4:	f7ff ff06 	bl	80061f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	78fa      	ldrb	r2, [r7, #3]
 80063ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80063f0:	bf00      	nop
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b08e      	sub	sp, #56	; 0x38
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006406:	2300      	movs	r3, #0
 8006408:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800640e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <xQueueGenericSend+0x32>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006426:	bf00      	nop
 8006428:	e7fe      	b.n	8006428 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d103      	bne.n	8006438 <xQueueGenericSend+0x40>
 8006430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <xQueueGenericSend+0x44>
 8006438:	2301      	movs	r3, #1
 800643a:	e000      	b.n	800643e <xQueueGenericSend+0x46>
 800643c:	2300      	movs	r3, #0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10a      	bne.n	8006458 <xQueueGenericSend+0x60>
	__asm volatile
 8006442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006454:	bf00      	nop
 8006456:	e7fe      	b.n	8006456 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	2b02      	cmp	r3, #2
 800645c:	d103      	bne.n	8006466 <xQueueGenericSend+0x6e>
 800645e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006462:	2b01      	cmp	r3, #1
 8006464:	d101      	bne.n	800646a <xQueueGenericSend+0x72>
 8006466:	2301      	movs	r3, #1
 8006468:	e000      	b.n	800646c <xQueueGenericSend+0x74>
 800646a:	2300      	movs	r3, #0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10a      	bne.n	8006486 <xQueueGenericSend+0x8e>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006474:	f383 8811 	msr	BASEPRI, r3
 8006478:	f3bf 8f6f 	isb	sy
 800647c:	f3bf 8f4f 	dsb	sy
 8006480:	623b      	str	r3, [r7, #32]
}
 8006482:	bf00      	nop
 8006484:	e7fe      	b.n	8006484 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006486:	f001 f9e5 	bl	8007854 <xTaskGetSchedulerState>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d102      	bne.n	8006496 <xQueueGenericSend+0x9e>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d101      	bne.n	800649a <xQueueGenericSend+0xa2>
 8006496:	2301      	movs	r3, #1
 8006498:	e000      	b.n	800649c <xQueueGenericSend+0xa4>
 800649a:	2300      	movs	r3, #0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10a      	bne.n	80064b6 <xQueueGenericSend+0xbe>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	61fb      	str	r3, [r7, #28]
}
 80064b2:	bf00      	nop
 80064b4:	e7fe      	b.n	80064b4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80064b6:	f001 feed 	bl	8008294 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d302      	bcc.n	80064cc <xQueueGenericSend+0xd4>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d129      	bne.n	8006520 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	68b9      	ldr	r1, [r7, #8]
 80064d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064d2:	f000 fa07 	bl	80068e4 <prvCopyDataToQueue>
 80064d6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d010      	beq.n	8006502 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e2:	3324      	adds	r3, #36	; 0x24
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 ffed 	bl	80074c4 <xTaskRemoveFromEventList>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d013      	beq.n	8006518 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80064f0:	4b3f      	ldr	r3, [pc, #252]	; (80065f0 <xQueueGenericSend+0x1f8>)
 80064f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	f3bf 8f4f 	dsb	sy
 80064fc:	f3bf 8f6f 	isb	sy
 8006500:	e00a      	b.n	8006518 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006504:	2b00      	cmp	r3, #0
 8006506:	d007      	beq.n	8006518 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006508:	4b39      	ldr	r3, [pc, #228]	; (80065f0 <xQueueGenericSend+0x1f8>)
 800650a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800650e:	601a      	str	r2, [r3, #0]
 8006510:	f3bf 8f4f 	dsb	sy
 8006514:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006518:	f001 feec 	bl	80082f4 <vPortExitCritical>
				return pdPASS;
 800651c:	2301      	movs	r3, #1
 800651e:	e063      	b.n	80065e8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d103      	bne.n	800652e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006526:	f001 fee5 	bl	80082f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800652a:	2300      	movs	r3, #0
 800652c:	e05c      	b.n	80065e8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800652e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006530:	2b00      	cmp	r3, #0
 8006532:	d106      	bne.n	8006542 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006534:	f107 0314 	add.w	r3, r7, #20
 8006538:	4618      	mov	r0, r3
 800653a:	f001 f827 	bl	800758c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800653e:	2301      	movs	r3, #1
 8006540:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006542:	f001 fed7 	bl	80082f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006546:	f000 fd8f 	bl	8007068 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800654a:	f001 fea3 	bl	8008294 <vPortEnterCritical>
 800654e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006550:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006554:	b25b      	sxtb	r3, r3
 8006556:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800655a:	d103      	bne.n	8006564 <xQueueGenericSend+0x16c>
 800655c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006566:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800656a:	b25b      	sxtb	r3, r3
 800656c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006570:	d103      	bne.n	800657a <xQueueGenericSend+0x182>
 8006572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800657a:	f001 febb 	bl	80082f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800657e:	1d3a      	adds	r2, r7, #4
 8006580:	f107 0314 	add.w	r3, r7, #20
 8006584:	4611      	mov	r1, r2
 8006586:	4618      	mov	r0, r3
 8006588:	f001 f816 	bl	80075b8 <xTaskCheckForTimeOut>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d124      	bne.n	80065dc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006592:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006594:	f000 fa9e 	bl	8006ad4 <prvIsQueueFull>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d018      	beq.n	80065d0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800659e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a0:	3310      	adds	r3, #16
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	4611      	mov	r1, r2
 80065a6:	4618      	mov	r0, r3
 80065a8:	f000 ff3c 	bl	8007424 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80065ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065ae:	f000 fa29 	bl	8006a04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80065b2:	f000 fd67 	bl	8007084 <xTaskResumeAll>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f47f af7c 	bne.w	80064b6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80065be:	4b0c      	ldr	r3, [pc, #48]	; (80065f0 <xQueueGenericSend+0x1f8>)
 80065c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065c4:	601a      	str	r2, [r3, #0]
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	f3bf 8f6f 	isb	sy
 80065ce:	e772      	b.n	80064b6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80065d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065d2:	f000 fa17 	bl	8006a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065d6:	f000 fd55 	bl	8007084 <xTaskResumeAll>
 80065da:	e76c      	b.n	80064b6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80065dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065de:	f000 fa11 	bl	8006a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065e2:	f000 fd4f 	bl	8007084 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80065e6:	2300      	movs	r3, #0
		}
	}
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3738      	adds	r7, #56	; 0x38
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	e000ed04 	.word	0xe000ed04

080065f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08e      	sub	sp, #56	; 0x38
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10a      	bne.n	8006622 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800661e:	bf00      	nop
 8006620:	e7fe      	b.n	8006620 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d103      	bne.n	8006630 <xQueueGenericSendFromISR+0x3c>
 8006628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d101      	bne.n	8006634 <xQueueGenericSendFromISR+0x40>
 8006630:	2301      	movs	r3, #1
 8006632:	e000      	b.n	8006636 <xQueueGenericSendFromISR+0x42>
 8006634:	2300      	movs	r3, #0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10a      	bne.n	8006650 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800663a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663e:	f383 8811 	msr	BASEPRI, r3
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	f3bf 8f4f 	dsb	sy
 800664a:	623b      	str	r3, [r7, #32]
}
 800664c:	bf00      	nop
 800664e:	e7fe      	b.n	800664e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b02      	cmp	r3, #2
 8006654:	d103      	bne.n	800665e <xQueueGenericSendFromISR+0x6a>
 8006656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800665a:	2b01      	cmp	r3, #1
 800665c:	d101      	bne.n	8006662 <xQueueGenericSendFromISR+0x6e>
 800665e:	2301      	movs	r3, #1
 8006660:	e000      	b.n	8006664 <xQueueGenericSendFromISR+0x70>
 8006662:	2300      	movs	r3, #0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10a      	bne.n	800667e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666c:	f383 8811 	msr	BASEPRI, r3
 8006670:	f3bf 8f6f 	isb	sy
 8006674:	f3bf 8f4f 	dsb	sy
 8006678:	61fb      	str	r3, [r7, #28]
}
 800667a:	bf00      	nop
 800667c:	e7fe      	b.n	800667c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800667e:	f001 feeb 	bl	8008458 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006682:	f3ef 8211 	mrs	r2, BASEPRI
 8006686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800668a:	f383 8811 	msr	BASEPRI, r3
 800668e:	f3bf 8f6f 	isb	sy
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	61ba      	str	r2, [r7, #24]
 8006698:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800669a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800669c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800669e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d302      	bcc.n	80066b0 <xQueueGenericSendFromISR+0xbc>
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d12c      	bne.n	800670a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80066b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	68b9      	ldr	r1, [r7, #8]
 80066be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066c0:	f000 f910 	bl	80068e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80066c4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80066c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066cc:	d112      	bne.n	80066f4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d016      	beq.n	8006704 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d8:	3324      	adds	r3, #36	; 0x24
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 fef2 	bl	80074c4 <xTaskRemoveFromEventList>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00e      	beq.n	8006704 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00b      	beq.n	8006704 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	601a      	str	r2, [r3, #0]
 80066f2:	e007      	b.n	8006704 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80066f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80066f8:	3301      	adds	r3, #1
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	b25a      	sxtb	r2, r3
 80066fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006704:	2301      	movs	r3, #1
 8006706:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006708:	e001      	b.n	800670e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800670a:	2300      	movs	r3, #0
 800670c:	637b      	str	r3, [r7, #52]	; 0x34
 800670e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006710:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006718:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800671a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800671c:	4618      	mov	r0, r3
 800671e:	3738      	adds	r7, #56	; 0x38
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b08c      	sub	sp, #48	; 0x30
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006730:	2300      	movs	r3, #0
 8006732:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10a      	bne.n	8006754 <xQueueReceive+0x30>
	__asm volatile
 800673e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006742:	f383 8811 	msr	BASEPRI, r3
 8006746:	f3bf 8f6f 	isb	sy
 800674a:	f3bf 8f4f 	dsb	sy
 800674e:	623b      	str	r3, [r7, #32]
}
 8006750:	bf00      	nop
 8006752:	e7fe      	b.n	8006752 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d103      	bne.n	8006762 <xQueueReceive+0x3e>
 800675a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <xQueueReceive+0x42>
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <xQueueReceive+0x44>
 8006766:	2300      	movs	r3, #0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10a      	bne.n	8006782 <xQueueReceive+0x5e>
	__asm volatile
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	61fb      	str	r3, [r7, #28]
}
 800677e:	bf00      	nop
 8006780:	e7fe      	b.n	8006780 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006782:	f001 f867 	bl	8007854 <xTaskGetSchedulerState>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <xQueueReceive+0x6e>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <xQueueReceive+0x72>
 8006792:	2301      	movs	r3, #1
 8006794:	e000      	b.n	8006798 <xQueueReceive+0x74>
 8006796:	2300      	movs	r3, #0
 8006798:	2b00      	cmp	r3, #0
 800679a:	d10a      	bne.n	80067b2 <xQueueReceive+0x8e>
	__asm volatile
 800679c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	61bb      	str	r3, [r7, #24]
}
 80067ae:	bf00      	nop
 80067b0:	e7fe      	b.n	80067b0 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80067b2:	f001 fd6f 	bl	8008294 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d01f      	beq.n	8006802 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80067c2:	68b9      	ldr	r1, [r7, #8]
 80067c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067c6:	f000 f8f7 	bl	80069b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80067ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067cc:	1e5a      	subs	r2, r3, #1
 80067ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00f      	beq.n	80067fa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067dc:	3310      	adds	r3, #16
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 fe70 	bl	80074c4 <xTaskRemoveFromEventList>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d007      	beq.n	80067fa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80067ea:	4b3d      	ldr	r3, [pc, #244]	; (80068e0 <xQueueReceive+0x1bc>)
 80067ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067f0:	601a      	str	r2, [r3, #0]
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80067fa:	f001 fd7b 	bl	80082f4 <vPortExitCritical>
				return pdPASS;
 80067fe:	2301      	movs	r3, #1
 8006800:	e069      	b.n	80068d6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d103      	bne.n	8006810 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006808:	f001 fd74 	bl	80082f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800680c:	2300      	movs	r3, #0
 800680e:	e062      	b.n	80068d6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006812:	2b00      	cmp	r3, #0
 8006814:	d106      	bne.n	8006824 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006816:	f107 0310 	add.w	r3, r7, #16
 800681a:	4618      	mov	r0, r3
 800681c:	f000 feb6 	bl	800758c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006820:	2301      	movs	r3, #1
 8006822:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006824:	f001 fd66 	bl	80082f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006828:	f000 fc1e 	bl	8007068 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800682c:	f001 fd32 	bl	8008294 <vPortEnterCritical>
 8006830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006832:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006836:	b25b      	sxtb	r3, r3
 8006838:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800683c:	d103      	bne.n	8006846 <xQueueReceive+0x122>
 800683e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006840:	2200      	movs	r2, #0
 8006842:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800684c:	b25b      	sxtb	r3, r3
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006852:	d103      	bne.n	800685c <xQueueReceive+0x138>
 8006854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800685c:	f001 fd4a 	bl	80082f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006860:	1d3a      	adds	r2, r7, #4
 8006862:	f107 0310 	add.w	r3, r7, #16
 8006866:	4611      	mov	r1, r2
 8006868:	4618      	mov	r0, r3
 800686a:	f000 fea5 	bl	80075b8 <xTaskCheckForTimeOut>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d123      	bne.n	80068bc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006876:	f000 f917 	bl	8006aa8 <prvIsQueueEmpty>
 800687a:	4603      	mov	r3, r0
 800687c:	2b00      	cmp	r3, #0
 800687e:	d017      	beq.n	80068b0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006882:	3324      	adds	r3, #36	; 0x24
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	4611      	mov	r1, r2
 8006888:	4618      	mov	r0, r3
 800688a:	f000 fdcb 	bl	8007424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800688e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006890:	f000 f8b8 	bl	8006a04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006894:	f000 fbf6 	bl	8007084 <xTaskResumeAll>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d189      	bne.n	80067b2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800689e:	4b10      	ldr	r3, [pc, #64]	; (80068e0 <xQueueReceive+0x1bc>)
 80068a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068a4:	601a      	str	r2, [r3, #0]
 80068a6:	f3bf 8f4f 	dsb	sy
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	e780      	b.n	80067b2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80068b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068b2:	f000 f8a7 	bl	8006a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80068b6:	f000 fbe5 	bl	8007084 <xTaskResumeAll>
 80068ba:	e77a      	b.n	80067b2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80068bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068be:	f000 f8a1 	bl	8006a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80068c2:	f000 fbdf 	bl	8007084 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068c8:	f000 f8ee 	bl	8006aa8 <prvIsQueueEmpty>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f43f af6f 	beq.w	80067b2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80068d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3730      	adds	r7, #48	; 0x30
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	e000ed04 	.word	0xe000ed04

080068e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b086      	sub	sp, #24
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10d      	bne.n	800691e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d14d      	bne.n	80069a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	4618      	mov	r0, r3
 8006910:	f000 ffbe 	bl	8007890 <xTaskPriorityDisinherit>
 8006914:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	605a      	str	r2, [r3, #4]
 800691c:	e043      	b.n	80069a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d119      	bne.n	8006958 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6898      	ldr	r0, [r3, #8]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692c:	461a      	mov	r2, r3
 800692e:	68b9      	ldr	r1, [r7, #8]
 8006930:	f002 f8d8 	bl	8008ae4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693c:	441a      	add	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	689a      	ldr	r2, [r3, #8]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	429a      	cmp	r2, r3
 800694c:	d32b      	bcc.n	80069a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	609a      	str	r2, [r3, #8]
 8006956:	e026      	b.n	80069a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	68d8      	ldr	r0, [r3, #12]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006960:	461a      	mov	r2, r3
 8006962:	68b9      	ldr	r1, [r7, #8]
 8006964:	f002 f8be 	bl	8008ae4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	68da      	ldr	r2, [r3, #12]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006970:	425b      	negs	r3, r3
 8006972:	441a      	add	r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	429a      	cmp	r2, r3
 8006982:	d207      	bcs.n	8006994 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698c:	425b      	negs	r3, r3
 800698e:	441a      	add	r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2b02      	cmp	r3, #2
 8006998:	d105      	bne.n	80069a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d002      	beq.n	80069a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	3b01      	subs	r3, #1
 80069a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	1c5a      	adds	r2, r3, #1
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80069ae:	697b      	ldr	r3, [r7, #20]
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d018      	beq.n	80069fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68da      	ldr	r2, [r3, #12]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	441a      	add	r2, r3
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68da      	ldr	r2, [r3, #12]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d303      	bcc.n	80069ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	68d9      	ldr	r1, [r3, #12]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f4:	461a      	mov	r2, r3
 80069f6:	6838      	ldr	r0, [r7, #0]
 80069f8:	f002 f874 	bl	8008ae4 <memcpy>
	}
}
 80069fc:	bf00      	nop
 80069fe:	3708      	adds	r7, #8
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006a0c:	f001 fc42 	bl	8008294 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a18:	e011      	b.n	8006a3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d012      	beq.n	8006a48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	3324      	adds	r3, #36	; 0x24
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 fd4c 	bl	80074c4 <xTaskRemoveFromEventList>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006a32:	f000 fe23 	bl	800767c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	dce9      	bgt.n	8006a1a <prvUnlockQueue+0x16>
 8006a46:	e000      	b.n	8006a4a <prvUnlockQueue+0x46>
					break;
 8006a48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	22ff      	movs	r2, #255	; 0xff
 8006a4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006a52:	f001 fc4f 	bl	80082f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006a56:	f001 fc1d 	bl	8008294 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a62:	e011      	b.n	8006a88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d012      	beq.n	8006a92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	3310      	adds	r3, #16
 8006a70:	4618      	mov	r0, r3
 8006a72:	f000 fd27 	bl	80074c4 <xTaskRemoveFromEventList>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d001      	beq.n	8006a80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006a7c:	f000 fdfe 	bl	800767c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006a80:	7bbb      	ldrb	r3, [r7, #14]
 8006a82:	3b01      	subs	r3, #1
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	dce9      	bgt.n	8006a64 <prvUnlockQueue+0x60>
 8006a90:	e000      	b.n	8006a94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006a92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	22ff      	movs	r2, #255	; 0xff
 8006a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006a9c:	f001 fc2a 	bl	80082f4 <vPortExitCritical>
}
 8006aa0:	bf00      	nop
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ab0:	f001 fbf0 	bl	8008294 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d102      	bne.n	8006ac2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	e001      	b.n	8006ac6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ac6:	f001 fc15 	bl	80082f4 <vPortExitCritical>

	return xReturn;
 8006aca:	68fb      	ldr	r3, [r7, #12]
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006adc:	f001 fbda 	bl	8008294 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d102      	bne.n	8006af2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006aec:	2301      	movs	r3, #1
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	e001      	b.n	8006af6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006af6:	f001 fbfd 	bl	80082f4 <vPortExitCritical>

	return xReturn;
 8006afa:	68fb      	ldr	r3, [r7, #12]
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006b04:	b480      	push	{r7}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006b0e:	2300      	movs	r3, #0
 8006b10:	60fb      	str	r3, [r7, #12]
 8006b12:	e014      	b.n	8006b3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006b14:	4a0f      	ldr	r2, [pc, #60]	; (8006b54 <vQueueAddToRegistry+0x50>)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10b      	bne.n	8006b38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006b20:	490c      	ldr	r1, [pc, #48]	; (8006b54 <vQueueAddToRegistry+0x50>)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006b2a:	4a0a      	ldr	r2, [pc, #40]	; (8006b54 <vQueueAddToRegistry+0x50>)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	00db      	lsls	r3, r3, #3
 8006b30:	4413      	add	r3, r2
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006b36:	e006      	b.n	8006b46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	60fb      	str	r3, [r7, #12]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2b07      	cmp	r3, #7
 8006b42:	d9e7      	bls.n	8006b14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006b44:	bf00      	nop
 8006b46:	bf00      	nop
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	20004e64 	.word	0x20004e64

08006b58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b086      	sub	sp, #24
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006b68:	f001 fb94 	bl	8008294 <vPortEnterCritical>
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b72:	b25b      	sxtb	r3, r3
 8006b74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b78:	d103      	bne.n	8006b82 <vQueueWaitForMessageRestricted+0x2a>
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b88:	b25b      	sxtb	r3, r3
 8006b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b8e:	d103      	bne.n	8006b98 <vQueueWaitForMessageRestricted+0x40>
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b98:	f001 fbac 	bl	80082f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d106      	bne.n	8006bb2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	3324      	adds	r3, #36	; 0x24
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	68b9      	ldr	r1, [r7, #8]
 8006bac:	4618      	mov	r0, r3
 8006bae:	f000 fc5d 	bl	800746c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006bb2:	6978      	ldr	r0, [r7, #20]
 8006bb4:	f7ff ff26 	bl	8006a04 <prvUnlockQueue>
	}
 8006bb8:	bf00      	nop
 8006bba:	3718      	adds	r7, #24
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b08e      	sub	sp, #56	; 0x38
 8006bc4:	af04      	add	r7, sp, #16
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
 8006bcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d10a      	bne.n	8006bea <xTaskCreateStatic+0x2a>
	__asm volatile
 8006bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd8:	f383 8811 	msr	BASEPRI, r3
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f3bf 8f4f 	dsb	sy
 8006be4:	623b      	str	r3, [r7, #32]
}
 8006be6:	bf00      	nop
 8006be8:	e7fe      	b.n	8006be8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d10a      	bne.n	8006c06 <xTaskCreateStatic+0x46>
	__asm volatile
 8006bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf4:	f383 8811 	msr	BASEPRI, r3
 8006bf8:	f3bf 8f6f 	isb	sy
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	61fb      	str	r3, [r7, #28]
}
 8006c02:	bf00      	nop
 8006c04:	e7fe      	b.n	8006c04 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c06:	23bc      	movs	r3, #188	; 0xbc
 8006c08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	2bbc      	cmp	r3, #188	; 0xbc
 8006c0e:	d00a      	beq.n	8006c26 <xTaskCreateStatic+0x66>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	61bb      	str	r3, [r7, #24]
}
 8006c22:	bf00      	nop
 8006c24:	e7fe      	b.n	8006c24 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d01e      	beq.n	8006c6a <xTaskCreateStatic+0xaa>
 8006c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d01b      	beq.n	8006c6a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c34:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c3a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3e:	2202      	movs	r2, #2
 8006c40:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006c44:	2300      	movs	r3, #0
 8006c46:	9303      	str	r3, [sp, #12]
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	9302      	str	r3, [sp, #8]
 8006c4c:	f107 0314 	add.w	r3, r7, #20
 8006c50:	9301      	str	r3, [sp, #4]
 8006c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	68b9      	ldr	r1, [r7, #8]
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 f851 	bl	8006d04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c64:	f000 f8ec 	bl	8006e40 <prvAddNewTaskToReadyList>
 8006c68:	e001      	b.n	8006c6e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006c6e:	697b      	ldr	r3, [r7, #20]
	}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3728      	adds	r7, #40	; 0x28
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08c      	sub	sp, #48	; 0x30
 8006c7c:	af04      	add	r7, sp, #16
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	603b      	str	r3, [r7, #0]
 8006c84:	4613      	mov	r3, r2
 8006c86:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c88:	88fb      	ldrh	r3, [r7, #6]
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f001 fc23 	bl	80084d8 <pvPortMalloc>
 8006c92:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00e      	beq.n	8006cb8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006c9a:	20bc      	movs	r0, #188	; 0xbc
 8006c9c:	f001 fc1c 	bl	80084d8 <pvPortMalloc>
 8006ca0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d003      	beq.n	8006cb0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	631a      	str	r2, [r3, #48]	; 0x30
 8006cae:	e005      	b.n	8006cbc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006cb0:	6978      	ldr	r0, [r7, #20]
 8006cb2:	f001 fcd5 	bl	8008660 <vPortFree>
 8006cb6:	e001      	b.n	8006cbc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d017      	beq.n	8006cf2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006cca:	88fa      	ldrh	r2, [r7, #6]
 8006ccc:	2300      	movs	r3, #0
 8006cce:	9303      	str	r3, [sp, #12]
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	9302      	str	r3, [sp, #8]
 8006cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd6:	9301      	str	r3, [sp, #4]
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	68b9      	ldr	r1, [r7, #8]
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 f80f 	bl	8006d04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ce6:	69f8      	ldr	r0, [r7, #28]
 8006ce8:	f000 f8aa 	bl	8006e40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006cec:	2301      	movs	r3, #1
 8006cee:	61bb      	str	r3, [r7, #24]
 8006cf0:	e002      	b.n	8006cf8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006cf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cf6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006cf8:	69bb      	ldr	r3, [r7, #24]
	}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3720      	adds	r7, #32
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
	...

08006d04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b088      	sub	sp, #32
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
 8006d10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d14:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	21a5      	movs	r1, #165	; 0xa5
 8006d1e:	f001 feef 	bl	8008b00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	f023 0307 	bic.w	r3, r3, #7
 8006d3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	f003 0307 	and.w	r3, r3, #7
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00a      	beq.n	8006d5c <prvInitialiseNewTask+0x58>
	__asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	617b      	str	r3, [r7, #20]
}
 8006d58:	bf00      	nop
 8006d5a:	e7fe      	b.n	8006d5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	61fb      	str	r3, [r7, #28]
 8006d60:	e012      	b.n	8006d88 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	4413      	add	r3, r2
 8006d68:	7819      	ldrb	r1, [r3, #0]
 8006d6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	4413      	add	r3, r2
 8006d70:	3334      	adds	r3, #52	; 0x34
 8006d72:	460a      	mov	r2, r1
 8006d74:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d006      	beq.n	8006d90 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	3301      	adds	r3, #1
 8006d86:	61fb      	str	r3, [r7, #28]
 8006d88:	69fb      	ldr	r3, [r7, #28]
 8006d8a:	2b0f      	cmp	r3, #15
 8006d8c:	d9e9      	bls.n	8006d62 <prvInitialiseNewTask+0x5e>
 8006d8e:	e000      	b.n	8006d92 <prvInitialiseNewTask+0x8e>
		{
			break;
 8006d90:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d9c:	2b37      	cmp	r3, #55	; 0x37
 8006d9e:	d901      	bls.n	8006da4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006da0:	2337      	movs	r3, #55	; 0x37
 8006da2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006da8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db2:	2200      	movs	r2, #0
 8006db4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db8:	3304      	adds	r3, #4
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff f986 	bl	80060cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc2:	3318      	adds	r3, #24
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff f981 	bl	80060cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dde:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de2:	2200      	movs	r2, #0
 8006de4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df2:	3354      	adds	r3, #84	; 0x54
 8006df4:	2260      	movs	r2, #96	; 0x60
 8006df6:	2100      	movs	r1, #0
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f001 fe81 	bl	8008b00 <memset>
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e00:	4a0c      	ldr	r2, [pc, #48]	; (8006e34 <prvInitialiseNewTask+0x130>)
 8006e02:	659a      	str	r2, [r3, #88]	; 0x58
 8006e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e06:	4a0c      	ldr	r2, [pc, #48]	; (8006e38 <prvInitialiseNewTask+0x134>)
 8006e08:	65da      	str	r2, [r3, #92]	; 0x5c
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0c:	4a0b      	ldr	r2, [pc, #44]	; (8006e3c <prvInitialiseNewTask+0x138>)
 8006e0e:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e10:	683a      	ldr	r2, [r7, #0]
 8006e12:	68f9      	ldr	r1, [r7, #12]
 8006e14:	69b8      	ldr	r0, [r7, #24]
 8006e16:	f001 f90f 	bl	8008038 <pxPortInitialiseStack>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e2a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e2c:	bf00      	nop
 8006e2e:	3720      	adds	r7, #32
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	0800b8f4 	.word	0x0800b8f4
 8006e38:	0800b914 	.word	0x0800b914
 8006e3c:	0800b8d4 	.word	0x0800b8d4

08006e40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006e48:	f001 fa24 	bl	8008294 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006e4c:	4b2d      	ldr	r3, [pc, #180]	; (8006f04 <prvAddNewTaskToReadyList+0xc4>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3301      	adds	r3, #1
 8006e52:	4a2c      	ldr	r2, [pc, #176]	; (8006f04 <prvAddNewTaskToReadyList+0xc4>)
 8006e54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006e56:	4b2c      	ldr	r3, [pc, #176]	; (8006f08 <prvAddNewTaskToReadyList+0xc8>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d109      	bne.n	8006e72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006e5e:	4a2a      	ldr	r2, [pc, #168]	; (8006f08 <prvAddNewTaskToReadyList+0xc8>)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006e64:	4b27      	ldr	r3, [pc, #156]	; (8006f04 <prvAddNewTaskToReadyList+0xc4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d110      	bne.n	8006e8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006e6c:	f000 fc2a 	bl	80076c4 <prvInitialiseTaskLists>
 8006e70:	e00d      	b.n	8006e8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006e72:	4b26      	ldr	r3, [pc, #152]	; (8006f0c <prvAddNewTaskToReadyList+0xcc>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d109      	bne.n	8006e8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006e7a:	4b23      	ldr	r3, [pc, #140]	; (8006f08 <prvAddNewTaskToReadyList+0xc8>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d802      	bhi.n	8006e8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006e88:	4a1f      	ldr	r2, [pc, #124]	; (8006f08 <prvAddNewTaskToReadyList+0xc8>)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006e8e:	4b20      	ldr	r3, [pc, #128]	; (8006f10 <prvAddNewTaskToReadyList+0xd0>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	3301      	adds	r3, #1
 8006e94:	4a1e      	ldr	r2, [pc, #120]	; (8006f10 <prvAddNewTaskToReadyList+0xd0>)
 8006e96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006e98:	4b1d      	ldr	r3, [pc, #116]	; (8006f10 <prvAddNewTaskToReadyList+0xd0>)
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea4:	4b1b      	ldr	r3, [pc, #108]	; (8006f14 <prvAddNewTaskToReadyList+0xd4>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d903      	bls.n	8006eb4 <prvAddNewTaskToReadyList+0x74>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	4a18      	ldr	r2, [pc, #96]	; (8006f14 <prvAddNewTaskToReadyList+0xd4>)
 8006eb2:	6013      	str	r3, [r2, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb8:	4613      	mov	r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	4413      	add	r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	4a15      	ldr	r2, [pc, #84]	; (8006f18 <prvAddNewTaskToReadyList+0xd8>)
 8006ec2:	441a      	add	r2, r3
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4610      	mov	r0, r2
 8006ecc:	f7ff f90b 	bl	80060e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ed0:	f001 fa10 	bl	80082f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ed4:	4b0d      	ldr	r3, [pc, #52]	; (8006f0c <prvAddNewTaskToReadyList+0xcc>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00e      	beq.n	8006efa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006edc:	4b0a      	ldr	r3, [pc, #40]	; (8006f08 <prvAddNewTaskToReadyList+0xc8>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d207      	bcs.n	8006efa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006eea:	4b0c      	ldr	r3, [pc, #48]	; (8006f1c <prvAddNewTaskToReadyList+0xdc>)
 8006eec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ef0:	601a      	str	r2, [r3, #0]
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006efa:	bf00      	nop
 8006efc:	3708      	adds	r7, #8
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	20000e8c 	.word	0x20000e8c
 8006f08:	200009b8 	.word	0x200009b8
 8006f0c:	20000e98 	.word	0x20000e98
 8006f10:	20000ea8 	.word	0x20000ea8
 8006f14:	20000e94 	.word	0x20000e94
 8006f18:	200009bc 	.word	0x200009bc
 8006f1c:	e000ed04 	.word	0xe000ed04

08006f20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d017      	beq.n	8006f62 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006f32:	4b13      	ldr	r3, [pc, #76]	; (8006f80 <vTaskDelay+0x60>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00a      	beq.n	8006f50 <vTaskDelay+0x30>
	__asm volatile
 8006f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	60bb      	str	r3, [r7, #8]
}
 8006f4c:	bf00      	nop
 8006f4e:	e7fe      	b.n	8006f4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006f50:	f000 f88a 	bl	8007068 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006f54:	2100      	movs	r1, #0
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fd08 	bl	800796c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006f5c:	f000 f892 	bl	8007084 <xTaskResumeAll>
 8006f60:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d107      	bne.n	8006f78 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006f68:	4b06      	ldr	r3, [pc, #24]	; (8006f84 <vTaskDelay+0x64>)
 8006f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	f3bf 8f4f 	dsb	sy
 8006f74:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f78:	bf00      	nop
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	20000eb4 	.word	0x20000eb4
 8006f84:	e000ed04 	.word	0xe000ed04

08006f88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08a      	sub	sp, #40	; 0x28
 8006f8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006f96:	463a      	mov	r2, r7
 8006f98:	1d39      	adds	r1, r7, #4
 8006f9a:	f107 0308 	add.w	r3, r7, #8
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7ff f840 	bl	8006024 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	9202      	str	r2, [sp, #8]
 8006fac:	9301      	str	r3, [sp, #4]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	460a      	mov	r2, r1
 8006fb6:	4924      	ldr	r1, [pc, #144]	; (8007048 <vTaskStartScheduler+0xc0>)
 8006fb8:	4824      	ldr	r0, [pc, #144]	; (800704c <vTaskStartScheduler+0xc4>)
 8006fba:	f7ff fe01 	bl	8006bc0 <xTaskCreateStatic>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	4a23      	ldr	r2, [pc, #140]	; (8007050 <vTaskStartScheduler+0xc8>)
 8006fc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006fc4:	4b22      	ldr	r3, [pc, #136]	; (8007050 <vTaskStartScheduler+0xc8>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d002      	beq.n	8006fd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	e001      	b.n	8006fd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d102      	bne.n	8006fe2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006fdc:	f000 fd1a 	bl	8007a14 <xTimerCreateTimerTask>
 8006fe0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d11b      	bne.n	8007020 <vTaskStartScheduler+0x98>
	__asm volatile
 8006fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fec:	f383 8811 	msr	BASEPRI, r3
 8006ff0:	f3bf 8f6f 	isb	sy
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	613b      	str	r3, [r7, #16]
}
 8006ffa:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ffc:	4b15      	ldr	r3, [pc, #84]	; (8007054 <vTaskStartScheduler+0xcc>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	3354      	adds	r3, #84	; 0x54
 8007002:	4a15      	ldr	r2, [pc, #84]	; (8007058 <vTaskStartScheduler+0xd0>)
 8007004:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007006:	4b15      	ldr	r3, [pc, #84]	; (800705c <vTaskStartScheduler+0xd4>)
 8007008:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800700c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800700e:	4b14      	ldr	r3, [pc, #80]	; (8007060 <vTaskStartScheduler+0xd8>)
 8007010:	2201      	movs	r2, #1
 8007012:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007014:	4b13      	ldr	r3, [pc, #76]	; (8007064 <vTaskStartScheduler+0xdc>)
 8007016:	2200      	movs	r2, #0
 8007018:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800701a:	f001 f899 	bl	8008150 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800701e:	e00e      	b.n	800703e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007026:	d10a      	bne.n	800703e <vTaskStartScheduler+0xb6>
	__asm volatile
 8007028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702c:	f383 8811 	msr	BASEPRI, r3
 8007030:	f3bf 8f6f 	isb	sy
 8007034:	f3bf 8f4f 	dsb	sy
 8007038:	60fb      	str	r3, [r7, #12]
}
 800703a:	bf00      	nop
 800703c:	e7fe      	b.n	800703c <vTaskStartScheduler+0xb4>
}
 800703e:	bf00      	nop
 8007040:	3718      	adds	r7, #24
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	0800b818 	.word	0x0800b818
 800704c:	08007695 	.word	0x08007695
 8007050:	20000eb0 	.word	0x20000eb0
 8007054:	200009b8 	.word	0x200009b8
 8007058:	20000010 	.word	0x20000010
 800705c:	20000eac 	.word	0x20000eac
 8007060:	20000e98 	.word	0x20000e98
 8007064:	20000e90 	.word	0x20000e90

08007068 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007068:	b480      	push	{r7}
 800706a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800706c:	4b04      	ldr	r3, [pc, #16]	; (8007080 <vTaskSuspendAll+0x18>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	3301      	adds	r3, #1
 8007072:	4a03      	ldr	r2, [pc, #12]	; (8007080 <vTaskSuspendAll+0x18>)
 8007074:	6013      	str	r3, [r2, #0]
}
 8007076:	bf00      	nop
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	20000eb4 	.word	0x20000eb4

08007084 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800708a:	2300      	movs	r3, #0
 800708c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800708e:	2300      	movs	r3, #0
 8007090:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007092:	4b42      	ldr	r3, [pc, #264]	; (800719c <xTaskResumeAll+0x118>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10a      	bne.n	80070b0 <xTaskResumeAll+0x2c>
	__asm volatile
 800709a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	603b      	str	r3, [r7, #0]
}
 80070ac:	bf00      	nop
 80070ae:	e7fe      	b.n	80070ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80070b0:	f001 f8f0 	bl	8008294 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80070b4:	4b39      	ldr	r3, [pc, #228]	; (800719c <xTaskResumeAll+0x118>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3b01      	subs	r3, #1
 80070ba:	4a38      	ldr	r2, [pc, #224]	; (800719c <xTaskResumeAll+0x118>)
 80070bc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070be:	4b37      	ldr	r3, [pc, #220]	; (800719c <xTaskResumeAll+0x118>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d162      	bne.n	800718c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80070c6:	4b36      	ldr	r3, [pc, #216]	; (80071a0 <xTaskResumeAll+0x11c>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d05e      	beq.n	800718c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070ce:	e02f      	b.n	8007130 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80070d0:	4b34      	ldr	r3, [pc, #208]	; (80071a4 <xTaskResumeAll+0x120>)
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	3318      	adds	r3, #24
 80070dc:	4618      	mov	r0, r3
 80070de:	f7ff f85f 	bl	80061a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	3304      	adds	r3, #4
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7ff f85a 	bl	80061a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f0:	4b2d      	ldr	r3, [pc, #180]	; (80071a8 <xTaskResumeAll+0x124>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d903      	bls.n	8007100 <xTaskResumeAll+0x7c>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fc:	4a2a      	ldr	r2, [pc, #168]	; (80071a8 <xTaskResumeAll+0x124>)
 80070fe:	6013      	str	r3, [r2, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007104:	4613      	mov	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4413      	add	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4a27      	ldr	r2, [pc, #156]	; (80071ac <xTaskResumeAll+0x128>)
 800710e:	441a      	add	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	3304      	adds	r3, #4
 8007114:	4619      	mov	r1, r3
 8007116:	4610      	mov	r0, r2
 8007118:	f7fe ffe5 	bl	80060e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007120:	4b23      	ldr	r3, [pc, #140]	; (80071b0 <xTaskResumeAll+0x12c>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007126:	429a      	cmp	r2, r3
 8007128:	d302      	bcc.n	8007130 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800712a:	4b22      	ldr	r3, [pc, #136]	; (80071b4 <xTaskResumeAll+0x130>)
 800712c:	2201      	movs	r2, #1
 800712e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007130:	4b1c      	ldr	r3, [pc, #112]	; (80071a4 <xTaskResumeAll+0x120>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1cb      	bne.n	80070d0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d001      	beq.n	8007142 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800713e:	f000 fb63 	bl	8007808 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007142:	4b1d      	ldr	r3, [pc, #116]	; (80071b8 <xTaskResumeAll+0x134>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d010      	beq.n	8007170 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800714e:	f000 f847 	bl	80071e0 <xTaskIncrementTick>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007158:	4b16      	ldr	r3, [pc, #88]	; (80071b4 <xTaskResumeAll+0x130>)
 800715a:	2201      	movs	r2, #1
 800715c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	3b01      	subs	r3, #1
 8007162:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1f1      	bne.n	800714e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800716a:	4b13      	ldr	r3, [pc, #76]	; (80071b8 <xTaskResumeAll+0x134>)
 800716c:	2200      	movs	r2, #0
 800716e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007170:	4b10      	ldr	r3, [pc, #64]	; (80071b4 <xTaskResumeAll+0x130>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d009      	beq.n	800718c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007178:	2301      	movs	r3, #1
 800717a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800717c:	4b0f      	ldr	r3, [pc, #60]	; (80071bc <xTaskResumeAll+0x138>)
 800717e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800718c:	f001 f8b2 	bl	80082f4 <vPortExitCritical>

	return xAlreadyYielded;
 8007190:	68bb      	ldr	r3, [r7, #8]
}
 8007192:	4618      	mov	r0, r3
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	20000eb4 	.word	0x20000eb4
 80071a0:	20000e8c 	.word	0x20000e8c
 80071a4:	20000e4c 	.word	0x20000e4c
 80071a8:	20000e94 	.word	0x20000e94
 80071ac:	200009bc 	.word	0x200009bc
 80071b0:	200009b8 	.word	0x200009b8
 80071b4:	20000ea0 	.word	0x20000ea0
 80071b8:	20000e9c 	.word	0x20000e9c
 80071bc:	e000ed04 	.word	0xe000ed04

080071c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80071c6:	4b05      	ldr	r3, [pc, #20]	; (80071dc <xTaskGetTickCount+0x1c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80071cc:	687b      	ldr	r3, [r7, #4]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	370c      	adds	r7, #12
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	20000e90 	.word	0x20000e90

080071e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b086      	sub	sp, #24
 80071e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071ea:	4b51      	ldr	r3, [pc, #324]	; (8007330 <xTaskIncrementTick+0x150>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f040 808e 	bne.w	8007310 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071f4:	4b4f      	ldr	r3, [pc, #316]	; (8007334 <xTaskIncrementTick+0x154>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	3301      	adds	r3, #1
 80071fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071fc:	4a4d      	ldr	r2, [pc, #308]	; (8007334 <xTaskIncrementTick+0x154>)
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d120      	bne.n	800724a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007208:	4b4b      	ldr	r3, [pc, #300]	; (8007338 <xTaskIncrementTick+0x158>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <xTaskIncrementTick+0x48>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	603b      	str	r3, [r7, #0]
}
 8007224:	bf00      	nop
 8007226:	e7fe      	b.n	8007226 <xTaskIncrementTick+0x46>
 8007228:	4b43      	ldr	r3, [pc, #268]	; (8007338 <xTaskIncrementTick+0x158>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	60fb      	str	r3, [r7, #12]
 800722e:	4b43      	ldr	r3, [pc, #268]	; (800733c <xTaskIncrementTick+0x15c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a41      	ldr	r2, [pc, #260]	; (8007338 <xTaskIncrementTick+0x158>)
 8007234:	6013      	str	r3, [r2, #0]
 8007236:	4a41      	ldr	r2, [pc, #260]	; (800733c <xTaskIncrementTick+0x15c>)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	4b40      	ldr	r3, [pc, #256]	; (8007340 <xTaskIncrementTick+0x160>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	3301      	adds	r3, #1
 8007242:	4a3f      	ldr	r2, [pc, #252]	; (8007340 <xTaskIncrementTick+0x160>)
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	f000 fadf 	bl	8007808 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800724a:	4b3e      	ldr	r3, [pc, #248]	; (8007344 <xTaskIncrementTick+0x164>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	429a      	cmp	r2, r3
 8007252:	d34e      	bcc.n	80072f2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007254:	4b38      	ldr	r3, [pc, #224]	; (8007338 <xTaskIncrementTick+0x158>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <xTaskIncrementTick+0x82>
 800725e:	2301      	movs	r3, #1
 8007260:	e000      	b.n	8007264 <xTaskIncrementTick+0x84>
 8007262:	2300      	movs	r3, #0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d004      	beq.n	8007272 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007268:	4b36      	ldr	r3, [pc, #216]	; (8007344 <xTaskIncrementTick+0x164>)
 800726a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800726e:	601a      	str	r2, [r3, #0]
					break;
 8007270:	e03f      	b.n	80072f2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007272:	4b31      	ldr	r3, [pc, #196]	; (8007338 <xTaskIncrementTick+0x158>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	d203      	bcs.n	8007292 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800728a:	4a2e      	ldr	r2, [pc, #184]	; (8007344 <xTaskIncrementTick+0x164>)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6013      	str	r3, [r2, #0]
						break;
 8007290:	e02f      	b.n	80072f2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	3304      	adds	r3, #4
 8007296:	4618      	mov	r0, r3
 8007298:	f7fe ff82 	bl	80061a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d004      	beq.n	80072ae <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	3318      	adds	r3, #24
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7fe ff79 	bl	80061a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b2:	4b25      	ldr	r3, [pc, #148]	; (8007348 <xTaskIncrementTick+0x168>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d903      	bls.n	80072c2 <xTaskIncrementTick+0xe2>
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072be:	4a22      	ldr	r2, [pc, #136]	; (8007348 <xTaskIncrementTick+0x168>)
 80072c0:	6013      	str	r3, [r2, #0]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c6:	4613      	mov	r3, r2
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	4413      	add	r3, r2
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	4a1f      	ldr	r2, [pc, #124]	; (800734c <xTaskIncrementTick+0x16c>)
 80072d0:	441a      	add	r2, r3
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	3304      	adds	r3, #4
 80072d6:	4619      	mov	r1, r3
 80072d8:	4610      	mov	r0, r2
 80072da:	f7fe ff04 	bl	80060e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072e2:	4b1b      	ldr	r3, [pc, #108]	; (8007350 <xTaskIncrementTick+0x170>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d3b3      	bcc.n	8007254 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80072ec:	2301      	movs	r3, #1
 80072ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072f0:	e7b0      	b.n	8007254 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072f2:	4b17      	ldr	r3, [pc, #92]	; (8007350 <xTaskIncrementTick+0x170>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f8:	4914      	ldr	r1, [pc, #80]	; (800734c <xTaskIncrementTick+0x16c>)
 80072fa:	4613      	mov	r3, r2
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	4413      	add	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	440b      	add	r3, r1
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d907      	bls.n	800731a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800730a:	2301      	movs	r3, #1
 800730c:	617b      	str	r3, [r7, #20]
 800730e:	e004      	b.n	800731a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007310:	4b10      	ldr	r3, [pc, #64]	; (8007354 <xTaskIncrementTick+0x174>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3301      	adds	r3, #1
 8007316:	4a0f      	ldr	r2, [pc, #60]	; (8007354 <xTaskIncrementTick+0x174>)
 8007318:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800731a:	4b0f      	ldr	r3, [pc, #60]	; (8007358 <xTaskIncrementTick+0x178>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8007322:	2301      	movs	r3, #1
 8007324:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007326:	697b      	ldr	r3, [r7, #20]
}
 8007328:	4618      	mov	r0, r3
 800732a:	3718      	adds	r7, #24
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}
 8007330:	20000eb4 	.word	0x20000eb4
 8007334:	20000e90 	.word	0x20000e90
 8007338:	20000e44 	.word	0x20000e44
 800733c:	20000e48 	.word	0x20000e48
 8007340:	20000ea4 	.word	0x20000ea4
 8007344:	20000eac 	.word	0x20000eac
 8007348:	20000e94 	.word	0x20000e94
 800734c:	200009bc 	.word	0x200009bc
 8007350:	200009b8 	.word	0x200009b8
 8007354:	20000e9c 	.word	0x20000e9c
 8007358:	20000ea0 	.word	0x20000ea0

0800735c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007362:	4b2a      	ldr	r3, [pc, #168]	; (800740c <vTaskSwitchContext+0xb0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800736a:	4b29      	ldr	r3, [pc, #164]	; (8007410 <vTaskSwitchContext+0xb4>)
 800736c:	2201      	movs	r2, #1
 800736e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007370:	e046      	b.n	8007400 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007372:	4b27      	ldr	r3, [pc, #156]	; (8007410 <vTaskSwitchContext+0xb4>)
 8007374:	2200      	movs	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007378:	4b26      	ldr	r3, [pc, #152]	; (8007414 <vTaskSwitchContext+0xb8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	60fb      	str	r3, [r7, #12]
 800737e:	e010      	b.n	80073a2 <vTaskSwitchContext+0x46>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d10a      	bne.n	800739c <vTaskSwitchContext+0x40>
	__asm volatile
 8007386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738a:	f383 8811 	msr	BASEPRI, r3
 800738e:	f3bf 8f6f 	isb	sy
 8007392:	f3bf 8f4f 	dsb	sy
 8007396:	607b      	str	r3, [r7, #4]
}
 8007398:	bf00      	nop
 800739a:	e7fe      	b.n	800739a <vTaskSwitchContext+0x3e>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	3b01      	subs	r3, #1
 80073a0:	60fb      	str	r3, [r7, #12]
 80073a2:	491d      	ldr	r1, [pc, #116]	; (8007418 <vTaskSwitchContext+0xbc>)
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	440b      	add	r3, r1
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d0e4      	beq.n	8007380 <vTaskSwitchContext+0x24>
 80073b6:	68fa      	ldr	r2, [r7, #12]
 80073b8:	4613      	mov	r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4a15      	ldr	r2, [pc, #84]	; (8007418 <vTaskSwitchContext+0xbc>)
 80073c2:	4413      	add	r3, r2
 80073c4:	60bb      	str	r3, [r7, #8]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	605a      	str	r2, [r3, #4]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	3308      	adds	r3, #8
 80073d8:	429a      	cmp	r2, r3
 80073da:	d104      	bne.n	80073e6 <vTaskSwitchContext+0x8a>
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	605a      	str	r2, [r3, #4]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	4a0b      	ldr	r2, [pc, #44]	; (800741c <vTaskSwitchContext+0xc0>)
 80073ee:	6013      	str	r3, [r2, #0]
 80073f0:	4a08      	ldr	r2, [pc, #32]	; (8007414 <vTaskSwitchContext+0xb8>)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073f6:	4b09      	ldr	r3, [pc, #36]	; (800741c <vTaskSwitchContext+0xc0>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3354      	adds	r3, #84	; 0x54
 80073fc:	4a08      	ldr	r2, [pc, #32]	; (8007420 <vTaskSwitchContext+0xc4>)
 80073fe:	6013      	str	r3, [r2, #0]
}
 8007400:	bf00      	nop
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	20000eb4 	.word	0x20000eb4
 8007410:	20000ea0 	.word	0x20000ea0
 8007414:	20000e94 	.word	0x20000e94
 8007418:	200009bc 	.word	0x200009bc
 800741c:	200009b8 	.word	0x200009b8
 8007420:	20000010 	.word	0x20000010

08007424 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10a      	bne.n	800744a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	60fb      	str	r3, [r7, #12]
}
 8007446:	bf00      	nop
 8007448:	e7fe      	b.n	8007448 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800744a:	4b07      	ldr	r3, [pc, #28]	; (8007468 <vTaskPlaceOnEventList+0x44>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	3318      	adds	r3, #24
 8007450:	4619      	mov	r1, r3
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7fe fe6b 	bl	800612e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007458:	2101      	movs	r1, #1
 800745a:	6838      	ldr	r0, [r7, #0]
 800745c:	f000 fa86 	bl	800796c <prvAddCurrentTaskToDelayedList>
}
 8007460:	bf00      	nop
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	200009b8 	.word	0x200009b8

0800746c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800746c:	b580      	push	{r7, lr}
 800746e:	b086      	sub	sp, #24
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d10a      	bne.n	8007494 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800747e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007482:	f383 8811 	msr	BASEPRI, r3
 8007486:	f3bf 8f6f 	isb	sy
 800748a:	f3bf 8f4f 	dsb	sy
 800748e:	617b      	str	r3, [r7, #20]
}
 8007490:	bf00      	nop
 8007492:	e7fe      	b.n	8007492 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007494:	4b0a      	ldr	r3, [pc, #40]	; (80074c0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3318      	adds	r3, #24
 800749a:	4619      	mov	r1, r3
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f7fe fe22 	bl	80060e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d002      	beq.n	80074ae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80074a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80074ac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80074ae:	6879      	ldr	r1, [r7, #4]
 80074b0:	68b8      	ldr	r0, [r7, #8]
 80074b2:	f000 fa5b 	bl	800796c <prvAddCurrentTaskToDelayedList>
	}
 80074b6:	bf00      	nop
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	200009b8 	.word	0x200009b8

080074c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b086      	sub	sp, #24
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10a      	bne.n	80074f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	60fb      	str	r3, [r7, #12]
}
 80074ec:	bf00      	nop
 80074ee:	e7fe      	b.n	80074ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	3318      	adds	r3, #24
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7fe fe53 	bl	80061a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074fa:	4b1e      	ldr	r3, [pc, #120]	; (8007574 <xTaskRemoveFromEventList+0xb0>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d11d      	bne.n	800753e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	3304      	adds	r3, #4
 8007506:	4618      	mov	r0, r3
 8007508:	f7fe fe4a 	bl	80061a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007510:	4b19      	ldr	r3, [pc, #100]	; (8007578 <xTaskRemoveFromEventList+0xb4>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	429a      	cmp	r2, r3
 8007516:	d903      	bls.n	8007520 <xTaskRemoveFromEventList+0x5c>
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751c:	4a16      	ldr	r2, [pc, #88]	; (8007578 <xTaskRemoveFromEventList+0xb4>)
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007524:	4613      	mov	r3, r2
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4413      	add	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4a13      	ldr	r2, [pc, #76]	; (800757c <xTaskRemoveFromEventList+0xb8>)
 800752e:	441a      	add	r2, r3
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	3304      	adds	r3, #4
 8007534:	4619      	mov	r1, r3
 8007536:	4610      	mov	r0, r2
 8007538:	f7fe fdd5 	bl	80060e6 <vListInsertEnd>
 800753c:	e005      	b.n	800754a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	3318      	adds	r3, #24
 8007542:	4619      	mov	r1, r3
 8007544:	480e      	ldr	r0, [pc, #56]	; (8007580 <xTaskRemoveFromEventList+0xbc>)
 8007546:	f7fe fdce 	bl	80060e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800754e:	4b0d      	ldr	r3, [pc, #52]	; (8007584 <xTaskRemoveFromEventList+0xc0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007554:	429a      	cmp	r2, r3
 8007556:	d905      	bls.n	8007564 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007558:	2301      	movs	r3, #1
 800755a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800755c:	4b0a      	ldr	r3, [pc, #40]	; (8007588 <xTaskRemoveFromEventList+0xc4>)
 800755e:	2201      	movs	r2, #1
 8007560:	601a      	str	r2, [r3, #0]
 8007562:	e001      	b.n	8007568 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007564:	2300      	movs	r3, #0
 8007566:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007568:	697b      	ldr	r3, [r7, #20]
}
 800756a:	4618      	mov	r0, r3
 800756c:	3718      	adds	r7, #24
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	20000eb4 	.word	0x20000eb4
 8007578:	20000e94 	.word	0x20000e94
 800757c:	200009bc 	.word	0x200009bc
 8007580:	20000e4c 	.word	0x20000e4c
 8007584:	200009b8 	.word	0x200009b8
 8007588:	20000ea0 	.word	0x20000ea0

0800758c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007594:	4b06      	ldr	r3, [pc, #24]	; (80075b0 <vTaskInternalSetTimeOutState+0x24>)
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800759c:	4b05      	ldr	r3, [pc, #20]	; (80075b4 <vTaskInternalSetTimeOutState+0x28>)
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	605a      	str	r2, [r3, #4]
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	20000ea4 	.word	0x20000ea4
 80075b4:	20000e90 	.word	0x20000e90

080075b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b088      	sub	sp, #32
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10a      	bne.n	80075de <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80075c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075cc:	f383 8811 	msr	BASEPRI, r3
 80075d0:	f3bf 8f6f 	isb	sy
 80075d4:	f3bf 8f4f 	dsb	sy
 80075d8:	613b      	str	r3, [r7, #16]
}
 80075da:	bf00      	nop
 80075dc:	e7fe      	b.n	80075dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d10a      	bne.n	80075fa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80075e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e8:	f383 8811 	msr	BASEPRI, r3
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	60fb      	str	r3, [r7, #12]
}
 80075f6:	bf00      	nop
 80075f8:	e7fe      	b.n	80075f8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80075fa:	f000 fe4b 	bl	8008294 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80075fe:	4b1d      	ldr	r3, [pc, #116]	; (8007674 <xTaskCheckForTimeOut+0xbc>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	69ba      	ldr	r2, [r7, #24]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007616:	d102      	bne.n	800761e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007618:	2300      	movs	r3, #0
 800761a:	61fb      	str	r3, [r7, #28]
 800761c:	e023      	b.n	8007666 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	4b15      	ldr	r3, [pc, #84]	; (8007678 <xTaskCheckForTimeOut+0xc0>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d007      	beq.n	800763a <xTaskCheckForTimeOut+0x82>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	69ba      	ldr	r2, [r7, #24]
 8007630:	429a      	cmp	r2, r3
 8007632:	d302      	bcc.n	800763a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007634:	2301      	movs	r3, #1
 8007636:	61fb      	str	r3, [r7, #28]
 8007638:	e015      	b.n	8007666 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	429a      	cmp	r2, r3
 8007642:	d20b      	bcs.n	800765c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	1ad2      	subs	r2, r2, r3
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7ff ff9b 	bl	800758c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007656:	2300      	movs	r3, #0
 8007658:	61fb      	str	r3, [r7, #28]
 800765a:	e004      	b.n	8007666 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	2200      	movs	r2, #0
 8007660:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007662:	2301      	movs	r3, #1
 8007664:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007666:	f000 fe45 	bl	80082f4 <vPortExitCritical>

	return xReturn;
 800766a:	69fb      	ldr	r3, [r7, #28]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3720      	adds	r7, #32
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	20000e90 	.word	0x20000e90
 8007678:	20000ea4 	.word	0x20000ea4

0800767c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800767c:	b480      	push	{r7}
 800767e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007680:	4b03      	ldr	r3, [pc, #12]	; (8007690 <vTaskMissedYield+0x14>)
 8007682:	2201      	movs	r2, #1
 8007684:	601a      	str	r2, [r3, #0]
}
 8007686:	bf00      	nop
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	20000ea0 	.word	0x20000ea0

08007694 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800769c:	f000 f852 	bl	8007744 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80076a0:	4b06      	ldr	r3, [pc, #24]	; (80076bc <prvIdleTask+0x28>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d9f9      	bls.n	800769c <prvIdleTask+0x8>
			{
				taskYIELD();
 80076a8:	4b05      	ldr	r3, [pc, #20]	; (80076c0 <prvIdleTask+0x2c>)
 80076aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ae:	601a      	str	r2, [r3, #0]
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80076b8:	e7f0      	b.n	800769c <prvIdleTask+0x8>
 80076ba:	bf00      	nop
 80076bc:	200009bc 	.word	0x200009bc
 80076c0:	e000ed04 	.word	0xe000ed04

080076c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80076ca:	2300      	movs	r3, #0
 80076cc:	607b      	str	r3, [r7, #4]
 80076ce:	e00c      	b.n	80076ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	4613      	mov	r3, r2
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	4413      	add	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4a12      	ldr	r2, [pc, #72]	; (8007724 <prvInitialiseTaskLists+0x60>)
 80076dc:	4413      	add	r3, r2
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fe fcd4 	bl	800608c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3301      	adds	r3, #1
 80076e8:	607b      	str	r3, [r7, #4]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2b37      	cmp	r3, #55	; 0x37
 80076ee:	d9ef      	bls.n	80076d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80076f0:	480d      	ldr	r0, [pc, #52]	; (8007728 <prvInitialiseTaskLists+0x64>)
 80076f2:	f7fe fccb 	bl	800608c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80076f6:	480d      	ldr	r0, [pc, #52]	; (800772c <prvInitialiseTaskLists+0x68>)
 80076f8:	f7fe fcc8 	bl	800608c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80076fc:	480c      	ldr	r0, [pc, #48]	; (8007730 <prvInitialiseTaskLists+0x6c>)
 80076fe:	f7fe fcc5 	bl	800608c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007702:	480c      	ldr	r0, [pc, #48]	; (8007734 <prvInitialiseTaskLists+0x70>)
 8007704:	f7fe fcc2 	bl	800608c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007708:	480b      	ldr	r0, [pc, #44]	; (8007738 <prvInitialiseTaskLists+0x74>)
 800770a:	f7fe fcbf 	bl	800608c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800770e:	4b0b      	ldr	r3, [pc, #44]	; (800773c <prvInitialiseTaskLists+0x78>)
 8007710:	4a05      	ldr	r2, [pc, #20]	; (8007728 <prvInitialiseTaskLists+0x64>)
 8007712:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007714:	4b0a      	ldr	r3, [pc, #40]	; (8007740 <prvInitialiseTaskLists+0x7c>)
 8007716:	4a05      	ldr	r2, [pc, #20]	; (800772c <prvInitialiseTaskLists+0x68>)
 8007718:	601a      	str	r2, [r3, #0]
}
 800771a:	bf00      	nop
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	200009bc 	.word	0x200009bc
 8007728:	20000e1c 	.word	0x20000e1c
 800772c:	20000e30 	.word	0x20000e30
 8007730:	20000e4c 	.word	0x20000e4c
 8007734:	20000e60 	.word	0x20000e60
 8007738:	20000e78 	.word	0x20000e78
 800773c:	20000e44 	.word	0x20000e44
 8007740:	20000e48 	.word	0x20000e48

08007744 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800774a:	e019      	b.n	8007780 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800774c:	f000 fda2 	bl	8008294 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007750:	4b10      	ldr	r3, [pc, #64]	; (8007794 <prvCheckTasksWaitingTermination+0x50>)
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	3304      	adds	r3, #4
 800775c:	4618      	mov	r0, r3
 800775e:	f7fe fd1f 	bl	80061a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007762:	4b0d      	ldr	r3, [pc, #52]	; (8007798 <prvCheckTasksWaitingTermination+0x54>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3b01      	subs	r3, #1
 8007768:	4a0b      	ldr	r2, [pc, #44]	; (8007798 <prvCheckTasksWaitingTermination+0x54>)
 800776a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800776c:	4b0b      	ldr	r3, [pc, #44]	; (800779c <prvCheckTasksWaitingTermination+0x58>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	3b01      	subs	r3, #1
 8007772:	4a0a      	ldr	r2, [pc, #40]	; (800779c <prvCheckTasksWaitingTermination+0x58>)
 8007774:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007776:	f000 fdbd 	bl	80082f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f810 	bl	80077a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007780:	4b06      	ldr	r3, [pc, #24]	; (800779c <prvCheckTasksWaitingTermination+0x58>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e1      	bne.n	800774c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007788:	bf00      	nop
 800778a:	bf00      	nop
 800778c:	3708      	adds	r7, #8
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000e60 	.word	0x20000e60
 8007798:	20000e8c 	.word	0x20000e8c
 800779c:	20000e74 	.word	0x20000e74

080077a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	3354      	adds	r3, #84	; 0x54
 80077ac:	4618      	mov	r0, r3
 80077ae:	f001 fed1 	bl	8009554 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d108      	bne.n	80077ce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 ff4d 	bl	8008660 <vPortFree>
				vPortFree( pxTCB );
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 ff4a 	bl	8008660 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80077cc:	e018      	b.n	8007800 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d103      	bne.n	80077e0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 ff41 	bl	8008660 <vPortFree>
	}
 80077de:	e00f      	b.n	8007800 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	d00a      	beq.n	8007800 <prvDeleteTCB+0x60>
	__asm volatile
 80077ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ee:	f383 8811 	msr	BASEPRI, r3
 80077f2:	f3bf 8f6f 	isb	sy
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	60fb      	str	r3, [r7, #12]
}
 80077fc:	bf00      	nop
 80077fe:	e7fe      	b.n	80077fe <prvDeleteTCB+0x5e>
	}
 8007800:	bf00      	nop
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800780e:	4b0f      	ldr	r3, [pc, #60]	; (800784c <prvResetNextTaskUnblockTime+0x44>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d101      	bne.n	800781c <prvResetNextTaskUnblockTime+0x14>
 8007818:	2301      	movs	r3, #1
 800781a:	e000      	b.n	800781e <prvResetNextTaskUnblockTime+0x16>
 800781c:	2300      	movs	r3, #0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d004      	beq.n	800782c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007822:	4b0b      	ldr	r3, [pc, #44]	; (8007850 <prvResetNextTaskUnblockTime+0x48>)
 8007824:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007828:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800782a:	e008      	b.n	800783e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800782c:	4b07      	ldr	r3, [pc, #28]	; (800784c <prvResetNextTaskUnblockTime+0x44>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	4a05      	ldr	r2, [pc, #20]	; (8007850 <prvResetNextTaskUnblockTime+0x48>)
 800783c:	6013      	str	r3, [r2, #0]
}
 800783e:	bf00      	nop
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	20000e44 	.word	0x20000e44
 8007850:	20000eac 	.word	0x20000eac

08007854 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800785a:	4b0b      	ldr	r3, [pc, #44]	; (8007888 <xTaskGetSchedulerState+0x34>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d102      	bne.n	8007868 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007862:	2301      	movs	r3, #1
 8007864:	607b      	str	r3, [r7, #4]
 8007866:	e008      	b.n	800787a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007868:	4b08      	ldr	r3, [pc, #32]	; (800788c <xTaskGetSchedulerState+0x38>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d102      	bne.n	8007876 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007870:	2302      	movs	r3, #2
 8007872:	607b      	str	r3, [r7, #4]
 8007874:	e001      	b.n	800787a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007876:	2300      	movs	r3, #0
 8007878:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800787a:	687b      	ldr	r3, [r7, #4]
	}
 800787c:	4618      	mov	r0, r3
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	20000e98 	.word	0x20000e98
 800788c:	20000eb4 	.word	0x20000eb4

08007890 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800789c:	2300      	movs	r3, #0
 800789e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d056      	beq.n	8007954 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80078a6:	4b2e      	ldr	r3, [pc, #184]	; (8007960 <xTaskPriorityDisinherit+0xd0>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d00a      	beq.n	80078c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80078b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b4:	f383 8811 	msr	BASEPRI, r3
 80078b8:	f3bf 8f6f 	isb	sy
 80078bc:	f3bf 8f4f 	dsb	sy
 80078c0:	60fb      	str	r3, [r7, #12]
}
 80078c2:	bf00      	nop
 80078c4:	e7fe      	b.n	80078c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10a      	bne.n	80078e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80078ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	60bb      	str	r3, [r7, #8]
}
 80078e0:	bf00      	nop
 80078e2:	e7fe      	b.n	80078e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078e8:	1e5a      	subs	r2, r3, #1
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d02c      	beq.n	8007954 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d128      	bne.n	8007954 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	3304      	adds	r3, #4
 8007906:	4618      	mov	r0, r3
 8007908:	f7fe fc4a 	bl	80061a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007918:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007924:	4b0f      	ldr	r3, [pc, #60]	; (8007964 <xTaskPriorityDisinherit+0xd4>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	429a      	cmp	r2, r3
 800792a:	d903      	bls.n	8007934 <xTaskPriorityDisinherit+0xa4>
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007930:	4a0c      	ldr	r2, [pc, #48]	; (8007964 <xTaskPriorityDisinherit+0xd4>)
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007938:	4613      	mov	r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	4413      	add	r3, r2
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	4a09      	ldr	r2, [pc, #36]	; (8007968 <xTaskPriorityDisinherit+0xd8>)
 8007942:	441a      	add	r2, r3
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	3304      	adds	r3, #4
 8007948:	4619      	mov	r1, r3
 800794a:	4610      	mov	r0, r2
 800794c:	f7fe fbcb 	bl	80060e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007950:	2301      	movs	r3, #1
 8007952:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007954:	697b      	ldr	r3, [r7, #20]
	}
 8007956:	4618      	mov	r0, r3
 8007958:	3718      	adds	r7, #24
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	200009b8 	.word	0x200009b8
 8007964:	20000e94 	.word	0x20000e94
 8007968:	200009bc 	.word	0x200009bc

0800796c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007976:	4b21      	ldr	r3, [pc, #132]	; (80079fc <prvAddCurrentTaskToDelayedList+0x90>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800797c:	4b20      	ldr	r3, [pc, #128]	; (8007a00 <prvAddCurrentTaskToDelayedList+0x94>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	3304      	adds	r3, #4
 8007982:	4618      	mov	r0, r3
 8007984:	f7fe fc0c 	bl	80061a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800798e:	d10a      	bne.n	80079a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d007      	beq.n	80079a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007996:	4b1a      	ldr	r3, [pc, #104]	; (8007a00 <prvAddCurrentTaskToDelayedList+0x94>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3304      	adds	r3, #4
 800799c:	4619      	mov	r1, r3
 800799e:	4819      	ldr	r0, [pc, #100]	; (8007a04 <prvAddCurrentTaskToDelayedList+0x98>)
 80079a0:	f7fe fba1 	bl	80060e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80079a4:	e026      	b.n	80079f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4413      	add	r3, r2
 80079ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80079ae:	4b14      	ldr	r3, [pc, #80]	; (8007a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d209      	bcs.n	80079d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079be:	4b12      	ldr	r3, [pc, #72]	; (8007a08 <prvAddCurrentTaskToDelayedList+0x9c>)
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	4b0f      	ldr	r3, [pc, #60]	; (8007a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	3304      	adds	r3, #4
 80079c8:	4619      	mov	r1, r3
 80079ca:	4610      	mov	r0, r2
 80079cc:	f7fe fbaf 	bl	800612e <vListInsert>
}
 80079d0:	e010      	b.n	80079f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079d2:	4b0e      	ldr	r3, [pc, #56]	; (8007a0c <prvAddCurrentTaskToDelayedList+0xa0>)
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	4b0a      	ldr	r3, [pc, #40]	; (8007a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	3304      	adds	r3, #4
 80079dc:	4619      	mov	r1, r3
 80079de:	4610      	mov	r0, r2
 80079e0:	f7fe fba5 	bl	800612e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80079e4:	4b0a      	ldr	r3, [pc, #40]	; (8007a10 <prvAddCurrentTaskToDelayedList+0xa4>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68ba      	ldr	r2, [r7, #8]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d202      	bcs.n	80079f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80079ee:	4a08      	ldr	r2, [pc, #32]	; (8007a10 <prvAddCurrentTaskToDelayedList+0xa4>)
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	6013      	str	r3, [r2, #0]
}
 80079f4:	bf00      	nop
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	20000e90 	.word	0x20000e90
 8007a00:	200009b8 	.word	0x200009b8
 8007a04:	20000e78 	.word	0x20000e78
 8007a08:	20000e48 	.word	0x20000e48
 8007a0c:	20000e44 	.word	0x20000e44
 8007a10:	20000eac 	.word	0x20000eac

08007a14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b08a      	sub	sp, #40	; 0x28
 8007a18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007a1e:	f000 facb 	bl	8007fb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007a22:	4b1c      	ldr	r3, [pc, #112]	; (8007a94 <xTimerCreateTimerTask+0x80>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d021      	beq.n	8007a6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007a32:	1d3a      	adds	r2, r7, #4
 8007a34:	f107 0108 	add.w	r1, r7, #8
 8007a38:	f107 030c 	add.w	r3, r7, #12
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f7fe fb0b 	bl	8006058 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007a42:	6879      	ldr	r1, [r7, #4]
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	9202      	str	r2, [sp, #8]
 8007a4a:	9301      	str	r3, [sp, #4]
 8007a4c:	2302      	movs	r3, #2
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	2300      	movs	r3, #0
 8007a52:	460a      	mov	r2, r1
 8007a54:	4910      	ldr	r1, [pc, #64]	; (8007a98 <xTimerCreateTimerTask+0x84>)
 8007a56:	4811      	ldr	r0, [pc, #68]	; (8007a9c <xTimerCreateTimerTask+0x88>)
 8007a58:	f7ff f8b2 	bl	8006bc0 <xTaskCreateStatic>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	4a10      	ldr	r2, [pc, #64]	; (8007aa0 <xTimerCreateTimerTask+0x8c>)
 8007a60:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007a62:	4b0f      	ldr	r3, [pc, #60]	; (8007aa0 <xTimerCreateTimerTask+0x8c>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d10a      	bne.n	8007a8a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	613b      	str	r3, [r7, #16]
}
 8007a86:	bf00      	nop
 8007a88:	e7fe      	b.n	8007a88 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007a8a:	697b      	ldr	r3, [r7, #20]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3718      	adds	r7, #24
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	20000ee8 	.word	0x20000ee8
 8007a98:	0800b820 	.word	0x0800b820
 8007a9c:	08007bc1 	.word	0x08007bc1
 8007aa0:	20000eec 	.word	0x20000eec

08007aa4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b08a      	sub	sp, #40	; 0x28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
 8007ab0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10a      	bne.n	8007ad2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac0:	f383 8811 	msr	BASEPRI, r3
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	623b      	str	r3, [r7, #32]
}
 8007ace:	bf00      	nop
 8007ad0:	e7fe      	b.n	8007ad0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007ad2:	4b1a      	ldr	r3, [pc, #104]	; (8007b3c <xTimerGenericCommand+0x98>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d02a      	beq.n	8007b30 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	2b05      	cmp	r3, #5
 8007aea:	dc18      	bgt.n	8007b1e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007aec:	f7ff feb2 	bl	8007854 <xTaskGetSchedulerState>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d109      	bne.n	8007b0a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007af6:	4b11      	ldr	r3, [pc, #68]	; (8007b3c <xTimerGenericCommand+0x98>)
 8007af8:	6818      	ldr	r0, [r3, #0]
 8007afa:	f107 0110 	add.w	r1, r7, #16
 8007afe:	2300      	movs	r3, #0
 8007b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b02:	f7fe fc79 	bl	80063f8 <xQueueGenericSend>
 8007b06:	6278      	str	r0, [r7, #36]	; 0x24
 8007b08:	e012      	b.n	8007b30 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007b0a:	4b0c      	ldr	r3, [pc, #48]	; (8007b3c <xTimerGenericCommand+0x98>)
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	f107 0110 	add.w	r1, r7, #16
 8007b12:	2300      	movs	r3, #0
 8007b14:	2200      	movs	r2, #0
 8007b16:	f7fe fc6f 	bl	80063f8 <xQueueGenericSend>
 8007b1a:	6278      	str	r0, [r7, #36]	; 0x24
 8007b1c:	e008      	b.n	8007b30 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007b1e:	4b07      	ldr	r3, [pc, #28]	; (8007b3c <xTimerGenericCommand+0x98>)
 8007b20:	6818      	ldr	r0, [r3, #0]
 8007b22:	f107 0110 	add.w	r1, r7, #16
 8007b26:	2300      	movs	r3, #0
 8007b28:	683a      	ldr	r2, [r7, #0]
 8007b2a:	f7fe fd63 	bl	80065f4 <xQueueGenericSendFromISR>
 8007b2e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3728      	adds	r7, #40	; 0x28
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	20000ee8 	.word	0x20000ee8

08007b40 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b088      	sub	sp, #32
 8007b44:	af02      	add	r7, sp, #8
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b4a:	4b1c      	ldr	r3, [pc, #112]	; (8007bbc <prvProcessExpiredTimer+0x7c>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	3304      	adds	r3, #4
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f7fe fb21 	bl	80061a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	69db      	ldr	r3, [r3, #28]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d122      	bne.n	8007bac <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	699a      	ldr	r2, [r3, #24]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	18d1      	adds	r1, r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	683a      	ldr	r2, [r7, #0]
 8007b72:	6978      	ldr	r0, [r7, #20]
 8007b74:	f000 f8c8 	bl	8007d08 <prvInsertTimerInActiveList>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d016      	beq.n	8007bac <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b7e:	2300      	movs	r3, #0
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	2300      	movs	r3, #0
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	2100      	movs	r1, #0
 8007b88:	6978      	ldr	r0, [r7, #20]
 8007b8a:	f7ff ff8b 	bl	8007aa4 <xTimerGenericCommand>
 8007b8e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d10a      	bne.n	8007bac <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8007b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9a:	f383 8811 	msr	BASEPRI, r3
 8007b9e:	f3bf 8f6f 	isb	sy
 8007ba2:	f3bf 8f4f 	dsb	sy
 8007ba6:	60fb      	str	r3, [r7, #12]
}
 8007ba8:	bf00      	nop
 8007baa:	e7fe      	b.n	8007baa <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb0:	6978      	ldr	r0, [r7, #20]
 8007bb2:	4798      	blx	r3
}
 8007bb4:	bf00      	nop
 8007bb6:	3718      	adds	r7, #24
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}
 8007bbc:	20000ee0 	.word	0x20000ee0

08007bc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007bc8:	f107 0308 	add.w	r3, r7, #8
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f000 f857 	bl	8007c80 <prvGetNextExpireTime>
 8007bd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	68f8      	ldr	r0, [r7, #12]
 8007bda:	f000 f803 	bl	8007be4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007bde:	f000 f8d5 	bl	8007d8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007be2:	e7f1      	b.n	8007bc8 <prvTimerTask+0x8>

08007be4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007bee:	f7ff fa3b 	bl	8007068 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007bf2:	f107 0308 	add.w	r3, r7, #8
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f000 f866 	bl	8007cc8 <prvSampleTimeNow>
 8007bfc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d130      	bne.n	8007c66 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10a      	bne.n	8007c20 <prvProcessTimerOrBlockTask+0x3c>
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d806      	bhi.n	8007c20 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007c12:	f7ff fa37 	bl	8007084 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007c16:	68f9      	ldr	r1, [r7, #12]
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f7ff ff91 	bl	8007b40 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007c1e:	e024      	b.n	8007c6a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d008      	beq.n	8007c38 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007c26:	4b13      	ldr	r3, [pc, #76]	; (8007c74 <prvProcessTimerOrBlockTask+0x90>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	bf0c      	ite	eq
 8007c30:	2301      	moveq	r3, #1
 8007c32:	2300      	movne	r3, #0
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007c38:	4b0f      	ldr	r3, [pc, #60]	; (8007c78 <prvProcessTimerOrBlockTask+0x94>)
 8007c3a:	6818      	ldr	r0, [r3, #0]
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	683a      	ldr	r2, [r7, #0]
 8007c44:	4619      	mov	r1, r3
 8007c46:	f7fe ff87 	bl	8006b58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007c4a:	f7ff fa1b 	bl	8007084 <xTaskResumeAll>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d10a      	bne.n	8007c6a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007c54:	4b09      	ldr	r3, [pc, #36]	; (8007c7c <prvProcessTimerOrBlockTask+0x98>)
 8007c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c5a:	601a      	str	r2, [r3, #0]
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	f3bf 8f6f 	isb	sy
}
 8007c64:	e001      	b.n	8007c6a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007c66:	f7ff fa0d 	bl	8007084 <xTaskResumeAll>
}
 8007c6a:	bf00      	nop
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	20000ee4 	.word	0x20000ee4
 8007c78:	20000ee8 	.word	0x20000ee8
 8007c7c:	e000ed04 	.word	0xe000ed04

08007c80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007c88:	4b0e      	ldr	r3, [pc, #56]	; (8007cc4 <prvGetNextExpireTime+0x44>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	bf0c      	ite	eq
 8007c92:	2301      	moveq	r3, #1
 8007c94:	2300      	movne	r3, #0
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	461a      	mov	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d105      	bne.n	8007cb2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ca6:	4b07      	ldr	r3, [pc, #28]	; (8007cc4 <prvGetNextExpireTime+0x44>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68db      	ldr	r3, [r3, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	60fb      	str	r3, [r7, #12]
 8007cb0:	e001      	b.n	8007cb6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3714      	adds	r7, #20
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr
 8007cc4:	20000ee0 	.word	0x20000ee0

08007cc8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007cd0:	f7ff fa76 	bl	80071c0 <xTaskGetTickCount>
 8007cd4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007cd6:	4b0b      	ldr	r3, [pc, #44]	; (8007d04 <prvSampleTimeNow+0x3c>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d205      	bcs.n	8007cec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ce0:	f000 f908 	bl	8007ef4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	601a      	str	r2, [r3, #0]
 8007cea:	e002      	b.n	8007cf2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007cf2:	4a04      	ldr	r2, [pc, #16]	; (8007d04 <prvSampleTimeNow+0x3c>)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3710      	adds	r7, #16
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20000ef0 	.word	0x20000ef0

08007d08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b086      	sub	sp, #24
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	607a      	str	r2, [r7, #4]
 8007d14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007d16:	2300      	movs	r3, #0
 8007d18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d812      	bhi.n	8007d54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	1ad2      	subs	r2, r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	699b      	ldr	r3, [r3, #24]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d302      	bcc.n	8007d42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	617b      	str	r3, [r7, #20]
 8007d40:	e01b      	b.n	8007d7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007d42:	4b10      	ldr	r3, [pc, #64]	; (8007d84 <prvInsertTimerInActiveList+0x7c>)
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	3304      	adds	r3, #4
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	f7fe f9ee 	bl	800612e <vListInsert>
 8007d52:	e012      	b.n	8007d7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d206      	bcs.n	8007d6a <prvInsertTimerInActiveList+0x62>
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d302      	bcc.n	8007d6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007d64:	2301      	movs	r3, #1
 8007d66:	617b      	str	r3, [r7, #20]
 8007d68:	e007      	b.n	8007d7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d6a:	4b07      	ldr	r3, [pc, #28]	; (8007d88 <prvInsertTimerInActiveList+0x80>)
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4619      	mov	r1, r3
 8007d74:	4610      	mov	r0, r2
 8007d76:	f7fe f9da 	bl	800612e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007d7a:	697b      	ldr	r3, [r7, #20]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	20000ee4 	.word	0x20000ee4
 8007d88:	20000ee0 	.word	0x20000ee0

08007d8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b08e      	sub	sp, #56	; 0x38
 8007d90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d92:	e09d      	b.n	8007ed0 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	da18      	bge.n	8007dcc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007d9a:	1d3b      	adds	r3, r7, #4
 8007d9c:	3304      	adds	r3, #4
 8007d9e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10a      	bne.n	8007dbc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007daa:	f383 8811 	msr	BASEPRI, r3
 8007dae:	f3bf 8f6f 	isb	sy
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	61fb      	str	r3, [r7, #28]
}
 8007db8:	bf00      	nop
 8007dba:	e7fe      	b.n	8007dba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007dc2:	6850      	ldr	r0, [r2, #4]
 8007dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007dc6:	6892      	ldr	r2, [r2, #8]
 8007dc8:	4611      	mov	r1, r2
 8007dca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	db7d      	blt.n	8007ece <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d004      	beq.n	8007de8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de0:	3304      	adds	r3, #4
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7fe f9dc 	bl	80061a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007de8:	463b      	mov	r3, r7
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7ff ff6c 	bl	8007cc8 <prvSampleTimeNow>
 8007df0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b09      	cmp	r3, #9
 8007df6:	d86b      	bhi.n	8007ed0 <prvProcessReceivedCommands+0x144>
 8007df8:	a201      	add	r2, pc, #4	; (adr r2, 8007e00 <prvProcessReceivedCommands+0x74>)
 8007dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfe:	bf00      	nop
 8007e00:	08007e29 	.word	0x08007e29
 8007e04:	08007e29 	.word	0x08007e29
 8007e08:	08007e29 	.word	0x08007e29
 8007e0c:	08007ed1 	.word	0x08007ed1
 8007e10:	08007e85 	.word	0x08007e85
 8007e14:	08007ebd 	.word	0x08007ebd
 8007e18:	08007e29 	.word	0x08007e29
 8007e1c:	08007e29 	.word	0x08007e29
 8007e20:	08007ed1 	.word	0x08007ed1
 8007e24:	08007e85 	.word	0x08007e85
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	18d1      	adds	r1, r2, r3
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e36:	f7ff ff67 	bl	8007d08 <prvInsertTimerInActiveList>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d047      	beq.n	8007ed0 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e46:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d13f      	bne.n	8007ed0 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e54:	699b      	ldr	r3, [r3, #24]
 8007e56:	441a      	add	r2, r3
 8007e58:	2300      	movs	r3, #0
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	2100      	movs	r1, #0
 8007e60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e62:	f7ff fe1f 	bl	8007aa4 <xTimerGenericCommand>
 8007e66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d130      	bne.n	8007ed0 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8007e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	61bb      	str	r3, [r7, #24]
}
 8007e80:	bf00      	nop
 8007e82:	e7fe      	b.n	8007e82 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e88:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10a      	bne.n	8007ea8 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8007e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e96:	f383 8811 	msr	BASEPRI, r3
 8007e9a:	f3bf 8f6f 	isb	sy
 8007e9e:	f3bf 8f4f 	dsb	sy
 8007ea2:	617b      	str	r3, [r7, #20]
}
 8007ea4:	bf00      	nop
 8007ea6:	e7fe      	b.n	8007ea6 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eaa:	699a      	ldr	r2, [r3, #24]
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eae:	18d1      	adds	r1, r2, r3
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eb6:	f7ff ff27 	bl	8007d08 <prvInsertTimerInActiveList>
					break;
 8007eba:	e009      	b.n	8007ed0 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ebe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d104      	bne.n	8007ed0 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8007ec6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ec8:	f000 fbca 	bl	8008660 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007ecc:	e000      	b.n	8007ed0 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007ece:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ed0:	4b07      	ldr	r3, [pc, #28]	; (8007ef0 <prvProcessReceivedCommands+0x164>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	1d39      	adds	r1, r7, #4
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7fe fc23 	bl	8006724 <xQueueReceive>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f47f af57 	bne.w	8007d94 <prvProcessReceivedCommands+0x8>
	}
}
 8007ee6:	bf00      	nop
 8007ee8:	bf00      	nop
 8007eea:	3730      	adds	r7, #48	; 0x30
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	20000ee8 	.word	0x20000ee8

08007ef4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b088      	sub	sp, #32
 8007ef8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007efa:	e045      	b.n	8007f88 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007efc:	4b2c      	ldr	r3, [pc, #176]	; (8007fb0 <prvSwitchTimerLists+0xbc>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f06:	4b2a      	ldr	r3, [pc, #168]	; (8007fb0 <prvSwitchTimerLists+0xbc>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	3304      	adds	r3, #4
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7fe f943 	bl	80061a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	69db      	ldr	r3, [r3, #28]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d12e      	bne.n	8007f88 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	4413      	add	r3, r2
 8007f32:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d90e      	bls.n	8007f5a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	68fa      	ldr	r2, [r7, #12]
 8007f46:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f48:	4b19      	ldr	r3, [pc, #100]	; (8007fb0 <prvSwitchTimerLists+0xbc>)
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	3304      	adds	r3, #4
 8007f50:	4619      	mov	r1, r3
 8007f52:	4610      	mov	r0, r2
 8007f54:	f7fe f8eb 	bl	800612e <vListInsert>
 8007f58:	e016      	b.n	8007f88 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	2300      	movs	r3, #0
 8007f60:	693a      	ldr	r2, [r7, #16]
 8007f62:	2100      	movs	r1, #0
 8007f64:	68f8      	ldr	r0, [r7, #12]
 8007f66:	f7ff fd9d 	bl	8007aa4 <xTimerGenericCommand>
 8007f6a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10a      	bne.n	8007f88 <prvSwitchTimerLists+0x94>
	__asm volatile
 8007f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f76:	f383 8811 	msr	BASEPRI, r3
 8007f7a:	f3bf 8f6f 	isb	sy
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	603b      	str	r3, [r7, #0]
}
 8007f84:	bf00      	nop
 8007f86:	e7fe      	b.n	8007f86 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f88:	4b09      	ldr	r3, [pc, #36]	; (8007fb0 <prvSwitchTimerLists+0xbc>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1b4      	bne.n	8007efc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007f92:	4b07      	ldr	r3, [pc, #28]	; (8007fb0 <prvSwitchTimerLists+0xbc>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f98:	4b06      	ldr	r3, [pc, #24]	; (8007fb4 <prvSwitchTimerLists+0xc0>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a04      	ldr	r2, [pc, #16]	; (8007fb0 <prvSwitchTimerLists+0xbc>)
 8007f9e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007fa0:	4a04      	ldr	r2, [pc, #16]	; (8007fb4 <prvSwitchTimerLists+0xc0>)
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	6013      	str	r3, [r2, #0]
}
 8007fa6:	bf00      	nop
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	20000ee0 	.word	0x20000ee0
 8007fb4:	20000ee4 	.word	0x20000ee4

08007fb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007fbe:	f000 f969 	bl	8008294 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007fc2:	4b15      	ldr	r3, [pc, #84]	; (8008018 <prvCheckForValidListAndQueue+0x60>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d120      	bne.n	800800c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007fca:	4814      	ldr	r0, [pc, #80]	; (800801c <prvCheckForValidListAndQueue+0x64>)
 8007fcc:	f7fe f85e 	bl	800608c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007fd0:	4813      	ldr	r0, [pc, #76]	; (8008020 <prvCheckForValidListAndQueue+0x68>)
 8007fd2:	f7fe f85b 	bl	800608c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007fd6:	4b13      	ldr	r3, [pc, #76]	; (8008024 <prvCheckForValidListAndQueue+0x6c>)
 8007fd8:	4a10      	ldr	r2, [pc, #64]	; (800801c <prvCheckForValidListAndQueue+0x64>)
 8007fda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007fdc:	4b12      	ldr	r3, [pc, #72]	; (8008028 <prvCheckForValidListAndQueue+0x70>)
 8007fde:	4a10      	ldr	r2, [pc, #64]	; (8008020 <prvCheckForValidListAndQueue+0x68>)
 8007fe0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	4b11      	ldr	r3, [pc, #68]	; (800802c <prvCheckForValidListAndQueue+0x74>)
 8007fe8:	4a11      	ldr	r2, [pc, #68]	; (8008030 <prvCheckForValidListAndQueue+0x78>)
 8007fea:	2110      	movs	r1, #16
 8007fec:	200a      	movs	r0, #10
 8007fee:	f7fe f969 	bl	80062c4 <xQueueGenericCreateStatic>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	4a08      	ldr	r2, [pc, #32]	; (8008018 <prvCheckForValidListAndQueue+0x60>)
 8007ff6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007ff8:	4b07      	ldr	r3, [pc, #28]	; (8008018 <prvCheckForValidListAndQueue+0x60>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008000:	4b05      	ldr	r3, [pc, #20]	; (8008018 <prvCheckForValidListAndQueue+0x60>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	490b      	ldr	r1, [pc, #44]	; (8008034 <prvCheckForValidListAndQueue+0x7c>)
 8008006:	4618      	mov	r0, r3
 8008008:	f7fe fd7c 	bl	8006b04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800800c:	f000 f972 	bl	80082f4 <vPortExitCritical>
}
 8008010:	bf00      	nop
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	20000ee8 	.word	0x20000ee8
 800801c:	20000eb8 	.word	0x20000eb8
 8008020:	20000ecc 	.word	0x20000ecc
 8008024:	20000ee0 	.word	0x20000ee0
 8008028:	20000ee4 	.word	0x20000ee4
 800802c:	20000f94 	.word	0x20000f94
 8008030:	20000ef4 	.word	0x20000ef4
 8008034:	0800b828 	.word	0x0800b828

08008038 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	3b04      	subs	r3, #4
 8008048:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008050:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	3b04      	subs	r3, #4
 8008056:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f023 0201 	bic.w	r2, r3, #1
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	3b04      	subs	r3, #4
 8008066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008068:	4a0c      	ldr	r2, [pc, #48]	; (800809c <pxPortInitialiseStack+0x64>)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	3b14      	subs	r3, #20
 8008072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	3b04      	subs	r3, #4
 800807e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f06f 0202 	mvn.w	r2, #2
 8008086:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	3b20      	subs	r3, #32
 800808c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800808e:	68fb      	ldr	r3, [r7, #12]
}
 8008090:	4618      	mov	r0, r3
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	080080a1 	.word	0x080080a1

080080a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80080a6:	2300      	movs	r3, #0
 80080a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80080aa:	4b12      	ldr	r3, [pc, #72]	; (80080f4 <prvTaskExitError+0x54>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080b2:	d00a      	beq.n	80080ca <prvTaskExitError+0x2a>
	__asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	60fb      	str	r3, [r7, #12]
}
 80080c6:	bf00      	nop
 80080c8:	e7fe      	b.n	80080c8 <prvTaskExitError+0x28>
	__asm volatile
 80080ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ce:	f383 8811 	msr	BASEPRI, r3
 80080d2:	f3bf 8f6f 	isb	sy
 80080d6:	f3bf 8f4f 	dsb	sy
 80080da:	60bb      	str	r3, [r7, #8]
}
 80080dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80080de:	bf00      	nop
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d0fc      	beq.n	80080e0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80080e6:	bf00      	nop
 80080e8:	bf00      	nop
 80080ea:	3714      	adds	r7, #20
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr
 80080f4:	2000000c 	.word	0x2000000c
	...

08008100 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008100:	4b07      	ldr	r3, [pc, #28]	; (8008120 <pxCurrentTCBConst2>)
 8008102:	6819      	ldr	r1, [r3, #0]
 8008104:	6808      	ldr	r0, [r1, #0]
 8008106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810a:	f380 8809 	msr	PSP, r0
 800810e:	f3bf 8f6f 	isb	sy
 8008112:	f04f 0000 	mov.w	r0, #0
 8008116:	f380 8811 	msr	BASEPRI, r0
 800811a:	4770      	bx	lr
 800811c:	f3af 8000 	nop.w

08008120 <pxCurrentTCBConst2>:
 8008120:	200009b8 	.word	0x200009b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008124:	bf00      	nop
 8008126:	bf00      	nop

08008128 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008128:	4808      	ldr	r0, [pc, #32]	; (800814c <prvPortStartFirstTask+0x24>)
 800812a:	6800      	ldr	r0, [r0, #0]
 800812c:	6800      	ldr	r0, [r0, #0]
 800812e:	f380 8808 	msr	MSP, r0
 8008132:	f04f 0000 	mov.w	r0, #0
 8008136:	f380 8814 	msr	CONTROL, r0
 800813a:	b662      	cpsie	i
 800813c:	b661      	cpsie	f
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	df00      	svc	0
 8008148:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800814a:	bf00      	nop
 800814c:	e000ed08 	.word	0xe000ed08

08008150 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b086      	sub	sp, #24
 8008154:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008156:	4b46      	ldr	r3, [pc, #280]	; (8008270 <xPortStartScheduler+0x120>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a46      	ldr	r2, [pc, #280]	; (8008274 <xPortStartScheduler+0x124>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d10a      	bne.n	8008176 <xPortStartScheduler+0x26>
	__asm volatile
 8008160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008164:	f383 8811 	msr	BASEPRI, r3
 8008168:	f3bf 8f6f 	isb	sy
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	613b      	str	r3, [r7, #16]
}
 8008172:	bf00      	nop
 8008174:	e7fe      	b.n	8008174 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008176:	4b3e      	ldr	r3, [pc, #248]	; (8008270 <xPortStartScheduler+0x120>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a3f      	ldr	r2, [pc, #252]	; (8008278 <xPortStartScheduler+0x128>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d10a      	bne.n	8008196 <xPortStartScheduler+0x46>
	__asm volatile
 8008180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	60fb      	str	r3, [r7, #12]
}
 8008192:	bf00      	nop
 8008194:	e7fe      	b.n	8008194 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008196:	4b39      	ldr	r3, [pc, #228]	; (800827c <xPortStartScheduler+0x12c>)
 8008198:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	781b      	ldrb	r3, [r3, #0]
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	22ff      	movs	r2, #255	; 0xff
 80081a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80081b0:	78fb      	ldrb	r3, [r7, #3]
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80081b8:	b2da      	uxtb	r2, r3
 80081ba:	4b31      	ldr	r3, [pc, #196]	; (8008280 <xPortStartScheduler+0x130>)
 80081bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80081be:	4b31      	ldr	r3, [pc, #196]	; (8008284 <xPortStartScheduler+0x134>)
 80081c0:	2207      	movs	r2, #7
 80081c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80081c4:	e009      	b.n	80081da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80081c6:	4b2f      	ldr	r3, [pc, #188]	; (8008284 <xPortStartScheduler+0x134>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	3b01      	subs	r3, #1
 80081cc:	4a2d      	ldr	r2, [pc, #180]	; (8008284 <xPortStartScheduler+0x134>)
 80081ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80081d0:	78fb      	ldrb	r3, [r7, #3]
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80081da:	78fb      	ldrb	r3, [r7, #3]
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081e2:	2b80      	cmp	r3, #128	; 0x80
 80081e4:	d0ef      	beq.n	80081c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80081e6:	4b27      	ldr	r3, [pc, #156]	; (8008284 <xPortStartScheduler+0x134>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f1c3 0307 	rsb	r3, r3, #7
 80081ee:	2b04      	cmp	r3, #4
 80081f0:	d00a      	beq.n	8008208 <xPortStartScheduler+0xb8>
	__asm volatile
 80081f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	60bb      	str	r3, [r7, #8]
}
 8008204:	bf00      	nop
 8008206:	e7fe      	b.n	8008206 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008208:	4b1e      	ldr	r3, [pc, #120]	; (8008284 <xPortStartScheduler+0x134>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	021b      	lsls	r3, r3, #8
 800820e:	4a1d      	ldr	r2, [pc, #116]	; (8008284 <xPortStartScheduler+0x134>)
 8008210:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008212:	4b1c      	ldr	r3, [pc, #112]	; (8008284 <xPortStartScheduler+0x134>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800821a:	4a1a      	ldr	r2, [pc, #104]	; (8008284 <xPortStartScheduler+0x134>)
 800821c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	b2da      	uxtb	r2, r3
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008226:	4b18      	ldr	r3, [pc, #96]	; (8008288 <xPortStartScheduler+0x138>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a17      	ldr	r2, [pc, #92]	; (8008288 <xPortStartScheduler+0x138>)
 800822c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008230:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008232:	4b15      	ldr	r3, [pc, #84]	; (8008288 <xPortStartScheduler+0x138>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a14      	ldr	r2, [pc, #80]	; (8008288 <xPortStartScheduler+0x138>)
 8008238:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800823c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800823e:	f000 f8dd 	bl	80083fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008242:	4b12      	ldr	r3, [pc, #72]	; (800828c <xPortStartScheduler+0x13c>)
 8008244:	2200      	movs	r2, #0
 8008246:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008248:	f000 f8fc 	bl	8008444 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800824c:	4b10      	ldr	r3, [pc, #64]	; (8008290 <xPortStartScheduler+0x140>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a0f      	ldr	r2, [pc, #60]	; (8008290 <xPortStartScheduler+0x140>)
 8008252:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008256:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008258:	f7ff ff66 	bl	8008128 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800825c:	f7ff f87e 	bl	800735c <vTaskSwitchContext>
	prvTaskExitError();
 8008260:	f7ff ff1e 	bl	80080a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3718      	adds	r7, #24
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	e000ed00 	.word	0xe000ed00
 8008274:	410fc271 	.word	0x410fc271
 8008278:	410fc270 	.word	0x410fc270
 800827c:	e000e400 	.word	0xe000e400
 8008280:	20000fe4 	.word	0x20000fe4
 8008284:	20000fe8 	.word	0x20000fe8
 8008288:	e000ed20 	.word	0xe000ed20
 800828c:	2000000c 	.word	0x2000000c
 8008290:	e000ef34 	.word	0xe000ef34

08008294 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	607b      	str	r3, [r7, #4]
}
 80082ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80082ae:	4b0f      	ldr	r3, [pc, #60]	; (80082ec <vPortEnterCritical+0x58>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	3301      	adds	r3, #1
 80082b4:	4a0d      	ldr	r2, [pc, #52]	; (80082ec <vPortEnterCritical+0x58>)
 80082b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80082b8:	4b0c      	ldr	r3, [pc, #48]	; (80082ec <vPortEnterCritical+0x58>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d10f      	bne.n	80082e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80082c0:	4b0b      	ldr	r3, [pc, #44]	; (80082f0 <vPortEnterCritical+0x5c>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d00a      	beq.n	80082e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80082ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	603b      	str	r3, [r7, #0]
}
 80082dc:	bf00      	nop
 80082de:	e7fe      	b.n	80082de <vPortEnterCritical+0x4a>
	}
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	2000000c 	.word	0x2000000c
 80082f0:	e000ed04 	.word	0xe000ed04

080082f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80082fa:	4b12      	ldr	r3, [pc, #72]	; (8008344 <vPortExitCritical+0x50>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10a      	bne.n	8008318 <vPortExitCritical+0x24>
	__asm volatile
 8008302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008306:	f383 8811 	msr	BASEPRI, r3
 800830a:	f3bf 8f6f 	isb	sy
 800830e:	f3bf 8f4f 	dsb	sy
 8008312:	607b      	str	r3, [r7, #4]
}
 8008314:	bf00      	nop
 8008316:	e7fe      	b.n	8008316 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008318:	4b0a      	ldr	r3, [pc, #40]	; (8008344 <vPortExitCritical+0x50>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	3b01      	subs	r3, #1
 800831e:	4a09      	ldr	r2, [pc, #36]	; (8008344 <vPortExitCritical+0x50>)
 8008320:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008322:	4b08      	ldr	r3, [pc, #32]	; (8008344 <vPortExitCritical+0x50>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d105      	bne.n	8008336 <vPortExitCritical+0x42>
 800832a:	2300      	movs	r3, #0
 800832c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	f383 8811 	msr	BASEPRI, r3
}
 8008334:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008336:	bf00      	nop
 8008338:	370c      	adds	r7, #12
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop
 8008344:	2000000c 	.word	0x2000000c
	...

08008350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008350:	f3ef 8009 	mrs	r0, PSP
 8008354:	f3bf 8f6f 	isb	sy
 8008358:	4b15      	ldr	r3, [pc, #84]	; (80083b0 <pxCurrentTCBConst>)
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	f01e 0f10 	tst.w	lr, #16
 8008360:	bf08      	it	eq
 8008362:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008366:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800836a:	6010      	str	r0, [r2, #0]
 800836c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008370:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008374:	f380 8811 	msr	BASEPRI, r0
 8008378:	f3bf 8f4f 	dsb	sy
 800837c:	f3bf 8f6f 	isb	sy
 8008380:	f7fe ffec 	bl	800735c <vTaskSwitchContext>
 8008384:	f04f 0000 	mov.w	r0, #0
 8008388:	f380 8811 	msr	BASEPRI, r0
 800838c:	bc09      	pop	{r0, r3}
 800838e:	6819      	ldr	r1, [r3, #0]
 8008390:	6808      	ldr	r0, [r1, #0]
 8008392:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008396:	f01e 0f10 	tst.w	lr, #16
 800839a:	bf08      	it	eq
 800839c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80083a0:	f380 8809 	msr	PSP, r0
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	f3af 8000 	nop.w

080083b0 <pxCurrentTCBConst>:
 80083b0:	200009b8 	.word	0x200009b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80083b4:	bf00      	nop
 80083b6:	bf00      	nop

080083b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
	__asm volatile
 80083be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c2:	f383 8811 	msr	BASEPRI, r3
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	f3bf 8f4f 	dsb	sy
 80083ce:	607b      	str	r3, [r7, #4]
}
 80083d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80083d2:	f7fe ff05 	bl	80071e0 <xTaskIncrementTick>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d003      	beq.n	80083e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80083dc:	4b06      	ldr	r3, [pc, #24]	; (80083f8 <SysTick_Handler+0x40>)
 80083de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083e2:	601a      	str	r2, [r3, #0]
 80083e4:	2300      	movs	r3, #0
 80083e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	f383 8811 	msr	BASEPRI, r3
}
 80083ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80083f0:	bf00      	nop
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	e000ed04 	.word	0xe000ed04

080083fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80083fc:	b480      	push	{r7}
 80083fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008400:	4b0b      	ldr	r3, [pc, #44]	; (8008430 <vPortSetupTimerInterrupt+0x34>)
 8008402:	2200      	movs	r2, #0
 8008404:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008406:	4b0b      	ldr	r3, [pc, #44]	; (8008434 <vPortSetupTimerInterrupt+0x38>)
 8008408:	2200      	movs	r2, #0
 800840a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800840c:	4b0a      	ldr	r3, [pc, #40]	; (8008438 <vPortSetupTimerInterrupt+0x3c>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a0a      	ldr	r2, [pc, #40]	; (800843c <vPortSetupTimerInterrupt+0x40>)
 8008412:	fba2 2303 	umull	r2, r3, r2, r3
 8008416:	099b      	lsrs	r3, r3, #6
 8008418:	4a09      	ldr	r2, [pc, #36]	; (8008440 <vPortSetupTimerInterrupt+0x44>)
 800841a:	3b01      	subs	r3, #1
 800841c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800841e:	4b04      	ldr	r3, [pc, #16]	; (8008430 <vPortSetupTimerInterrupt+0x34>)
 8008420:	2207      	movs	r2, #7
 8008422:	601a      	str	r2, [r3, #0]
}
 8008424:	bf00      	nop
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	e000e010 	.word	0xe000e010
 8008434:	e000e018 	.word	0xe000e018
 8008438:	20000000 	.word	0x20000000
 800843c:	10624dd3 	.word	0x10624dd3
 8008440:	e000e014 	.word	0xe000e014

08008444 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008444:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008454 <vPortEnableVFP+0x10>
 8008448:	6801      	ldr	r1, [r0, #0]
 800844a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800844e:	6001      	str	r1, [r0, #0]
 8008450:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008452:	bf00      	nop
 8008454:	e000ed88 	.word	0xe000ed88

08008458 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800845e:	f3ef 8305 	mrs	r3, IPSR
 8008462:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2b0f      	cmp	r3, #15
 8008468:	d914      	bls.n	8008494 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800846a:	4a17      	ldr	r2, [pc, #92]	; (80084c8 <vPortValidateInterruptPriority+0x70>)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	4413      	add	r3, r2
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008474:	4b15      	ldr	r3, [pc, #84]	; (80084cc <vPortValidateInterruptPriority+0x74>)
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	7afa      	ldrb	r2, [r7, #11]
 800847a:	429a      	cmp	r2, r3
 800847c:	d20a      	bcs.n	8008494 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800847e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008482:	f383 8811 	msr	BASEPRI, r3
 8008486:	f3bf 8f6f 	isb	sy
 800848a:	f3bf 8f4f 	dsb	sy
 800848e:	607b      	str	r3, [r7, #4]
}
 8008490:	bf00      	nop
 8008492:	e7fe      	b.n	8008492 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008494:	4b0e      	ldr	r3, [pc, #56]	; (80084d0 <vPortValidateInterruptPriority+0x78>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800849c:	4b0d      	ldr	r3, [pc, #52]	; (80084d4 <vPortValidateInterruptPriority+0x7c>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d90a      	bls.n	80084ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80084a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a8:	f383 8811 	msr	BASEPRI, r3
 80084ac:	f3bf 8f6f 	isb	sy
 80084b0:	f3bf 8f4f 	dsb	sy
 80084b4:	603b      	str	r3, [r7, #0]
}
 80084b6:	bf00      	nop
 80084b8:	e7fe      	b.n	80084b8 <vPortValidateInterruptPriority+0x60>
	}
 80084ba:	bf00      	nop
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	e000e3f0 	.word	0xe000e3f0
 80084cc:	20000fe4 	.word	0x20000fe4
 80084d0:	e000ed0c 	.word	0xe000ed0c
 80084d4:	20000fe8 	.word	0x20000fe8

080084d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b08a      	sub	sp, #40	; 0x28
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80084e0:	2300      	movs	r3, #0
 80084e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80084e4:	f7fe fdc0 	bl	8007068 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80084e8:	4b58      	ldr	r3, [pc, #352]	; (800864c <pvPortMalloc+0x174>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d101      	bne.n	80084f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80084f0:	f000 f910 	bl	8008714 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80084f4:	4b56      	ldr	r3, [pc, #344]	; (8008650 <pvPortMalloc+0x178>)
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4013      	ands	r3, r2
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f040 808e 	bne.w	800861e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d01d      	beq.n	8008544 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008508:	2208      	movs	r2, #8
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4413      	add	r3, r2
 800850e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f003 0307 	and.w	r3, r3, #7
 8008516:	2b00      	cmp	r3, #0
 8008518:	d014      	beq.n	8008544 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f023 0307 	bic.w	r3, r3, #7
 8008520:	3308      	adds	r3, #8
 8008522:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f003 0307 	and.w	r3, r3, #7
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00a      	beq.n	8008544 <pvPortMalloc+0x6c>
	__asm volatile
 800852e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008532:	f383 8811 	msr	BASEPRI, r3
 8008536:	f3bf 8f6f 	isb	sy
 800853a:	f3bf 8f4f 	dsb	sy
 800853e:	617b      	str	r3, [r7, #20]
}
 8008540:	bf00      	nop
 8008542:	e7fe      	b.n	8008542 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d069      	beq.n	800861e <pvPortMalloc+0x146>
 800854a:	4b42      	ldr	r3, [pc, #264]	; (8008654 <pvPortMalloc+0x17c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	429a      	cmp	r2, r3
 8008552:	d864      	bhi.n	800861e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008554:	4b40      	ldr	r3, [pc, #256]	; (8008658 <pvPortMalloc+0x180>)
 8008556:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008558:	4b3f      	ldr	r3, [pc, #252]	; (8008658 <pvPortMalloc+0x180>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800855e:	e004      	b.n	800856a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008562:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800856a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	429a      	cmp	r2, r3
 8008572:	d903      	bls.n	800857c <pvPortMalloc+0xa4>
 8008574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1f1      	bne.n	8008560 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800857c:	4b33      	ldr	r3, [pc, #204]	; (800864c <pvPortMalloc+0x174>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008582:	429a      	cmp	r2, r3
 8008584:	d04b      	beq.n	800861e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2208      	movs	r2, #8
 800858c:	4413      	add	r3, r2
 800858e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	6a3b      	ldr	r3, [r7, #32]
 8008596:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800859a:	685a      	ldr	r2, [r3, #4]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	1ad2      	subs	r2, r2, r3
 80085a0:	2308      	movs	r3, #8
 80085a2:	005b      	lsls	r3, r3, #1
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d91f      	bls.n	80085e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80085a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4413      	add	r3, r2
 80085ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	f003 0307 	and.w	r3, r3, #7
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00a      	beq.n	80085d0 <pvPortMalloc+0xf8>
	__asm volatile
 80085ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085be:	f383 8811 	msr	BASEPRI, r3
 80085c2:	f3bf 8f6f 	isb	sy
 80085c6:	f3bf 8f4f 	dsb	sy
 80085ca:	613b      	str	r3, [r7, #16]
}
 80085cc:	bf00      	nop
 80085ce:	e7fe      	b.n	80085ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80085d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d2:	685a      	ldr	r2, [r3, #4]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	1ad2      	subs	r2, r2, r3
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80085dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80085e2:	69b8      	ldr	r0, [r7, #24]
 80085e4:	f000 f8f8 	bl	80087d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80085e8:	4b1a      	ldr	r3, [pc, #104]	; (8008654 <pvPortMalloc+0x17c>)
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	4a18      	ldr	r2, [pc, #96]	; (8008654 <pvPortMalloc+0x17c>)
 80085f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80085f6:	4b17      	ldr	r3, [pc, #92]	; (8008654 <pvPortMalloc+0x17c>)
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	4b18      	ldr	r3, [pc, #96]	; (800865c <pvPortMalloc+0x184>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d203      	bcs.n	800860a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008602:	4b14      	ldr	r3, [pc, #80]	; (8008654 <pvPortMalloc+0x17c>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a15      	ldr	r2, [pc, #84]	; (800865c <pvPortMalloc+0x184>)
 8008608:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800860a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860c:	685a      	ldr	r2, [r3, #4]
 800860e:	4b10      	ldr	r3, [pc, #64]	; (8008650 <pvPortMalloc+0x178>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	431a      	orrs	r2, r3
 8008614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008616:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861a:	2200      	movs	r2, #0
 800861c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800861e:	f7fe fd31 	bl	8007084 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	f003 0307 	and.w	r3, r3, #7
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00a      	beq.n	8008642 <pvPortMalloc+0x16a>
	__asm volatile
 800862c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	60fb      	str	r3, [r7, #12]
}
 800863e:	bf00      	nop
 8008640:	e7fe      	b.n	8008640 <pvPortMalloc+0x168>
	return pvReturn;
 8008642:	69fb      	ldr	r3, [r7, #28]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3728      	adds	r7, #40	; 0x28
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}
 800864c:	20001bf4 	.word	0x20001bf4
 8008650:	20001c00 	.word	0x20001c00
 8008654:	20001bf8 	.word	0x20001bf8
 8008658:	20001bec 	.word	0x20001bec
 800865c:	20001bfc 	.word	0x20001bfc

08008660 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d048      	beq.n	8008704 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008672:	2308      	movs	r3, #8
 8008674:	425b      	negs	r3, r3
 8008676:	697a      	ldr	r2, [r7, #20]
 8008678:	4413      	add	r3, r2
 800867a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	4b21      	ldr	r3, [pc, #132]	; (800870c <vPortFree+0xac>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4013      	ands	r3, r2
 800868a:	2b00      	cmp	r3, #0
 800868c:	d10a      	bne.n	80086a4 <vPortFree+0x44>
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	60fb      	str	r3, [r7, #12]
}
 80086a0:	bf00      	nop
 80086a2:	e7fe      	b.n	80086a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00a      	beq.n	80086c2 <vPortFree+0x62>
	__asm volatile
 80086ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b0:	f383 8811 	msr	BASEPRI, r3
 80086b4:	f3bf 8f6f 	isb	sy
 80086b8:	f3bf 8f4f 	dsb	sy
 80086bc:	60bb      	str	r3, [r7, #8]
}
 80086be:	bf00      	nop
 80086c0:	e7fe      	b.n	80086c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	685a      	ldr	r2, [r3, #4]
 80086c6:	4b11      	ldr	r3, [pc, #68]	; (800870c <vPortFree+0xac>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4013      	ands	r3, r2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d019      	beq.n	8008704 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d115      	bne.n	8008704 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	4b0b      	ldr	r3, [pc, #44]	; (800870c <vPortFree+0xac>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	43db      	mvns	r3, r3
 80086e2:	401a      	ands	r2, r3
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80086e8:	f7fe fcbe 	bl	8007068 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	685a      	ldr	r2, [r3, #4]
 80086f0:	4b07      	ldr	r3, [pc, #28]	; (8008710 <vPortFree+0xb0>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4413      	add	r3, r2
 80086f6:	4a06      	ldr	r2, [pc, #24]	; (8008710 <vPortFree+0xb0>)
 80086f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086fa:	6938      	ldr	r0, [r7, #16]
 80086fc:	f000 f86c 	bl	80087d8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008700:	f7fe fcc0 	bl	8007084 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008704:	bf00      	nop
 8008706:	3718      	adds	r7, #24
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	20001c00 	.word	0x20001c00
 8008710:	20001bf8 	.word	0x20001bf8

08008714 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800871a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800871e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008720:	4b27      	ldr	r3, [pc, #156]	; (80087c0 <prvHeapInit+0xac>)
 8008722:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00c      	beq.n	8008748 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3307      	adds	r3, #7
 8008732:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0307 	bic.w	r3, r3, #7
 800873a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	4a1f      	ldr	r2, [pc, #124]	; (80087c0 <prvHeapInit+0xac>)
 8008744:	4413      	add	r3, r2
 8008746:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800874c:	4a1d      	ldr	r2, [pc, #116]	; (80087c4 <prvHeapInit+0xb0>)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008752:	4b1c      	ldr	r3, [pc, #112]	; (80087c4 <prvHeapInit+0xb0>)
 8008754:	2200      	movs	r2, #0
 8008756:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	68ba      	ldr	r2, [r7, #8]
 800875c:	4413      	add	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008760:	2208      	movs	r2, #8
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	1a9b      	subs	r3, r3, r2
 8008766:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f023 0307 	bic.w	r3, r3, #7
 800876e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	4a15      	ldr	r2, [pc, #84]	; (80087c8 <prvHeapInit+0xb4>)
 8008774:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008776:	4b14      	ldr	r3, [pc, #80]	; (80087c8 <prvHeapInit+0xb4>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2200      	movs	r2, #0
 800877c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800877e:	4b12      	ldr	r3, [pc, #72]	; (80087c8 <prvHeapInit+0xb4>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2200      	movs	r2, #0
 8008784:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	1ad2      	subs	r2, r2, r3
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008794:	4b0c      	ldr	r3, [pc, #48]	; (80087c8 <prvHeapInit+0xb4>)
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	4a0a      	ldr	r2, [pc, #40]	; (80087cc <prvHeapInit+0xb8>)
 80087a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	4a09      	ldr	r2, [pc, #36]	; (80087d0 <prvHeapInit+0xbc>)
 80087aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80087ac:	4b09      	ldr	r3, [pc, #36]	; (80087d4 <prvHeapInit+0xc0>)
 80087ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80087b2:	601a      	str	r2, [r3, #0]
}
 80087b4:	bf00      	nop
 80087b6:	3714      	adds	r7, #20
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr
 80087c0:	20000fec 	.word	0x20000fec
 80087c4:	20001bec 	.word	0x20001bec
 80087c8:	20001bf4 	.word	0x20001bf4
 80087cc:	20001bfc 	.word	0x20001bfc
 80087d0:	20001bf8 	.word	0x20001bf8
 80087d4:	20001c00 	.word	0x20001c00

080087d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087e0:	4b28      	ldr	r3, [pc, #160]	; (8008884 <prvInsertBlockIntoFreeList+0xac>)
 80087e2:	60fb      	str	r3, [r7, #12]
 80087e4:	e002      	b.n	80087ec <prvInsertBlockIntoFreeList+0x14>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	60fb      	str	r3, [r7, #12]
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d8f7      	bhi.n	80087e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	4413      	add	r3, r2
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	429a      	cmp	r2, r3
 8008806:	d108      	bne.n	800881a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	685a      	ldr	r2, [r3, #4]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	441a      	add	r2, r3
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	441a      	add	r2, r3
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	429a      	cmp	r2, r3
 800882c:	d118      	bne.n	8008860 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	4b15      	ldr	r3, [pc, #84]	; (8008888 <prvInsertBlockIntoFreeList+0xb0>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	429a      	cmp	r2, r3
 8008838:	d00d      	beq.n	8008856 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	441a      	add	r2, r3
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	601a      	str	r2, [r3, #0]
 8008854:	e008      	b.n	8008868 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008856:	4b0c      	ldr	r3, [pc, #48]	; (8008888 <prvInsertBlockIntoFreeList+0xb0>)
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	601a      	str	r2, [r3, #0]
 800885e:	e003      	b.n	8008868 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	429a      	cmp	r2, r3
 800886e:	d002      	beq.n	8008876 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008876:	bf00      	nop
 8008878:	3714      	adds	r7, #20
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop
 8008884:	20001bec 	.word	0x20001bec
 8008888:	20001bf4 	.word	0x20001bf4

0800888c <__errno>:
 800888c:	4b01      	ldr	r3, [pc, #4]	; (8008894 <__errno+0x8>)
 800888e:	6818      	ldr	r0, [r3, #0]
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	20000010 	.word	0x20000010

08008898 <std>:
 8008898:	2300      	movs	r3, #0
 800889a:	b510      	push	{r4, lr}
 800889c:	4604      	mov	r4, r0
 800889e:	e9c0 3300 	strd	r3, r3, [r0]
 80088a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088a6:	6083      	str	r3, [r0, #8]
 80088a8:	8181      	strh	r1, [r0, #12]
 80088aa:	6643      	str	r3, [r0, #100]	; 0x64
 80088ac:	81c2      	strh	r2, [r0, #14]
 80088ae:	6183      	str	r3, [r0, #24]
 80088b0:	4619      	mov	r1, r3
 80088b2:	2208      	movs	r2, #8
 80088b4:	305c      	adds	r0, #92	; 0x5c
 80088b6:	f000 f923 	bl	8008b00 <memset>
 80088ba:	4b05      	ldr	r3, [pc, #20]	; (80088d0 <std+0x38>)
 80088bc:	6263      	str	r3, [r4, #36]	; 0x24
 80088be:	4b05      	ldr	r3, [pc, #20]	; (80088d4 <std+0x3c>)
 80088c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80088c2:	4b05      	ldr	r3, [pc, #20]	; (80088d8 <std+0x40>)
 80088c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088c6:	4b05      	ldr	r3, [pc, #20]	; (80088dc <std+0x44>)
 80088c8:	6224      	str	r4, [r4, #32]
 80088ca:	6323      	str	r3, [r4, #48]	; 0x30
 80088cc:	bd10      	pop	{r4, pc}
 80088ce:	bf00      	nop
 80088d0:	0800966d 	.word	0x0800966d
 80088d4:	0800968f 	.word	0x0800968f
 80088d8:	080096c7 	.word	0x080096c7
 80088dc:	080096eb 	.word	0x080096eb

080088e0 <_cleanup_r>:
 80088e0:	4901      	ldr	r1, [pc, #4]	; (80088e8 <_cleanup_r+0x8>)
 80088e2:	f000 b8af 	b.w	8008a44 <_fwalk_reent>
 80088e6:	bf00      	nop
 80088e8:	0800a535 	.word	0x0800a535

080088ec <__sfmoreglue>:
 80088ec:	b570      	push	{r4, r5, r6, lr}
 80088ee:	1e4a      	subs	r2, r1, #1
 80088f0:	2568      	movs	r5, #104	; 0x68
 80088f2:	4355      	muls	r5, r2
 80088f4:	460e      	mov	r6, r1
 80088f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088fa:	f000 f959 	bl	8008bb0 <_malloc_r>
 80088fe:	4604      	mov	r4, r0
 8008900:	b140      	cbz	r0, 8008914 <__sfmoreglue+0x28>
 8008902:	2100      	movs	r1, #0
 8008904:	e9c0 1600 	strd	r1, r6, [r0]
 8008908:	300c      	adds	r0, #12
 800890a:	60a0      	str	r0, [r4, #8]
 800890c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008910:	f000 f8f6 	bl	8008b00 <memset>
 8008914:	4620      	mov	r0, r4
 8008916:	bd70      	pop	{r4, r5, r6, pc}

08008918 <__sfp_lock_acquire>:
 8008918:	4801      	ldr	r0, [pc, #4]	; (8008920 <__sfp_lock_acquire+0x8>)
 800891a:	f000 b8d8 	b.w	8008ace <__retarget_lock_acquire_recursive>
 800891e:	bf00      	nop
 8008920:	20004eac 	.word	0x20004eac

08008924 <__sfp_lock_release>:
 8008924:	4801      	ldr	r0, [pc, #4]	; (800892c <__sfp_lock_release+0x8>)
 8008926:	f000 b8d3 	b.w	8008ad0 <__retarget_lock_release_recursive>
 800892a:	bf00      	nop
 800892c:	20004eac 	.word	0x20004eac

08008930 <__sinit_lock_acquire>:
 8008930:	4801      	ldr	r0, [pc, #4]	; (8008938 <__sinit_lock_acquire+0x8>)
 8008932:	f000 b8cc 	b.w	8008ace <__retarget_lock_acquire_recursive>
 8008936:	bf00      	nop
 8008938:	20004ea7 	.word	0x20004ea7

0800893c <__sinit_lock_release>:
 800893c:	4801      	ldr	r0, [pc, #4]	; (8008944 <__sinit_lock_release+0x8>)
 800893e:	f000 b8c7 	b.w	8008ad0 <__retarget_lock_release_recursive>
 8008942:	bf00      	nop
 8008944:	20004ea7 	.word	0x20004ea7

08008948 <__sinit>:
 8008948:	b510      	push	{r4, lr}
 800894a:	4604      	mov	r4, r0
 800894c:	f7ff fff0 	bl	8008930 <__sinit_lock_acquire>
 8008950:	69a3      	ldr	r3, [r4, #24]
 8008952:	b11b      	cbz	r3, 800895c <__sinit+0x14>
 8008954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008958:	f7ff bff0 	b.w	800893c <__sinit_lock_release>
 800895c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008960:	6523      	str	r3, [r4, #80]	; 0x50
 8008962:	4b13      	ldr	r3, [pc, #76]	; (80089b0 <__sinit+0x68>)
 8008964:	4a13      	ldr	r2, [pc, #76]	; (80089b4 <__sinit+0x6c>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	62a2      	str	r2, [r4, #40]	; 0x28
 800896a:	42a3      	cmp	r3, r4
 800896c:	bf04      	itt	eq
 800896e:	2301      	moveq	r3, #1
 8008970:	61a3      	streq	r3, [r4, #24]
 8008972:	4620      	mov	r0, r4
 8008974:	f000 f820 	bl	80089b8 <__sfp>
 8008978:	6060      	str	r0, [r4, #4]
 800897a:	4620      	mov	r0, r4
 800897c:	f000 f81c 	bl	80089b8 <__sfp>
 8008980:	60a0      	str	r0, [r4, #8]
 8008982:	4620      	mov	r0, r4
 8008984:	f000 f818 	bl	80089b8 <__sfp>
 8008988:	2200      	movs	r2, #0
 800898a:	60e0      	str	r0, [r4, #12]
 800898c:	2104      	movs	r1, #4
 800898e:	6860      	ldr	r0, [r4, #4]
 8008990:	f7ff ff82 	bl	8008898 <std>
 8008994:	68a0      	ldr	r0, [r4, #8]
 8008996:	2201      	movs	r2, #1
 8008998:	2109      	movs	r1, #9
 800899a:	f7ff ff7d 	bl	8008898 <std>
 800899e:	68e0      	ldr	r0, [r4, #12]
 80089a0:	2202      	movs	r2, #2
 80089a2:	2112      	movs	r1, #18
 80089a4:	f7ff ff78 	bl	8008898 <std>
 80089a8:	2301      	movs	r3, #1
 80089aa:	61a3      	str	r3, [r4, #24]
 80089ac:	e7d2      	b.n	8008954 <__sinit+0xc>
 80089ae:	bf00      	nop
 80089b0:	0800b934 	.word	0x0800b934
 80089b4:	080088e1 	.word	0x080088e1

080089b8 <__sfp>:
 80089b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ba:	4607      	mov	r7, r0
 80089bc:	f7ff ffac 	bl	8008918 <__sfp_lock_acquire>
 80089c0:	4b1e      	ldr	r3, [pc, #120]	; (8008a3c <__sfp+0x84>)
 80089c2:	681e      	ldr	r6, [r3, #0]
 80089c4:	69b3      	ldr	r3, [r6, #24]
 80089c6:	b913      	cbnz	r3, 80089ce <__sfp+0x16>
 80089c8:	4630      	mov	r0, r6
 80089ca:	f7ff ffbd 	bl	8008948 <__sinit>
 80089ce:	3648      	adds	r6, #72	; 0x48
 80089d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089d4:	3b01      	subs	r3, #1
 80089d6:	d503      	bpl.n	80089e0 <__sfp+0x28>
 80089d8:	6833      	ldr	r3, [r6, #0]
 80089da:	b30b      	cbz	r3, 8008a20 <__sfp+0x68>
 80089dc:	6836      	ldr	r6, [r6, #0]
 80089de:	e7f7      	b.n	80089d0 <__sfp+0x18>
 80089e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089e4:	b9d5      	cbnz	r5, 8008a1c <__sfp+0x64>
 80089e6:	4b16      	ldr	r3, [pc, #88]	; (8008a40 <__sfp+0x88>)
 80089e8:	60e3      	str	r3, [r4, #12]
 80089ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089ee:	6665      	str	r5, [r4, #100]	; 0x64
 80089f0:	f000 f86c 	bl	8008acc <__retarget_lock_init_recursive>
 80089f4:	f7ff ff96 	bl	8008924 <__sfp_lock_release>
 80089f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a00:	6025      	str	r5, [r4, #0]
 8008a02:	61a5      	str	r5, [r4, #24]
 8008a04:	2208      	movs	r2, #8
 8008a06:	4629      	mov	r1, r5
 8008a08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a0c:	f000 f878 	bl	8008b00 <memset>
 8008a10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a18:	4620      	mov	r0, r4
 8008a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a1c:	3468      	adds	r4, #104	; 0x68
 8008a1e:	e7d9      	b.n	80089d4 <__sfp+0x1c>
 8008a20:	2104      	movs	r1, #4
 8008a22:	4638      	mov	r0, r7
 8008a24:	f7ff ff62 	bl	80088ec <__sfmoreglue>
 8008a28:	4604      	mov	r4, r0
 8008a2a:	6030      	str	r0, [r6, #0]
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	d1d5      	bne.n	80089dc <__sfp+0x24>
 8008a30:	f7ff ff78 	bl	8008924 <__sfp_lock_release>
 8008a34:	230c      	movs	r3, #12
 8008a36:	603b      	str	r3, [r7, #0]
 8008a38:	e7ee      	b.n	8008a18 <__sfp+0x60>
 8008a3a:	bf00      	nop
 8008a3c:	0800b934 	.word	0x0800b934
 8008a40:	ffff0001 	.word	0xffff0001

08008a44 <_fwalk_reent>:
 8008a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a48:	4606      	mov	r6, r0
 8008a4a:	4688      	mov	r8, r1
 8008a4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a50:	2700      	movs	r7, #0
 8008a52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a56:	f1b9 0901 	subs.w	r9, r9, #1
 8008a5a:	d505      	bpl.n	8008a68 <_fwalk_reent+0x24>
 8008a5c:	6824      	ldr	r4, [r4, #0]
 8008a5e:	2c00      	cmp	r4, #0
 8008a60:	d1f7      	bne.n	8008a52 <_fwalk_reent+0xe>
 8008a62:	4638      	mov	r0, r7
 8008a64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a68:	89ab      	ldrh	r3, [r5, #12]
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d907      	bls.n	8008a7e <_fwalk_reent+0x3a>
 8008a6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a72:	3301      	adds	r3, #1
 8008a74:	d003      	beq.n	8008a7e <_fwalk_reent+0x3a>
 8008a76:	4629      	mov	r1, r5
 8008a78:	4630      	mov	r0, r6
 8008a7a:	47c0      	blx	r8
 8008a7c:	4307      	orrs	r7, r0
 8008a7e:	3568      	adds	r5, #104	; 0x68
 8008a80:	e7e9      	b.n	8008a56 <_fwalk_reent+0x12>
	...

08008a84 <__libc_init_array>:
 8008a84:	b570      	push	{r4, r5, r6, lr}
 8008a86:	4d0d      	ldr	r5, [pc, #52]	; (8008abc <__libc_init_array+0x38>)
 8008a88:	4c0d      	ldr	r4, [pc, #52]	; (8008ac0 <__libc_init_array+0x3c>)
 8008a8a:	1b64      	subs	r4, r4, r5
 8008a8c:	10a4      	asrs	r4, r4, #2
 8008a8e:	2600      	movs	r6, #0
 8008a90:	42a6      	cmp	r6, r4
 8008a92:	d109      	bne.n	8008aa8 <__libc_init_array+0x24>
 8008a94:	4d0b      	ldr	r5, [pc, #44]	; (8008ac4 <__libc_init_array+0x40>)
 8008a96:	4c0c      	ldr	r4, [pc, #48]	; (8008ac8 <__libc_init_array+0x44>)
 8008a98:	f002 fe28 	bl	800b6ec <_init>
 8008a9c:	1b64      	subs	r4, r4, r5
 8008a9e:	10a4      	asrs	r4, r4, #2
 8008aa0:	2600      	movs	r6, #0
 8008aa2:	42a6      	cmp	r6, r4
 8008aa4:	d105      	bne.n	8008ab2 <__libc_init_array+0x2e>
 8008aa6:	bd70      	pop	{r4, r5, r6, pc}
 8008aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aac:	4798      	blx	r3
 8008aae:	3601      	adds	r6, #1
 8008ab0:	e7ee      	b.n	8008a90 <__libc_init_array+0xc>
 8008ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ab6:	4798      	blx	r3
 8008ab8:	3601      	adds	r6, #1
 8008aba:	e7f2      	b.n	8008aa2 <__libc_init_array+0x1e>
 8008abc:	0800bcb4 	.word	0x0800bcb4
 8008ac0:	0800bcb4 	.word	0x0800bcb4
 8008ac4:	0800bcb4 	.word	0x0800bcb4
 8008ac8:	0800bcb8 	.word	0x0800bcb8

08008acc <__retarget_lock_init_recursive>:
 8008acc:	4770      	bx	lr

08008ace <__retarget_lock_acquire_recursive>:
 8008ace:	4770      	bx	lr

08008ad0 <__retarget_lock_release_recursive>:
 8008ad0:	4770      	bx	lr
	...

08008ad4 <malloc>:
 8008ad4:	4b02      	ldr	r3, [pc, #8]	; (8008ae0 <malloc+0xc>)
 8008ad6:	4601      	mov	r1, r0
 8008ad8:	6818      	ldr	r0, [r3, #0]
 8008ada:	f000 b869 	b.w	8008bb0 <_malloc_r>
 8008ade:	bf00      	nop
 8008ae0:	20000010 	.word	0x20000010

08008ae4 <memcpy>:
 8008ae4:	440a      	add	r2, r1
 8008ae6:	4291      	cmp	r1, r2
 8008ae8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008aec:	d100      	bne.n	8008af0 <memcpy+0xc>
 8008aee:	4770      	bx	lr
 8008af0:	b510      	push	{r4, lr}
 8008af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008afa:	4291      	cmp	r1, r2
 8008afc:	d1f9      	bne.n	8008af2 <memcpy+0xe>
 8008afe:	bd10      	pop	{r4, pc}

08008b00 <memset>:
 8008b00:	4402      	add	r2, r0
 8008b02:	4603      	mov	r3, r0
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d100      	bne.n	8008b0a <memset+0xa>
 8008b08:	4770      	bx	lr
 8008b0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b0e:	e7f9      	b.n	8008b04 <memset+0x4>

08008b10 <_free_r>:
 8008b10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b12:	2900      	cmp	r1, #0
 8008b14:	d048      	beq.n	8008ba8 <_free_r+0x98>
 8008b16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b1a:	9001      	str	r0, [sp, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	f1a1 0404 	sub.w	r4, r1, #4
 8008b22:	bfb8      	it	lt
 8008b24:	18e4      	addlt	r4, r4, r3
 8008b26:	f001 fd57 	bl	800a5d8 <__malloc_lock>
 8008b2a:	4a20      	ldr	r2, [pc, #128]	; (8008bac <_free_r+0x9c>)
 8008b2c:	9801      	ldr	r0, [sp, #4]
 8008b2e:	6813      	ldr	r3, [r2, #0]
 8008b30:	4615      	mov	r5, r2
 8008b32:	b933      	cbnz	r3, 8008b42 <_free_r+0x32>
 8008b34:	6063      	str	r3, [r4, #4]
 8008b36:	6014      	str	r4, [r2, #0]
 8008b38:	b003      	add	sp, #12
 8008b3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b3e:	f001 bd51 	b.w	800a5e4 <__malloc_unlock>
 8008b42:	42a3      	cmp	r3, r4
 8008b44:	d90b      	bls.n	8008b5e <_free_r+0x4e>
 8008b46:	6821      	ldr	r1, [r4, #0]
 8008b48:	1862      	adds	r2, r4, r1
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	bf04      	itt	eq
 8008b4e:	681a      	ldreq	r2, [r3, #0]
 8008b50:	685b      	ldreq	r3, [r3, #4]
 8008b52:	6063      	str	r3, [r4, #4]
 8008b54:	bf04      	itt	eq
 8008b56:	1852      	addeq	r2, r2, r1
 8008b58:	6022      	streq	r2, [r4, #0]
 8008b5a:	602c      	str	r4, [r5, #0]
 8008b5c:	e7ec      	b.n	8008b38 <_free_r+0x28>
 8008b5e:	461a      	mov	r2, r3
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	b10b      	cbz	r3, 8008b68 <_free_r+0x58>
 8008b64:	42a3      	cmp	r3, r4
 8008b66:	d9fa      	bls.n	8008b5e <_free_r+0x4e>
 8008b68:	6811      	ldr	r1, [r2, #0]
 8008b6a:	1855      	adds	r5, r2, r1
 8008b6c:	42a5      	cmp	r5, r4
 8008b6e:	d10b      	bne.n	8008b88 <_free_r+0x78>
 8008b70:	6824      	ldr	r4, [r4, #0]
 8008b72:	4421      	add	r1, r4
 8008b74:	1854      	adds	r4, r2, r1
 8008b76:	42a3      	cmp	r3, r4
 8008b78:	6011      	str	r1, [r2, #0]
 8008b7a:	d1dd      	bne.n	8008b38 <_free_r+0x28>
 8008b7c:	681c      	ldr	r4, [r3, #0]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	6053      	str	r3, [r2, #4]
 8008b82:	4421      	add	r1, r4
 8008b84:	6011      	str	r1, [r2, #0]
 8008b86:	e7d7      	b.n	8008b38 <_free_r+0x28>
 8008b88:	d902      	bls.n	8008b90 <_free_r+0x80>
 8008b8a:	230c      	movs	r3, #12
 8008b8c:	6003      	str	r3, [r0, #0]
 8008b8e:	e7d3      	b.n	8008b38 <_free_r+0x28>
 8008b90:	6825      	ldr	r5, [r4, #0]
 8008b92:	1961      	adds	r1, r4, r5
 8008b94:	428b      	cmp	r3, r1
 8008b96:	bf04      	itt	eq
 8008b98:	6819      	ldreq	r1, [r3, #0]
 8008b9a:	685b      	ldreq	r3, [r3, #4]
 8008b9c:	6063      	str	r3, [r4, #4]
 8008b9e:	bf04      	itt	eq
 8008ba0:	1949      	addeq	r1, r1, r5
 8008ba2:	6021      	streq	r1, [r4, #0]
 8008ba4:	6054      	str	r4, [r2, #4]
 8008ba6:	e7c7      	b.n	8008b38 <_free_r+0x28>
 8008ba8:	b003      	add	sp, #12
 8008baa:	bd30      	pop	{r4, r5, pc}
 8008bac:	20001c04 	.word	0x20001c04

08008bb0 <_malloc_r>:
 8008bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb2:	1ccd      	adds	r5, r1, #3
 8008bb4:	f025 0503 	bic.w	r5, r5, #3
 8008bb8:	3508      	adds	r5, #8
 8008bba:	2d0c      	cmp	r5, #12
 8008bbc:	bf38      	it	cc
 8008bbe:	250c      	movcc	r5, #12
 8008bc0:	2d00      	cmp	r5, #0
 8008bc2:	4606      	mov	r6, r0
 8008bc4:	db01      	blt.n	8008bca <_malloc_r+0x1a>
 8008bc6:	42a9      	cmp	r1, r5
 8008bc8:	d903      	bls.n	8008bd2 <_malloc_r+0x22>
 8008bca:	230c      	movs	r3, #12
 8008bcc:	6033      	str	r3, [r6, #0]
 8008bce:	2000      	movs	r0, #0
 8008bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bd2:	f001 fd01 	bl	800a5d8 <__malloc_lock>
 8008bd6:	4921      	ldr	r1, [pc, #132]	; (8008c5c <_malloc_r+0xac>)
 8008bd8:	680a      	ldr	r2, [r1, #0]
 8008bda:	4614      	mov	r4, r2
 8008bdc:	b99c      	cbnz	r4, 8008c06 <_malloc_r+0x56>
 8008bde:	4f20      	ldr	r7, [pc, #128]	; (8008c60 <_malloc_r+0xb0>)
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	b923      	cbnz	r3, 8008bee <_malloc_r+0x3e>
 8008be4:	4621      	mov	r1, r4
 8008be6:	4630      	mov	r0, r6
 8008be8:	f000 fd10 	bl	800960c <_sbrk_r>
 8008bec:	6038      	str	r0, [r7, #0]
 8008bee:	4629      	mov	r1, r5
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f000 fd0b 	bl	800960c <_sbrk_r>
 8008bf6:	1c43      	adds	r3, r0, #1
 8008bf8:	d123      	bne.n	8008c42 <_malloc_r+0x92>
 8008bfa:	230c      	movs	r3, #12
 8008bfc:	6033      	str	r3, [r6, #0]
 8008bfe:	4630      	mov	r0, r6
 8008c00:	f001 fcf0 	bl	800a5e4 <__malloc_unlock>
 8008c04:	e7e3      	b.n	8008bce <_malloc_r+0x1e>
 8008c06:	6823      	ldr	r3, [r4, #0]
 8008c08:	1b5b      	subs	r3, r3, r5
 8008c0a:	d417      	bmi.n	8008c3c <_malloc_r+0x8c>
 8008c0c:	2b0b      	cmp	r3, #11
 8008c0e:	d903      	bls.n	8008c18 <_malloc_r+0x68>
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	441c      	add	r4, r3
 8008c14:	6025      	str	r5, [r4, #0]
 8008c16:	e004      	b.n	8008c22 <_malloc_r+0x72>
 8008c18:	6863      	ldr	r3, [r4, #4]
 8008c1a:	42a2      	cmp	r2, r4
 8008c1c:	bf0c      	ite	eq
 8008c1e:	600b      	streq	r3, [r1, #0]
 8008c20:	6053      	strne	r3, [r2, #4]
 8008c22:	4630      	mov	r0, r6
 8008c24:	f001 fcde 	bl	800a5e4 <__malloc_unlock>
 8008c28:	f104 000b 	add.w	r0, r4, #11
 8008c2c:	1d23      	adds	r3, r4, #4
 8008c2e:	f020 0007 	bic.w	r0, r0, #7
 8008c32:	1ac2      	subs	r2, r0, r3
 8008c34:	d0cc      	beq.n	8008bd0 <_malloc_r+0x20>
 8008c36:	1a1b      	subs	r3, r3, r0
 8008c38:	50a3      	str	r3, [r4, r2]
 8008c3a:	e7c9      	b.n	8008bd0 <_malloc_r+0x20>
 8008c3c:	4622      	mov	r2, r4
 8008c3e:	6864      	ldr	r4, [r4, #4]
 8008c40:	e7cc      	b.n	8008bdc <_malloc_r+0x2c>
 8008c42:	1cc4      	adds	r4, r0, #3
 8008c44:	f024 0403 	bic.w	r4, r4, #3
 8008c48:	42a0      	cmp	r0, r4
 8008c4a:	d0e3      	beq.n	8008c14 <_malloc_r+0x64>
 8008c4c:	1a21      	subs	r1, r4, r0
 8008c4e:	4630      	mov	r0, r6
 8008c50:	f000 fcdc 	bl	800960c <_sbrk_r>
 8008c54:	3001      	adds	r0, #1
 8008c56:	d1dd      	bne.n	8008c14 <_malloc_r+0x64>
 8008c58:	e7cf      	b.n	8008bfa <_malloc_r+0x4a>
 8008c5a:	bf00      	nop
 8008c5c:	20001c04 	.word	0x20001c04
 8008c60:	20001c08 	.word	0x20001c08

08008c64 <__cvt>:
 8008c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c68:	ec55 4b10 	vmov	r4, r5, d0
 8008c6c:	2d00      	cmp	r5, #0
 8008c6e:	460e      	mov	r6, r1
 8008c70:	4619      	mov	r1, r3
 8008c72:	462b      	mov	r3, r5
 8008c74:	bfbb      	ittet	lt
 8008c76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c7a:	461d      	movlt	r5, r3
 8008c7c:	2300      	movge	r3, #0
 8008c7e:	232d      	movlt	r3, #45	; 0x2d
 8008c80:	700b      	strb	r3, [r1, #0]
 8008c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c88:	4691      	mov	r9, r2
 8008c8a:	f023 0820 	bic.w	r8, r3, #32
 8008c8e:	bfbc      	itt	lt
 8008c90:	4622      	movlt	r2, r4
 8008c92:	4614      	movlt	r4, r2
 8008c94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c98:	d005      	beq.n	8008ca6 <__cvt+0x42>
 8008c9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008c9e:	d100      	bne.n	8008ca2 <__cvt+0x3e>
 8008ca0:	3601      	adds	r6, #1
 8008ca2:	2102      	movs	r1, #2
 8008ca4:	e000      	b.n	8008ca8 <__cvt+0x44>
 8008ca6:	2103      	movs	r1, #3
 8008ca8:	ab03      	add	r3, sp, #12
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	ab02      	add	r3, sp, #8
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	ec45 4b10 	vmov	d0, r4, r5
 8008cb4:	4653      	mov	r3, sl
 8008cb6:	4632      	mov	r2, r6
 8008cb8:	f000 fdca 	bl	8009850 <_dtoa_r>
 8008cbc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008cc0:	4607      	mov	r7, r0
 8008cc2:	d102      	bne.n	8008cca <__cvt+0x66>
 8008cc4:	f019 0f01 	tst.w	r9, #1
 8008cc8:	d022      	beq.n	8008d10 <__cvt+0xac>
 8008cca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008cce:	eb07 0906 	add.w	r9, r7, r6
 8008cd2:	d110      	bne.n	8008cf6 <__cvt+0x92>
 8008cd4:	783b      	ldrb	r3, [r7, #0]
 8008cd6:	2b30      	cmp	r3, #48	; 0x30
 8008cd8:	d10a      	bne.n	8008cf0 <__cvt+0x8c>
 8008cda:	2200      	movs	r2, #0
 8008cdc:	2300      	movs	r3, #0
 8008cde:	4620      	mov	r0, r4
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	f7f7 fef9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ce6:	b918      	cbnz	r0, 8008cf0 <__cvt+0x8c>
 8008ce8:	f1c6 0601 	rsb	r6, r6, #1
 8008cec:	f8ca 6000 	str.w	r6, [sl]
 8008cf0:	f8da 3000 	ldr.w	r3, [sl]
 8008cf4:	4499      	add	r9, r3
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	4620      	mov	r0, r4
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	f7f7 feeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d02:	b108      	cbz	r0, 8008d08 <__cvt+0xa4>
 8008d04:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d08:	2230      	movs	r2, #48	; 0x30
 8008d0a:	9b03      	ldr	r3, [sp, #12]
 8008d0c:	454b      	cmp	r3, r9
 8008d0e:	d307      	bcc.n	8008d20 <__cvt+0xbc>
 8008d10:	9b03      	ldr	r3, [sp, #12]
 8008d12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d14:	1bdb      	subs	r3, r3, r7
 8008d16:	4638      	mov	r0, r7
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	b004      	add	sp, #16
 8008d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d20:	1c59      	adds	r1, r3, #1
 8008d22:	9103      	str	r1, [sp, #12]
 8008d24:	701a      	strb	r2, [r3, #0]
 8008d26:	e7f0      	b.n	8008d0a <__cvt+0xa6>

08008d28 <__exponent>:
 8008d28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	bfb8      	it	lt
 8008d30:	4249      	neglt	r1, r1
 8008d32:	f803 2b02 	strb.w	r2, [r3], #2
 8008d36:	bfb4      	ite	lt
 8008d38:	222d      	movlt	r2, #45	; 0x2d
 8008d3a:	222b      	movge	r2, #43	; 0x2b
 8008d3c:	2909      	cmp	r1, #9
 8008d3e:	7042      	strb	r2, [r0, #1]
 8008d40:	dd2a      	ble.n	8008d98 <__exponent+0x70>
 8008d42:	f10d 0407 	add.w	r4, sp, #7
 8008d46:	46a4      	mov	ip, r4
 8008d48:	270a      	movs	r7, #10
 8008d4a:	46a6      	mov	lr, r4
 8008d4c:	460a      	mov	r2, r1
 8008d4e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008d52:	fb07 1516 	mls	r5, r7, r6, r1
 8008d56:	3530      	adds	r5, #48	; 0x30
 8008d58:	2a63      	cmp	r2, #99	; 0x63
 8008d5a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008d5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008d62:	4631      	mov	r1, r6
 8008d64:	dcf1      	bgt.n	8008d4a <__exponent+0x22>
 8008d66:	3130      	adds	r1, #48	; 0x30
 8008d68:	f1ae 0502 	sub.w	r5, lr, #2
 8008d6c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008d70:	1c44      	adds	r4, r0, #1
 8008d72:	4629      	mov	r1, r5
 8008d74:	4561      	cmp	r1, ip
 8008d76:	d30a      	bcc.n	8008d8e <__exponent+0x66>
 8008d78:	f10d 0209 	add.w	r2, sp, #9
 8008d7c:	eba2 020e 	sub.w	r2, r2, lr
 8008d80:	4565      	cmp	r5, ip
 8008d82:	bf88      	it	hi
 8008d84:	2200      	movhi	r2, #0
 8008d86:	4413      	add	r3, r2
 8008d88:	1a18      	subs	r0, r3, r0
 8008d8a:	b003      	add	sp, #12
 8008d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d92:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008d96:	e7ed      	b.n	8008d74 <__exponent+0x4c>
 8008d98:	2330      	movs	r3, #48	; 0x30
 8008d9a:	3130      	adds	r1, #48	; 0x30
 8008d9c:	7083      	strb	r3, [r0, #2]
 8008d9e:	70c1      	strb	r1, [r0, #3]
 8008da0:	1d03      	adds	r3, r0, #4
 8008da2:	e7f1      	b.n	8008d88 <__exponent+0x60>

08008da4 <_printf_float>:
 8008da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da8:	ed2d 8b02 	vpush	{d8}
 8008dac:	b08d      	sub	sp, #52	; 0x34
 8008dae:	460c      	mov	r4, r1
 8008db0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008db4:	4616      	mov	r6, r2
 8008db6:	461f      	mov	r7, r3
 8008db8:	4605      	mov	r5, r0
 8008dba:	f001 fbf7 	bl	800a5ac <_localeconv_r>
 8008dbe:	f8d0 a000 	ldr.w	sl, [r0]
 8008dc2:	4650      	mov	r0, sl
 8008dc4:	f7f7 fa0c 	bl	80001e0 <strlen>
 8008dc8:	2300      	movs	r3, #0
 8008dca:	930a      	str	r3, [sp, #40]	; 0x28
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	9305      	str	r3, [sp, #20]
 8008dd0:	f8d8 3000 	ldr.w	r3, [r8]
 8008dd4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008dd8:	3307      	adds	r3, #7
 8008dda:	f023 0307 	bic.w	r3, r3, #7
 8008dde:	f103 0208 	add.w	r2, r3, #8
 8008de2:	f8c8 2000 	str.w	r2, [r8]
 8008de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008dee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008df2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008df6:	9307      	str	r3, [sp, #28]
 8008df8:	f8cd 8018 	str.w	r8, [sp, #24]
 8008dfc:	ee08 0a10 	vmov	s16, r0
 8008e00:	4b9f      	ldr	r3, [pc, #636]	; (8009080 <_printf_float+0x2dc>)
 8008e02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e0a:	f7f7 fe97 	bl	8000b3c <__aeabi_dcmpun>
 8008e0e:	bb88      	cbnz	r0, 8008e74 <_printf_float+0xd0>
 8008e10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e14:	4b9a      	ldr	r3, [pc, #616]	; (8009080 <_printf_float+0x2dc>)
 8008e16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e1a:	f7f7 fe71 	bl	8000b00 <__aeabi_dcmple>
 8008e1e:	bb48      	cbnz	r0, 8008e74 <_printf_float+0xd0>
 8008e20:	2200      	movs	r2, #0
 8008e22:	2300      	movs	r3, #0
 8008e24:	4640      	mov	r0, r8
 8008e26:	4649      	mov	r1, r9
 8008e28:	f7f7 fe60 	bl	8000aec <__aeabi_dcmplt>
 8008e2c:	b110      	cbz	r0, 8008e34 <_printf_float+0x90>
 8008e2e:	232d      	movs	r3, #45	; 0x2d
 8008e30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e34:	4b93      	ldr	r3, [pc, #588]	; (8009084 <_printf_float+0x2e0>)
 8008e36:	4894      	ldr	r0, [pc, #592]	; (8009088 <_printf_float+0x2e4>)
 8008e38:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008e3c:	bf94      	ite	ls
 8008e3e:	4698      	movls	r8, r3
 8008e40:	4680      	movhi	r8, r0
 8008e42:	2303      	movs	r3, #3
 8008e44:	6123      	str	r3, [r4, #16]
 8008e46:	9b05      	ldr	r3, [sp, #20]
 8008e48:	f023 0204 	bic.w	r2, r3, #4
 8008e4c:	6022      	str	r2, [r4, #0]
 8008e4e:	f04f 0900 	mov.w	r9, #0
 8008e52:	9700      	str	r7, [sp, #0]
 8008e54:	4633      	mov	r3, r6
 8008e56:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e58:	4621      	mov	r1, r4
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	f000 f9d8 	bl	8009210 <_printf_common>
 8008e60:	3001      	adds	r0, #1
 8008e62:	f040 8090 	bne.w	8008f86 <_printf_float+0x1e2>
 8008e66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e6a:	b00d      	add	sp, #52	; 0x34
 8008e6c:	ecbd 8b02 	vpop	{d8}
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	4642      	mov	r2, r8
 8008e76:	464b      	mov	r3, r9
 8008e78:	4640      	mov	r0, r8
 8008e7a:	4649      	mov	r1, r9
 8008e7c:	f7f7 fe5e 	bl	8000b3c <__aeabi_dcmpun>
 8008e80:	b140      	cbz	r0, 8008e94 <_printf_float+0xf0>
 8008e82:	464b      	mov	r3, r9
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	bfbc      	itt	lt
 8008e88:	232d      	movlt	r3, #45	; 0x2d
 8008e8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008e8e:	487f      	ldr	r0, [pc, #508]	; (800908c <_printf_float+0x2e8>)
 8008e90:	4b7f      	ldr	r3, [pc, #508]	; (8009090 <_printf_float+0x2ec>)
 8008e92:	e7d1      	b.n	8008e38 <_printf_float+0x94>
 8008e94:	6863      	ldr	r3, [r4, #4]
 8008e96:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008e9a:	9206      	str	r2, [sp, #24]
 8008e9c:	1c5a      	adds	r2, r3, #1
 8008e9e:	d13f      	bne.n	8008f20 <_printf_float+0x17c>
 8008ea0:	2306      	movs	r3, #6
 8008ea2:	6063      	str	r3, [r4, #4]
 8008ea4:	9b05      	ldr	r3, [sp, #20]
 8008ea6:	6861      	ldr	r1, [r4, #4]
 8008ea8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008eac:	2300      	movs	r3, #0
 8008eae:	9303      	str	r3, [sp, #12]
 8008eb0:	ab0a      	add	r3, sp, #40	; 0x28
 8008eb2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008eb6:	ab09      	add	r3, sp, #36	; 0x24
 8008eb8:	ec49 8b10 	vmov	d0, r8, r9
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	6022      	str	r2, [r4, #0]
 8008ec0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008ec4:	4628      	mov	r0, r5
 8008ec6:	f7ff fecd 	bl	8008c64 <__cvt>
 8008eca:	9b06      	ldr	r3, [sp, #24]
 8008ecc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ece:	2b47      	cmp	r3, #71	; 0x47
 8008ed0:	4680      	mov	r8, r0
 8008ed2:	d108      	bne.n	8008ee6 <_printf_float+0x142>
 8008ed4:	1cc8      	adds	r0, r1, #3
 8008ed6:	db02      	blt.n	8008ede <_printf_float+0x13a>
 8008ed8:	6863      	ldr	r3, [r4, #4]
 8008eda:	4299      	cmp	r1, r3
 8008edc:	dd41      	ble.n	8008f62 <_printf_float+0x1be>
 8008ede:	f1ab 0b02 	sub.w	fp, fp, #2
 8008ee2:	fa5f fb8b 	uxtb.w	fp, fp
 8008ee6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008eea:	d820      	bhi.n	8008f2e <_printf_float+0x18a>
 8008eec:	3901      	subs	r1, #1
 8008eee:	465a      	mov	r2, fp
 8008ef0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ef4:	9109      	str	r1, [sp, #36]	; 0x24
 8008ef6:	f7ff ff17 	bl	8008d28 <__exponent>
 8008efa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008efc:	1813      	adds	r3, r2, r0
 8008efe:	2a01      	cmp	r2, #1
 8008f00:	4681      	mov	r9, r0
 8008f02:	6123      	str	r3, [r4, #16]
 8008f04:	dc02      	bgt.n	8008f0c <_printf_float+0x168>
 8008f06:	6822      	ldr	r2, [r4, #0]
 8008f08:	07d2      	lsls	r2, r2, #31
 8008f0a:	d501      	bpl.n	8008f10 <_printf_float+0x16c>
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	6123      	str	r3, [r4, #16]
 8008f10:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d09c      	beq.n	8008e52 <_printf_float+0xae>
 8008f18:	232d      	movs	r3, #45	; 0x2d
 8008f1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f1e:	e798      	b.n	8008e52 <_printf_float+0xae>
 8008f20:	9a06      	ldr	r2, [sp, #24]
 8008f22:	2a47      	cmp	r2, #71	; 0x47
 8008f24:	d1be      	bne.n	8008ea4 <_printf_float+0x100>
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1bc      	bne.n	8008ea4 <_printf_float+0x100>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e7b9      	b.n	8008ea2 <_printf_float+0xfe>
 8008f2e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f32:	d118      	bne.n	8008f66 <_printf_float+0x1c2>
 8008f34:	2900      	cmp	r1, #0
 8008f36:	6863      	ldr	r3, [r4, #4]
 8008f38:	dd0b      	ble.n	8008f52 <_printf_float+0x1ae>
 8008f3a:	6121      	str	r1, [r4, #16]
 8008f3c:	b913      	cbnz	r3, 8008f44 <_printf_float+0x1a0>
 8008f3e:	6822      	ldr	r2, [r4, #0]
 8008f40:	07d0      	lsls	r0, r2, #31
 8008f42:	d502      	bpl.n	8008f4a <_printf_float+0x1a6>
 8008f44:	3301      	adds	r3, #1
 8008f46:	440b      	add	r3, r1
 8008f48:	6123      	str	r3, [r4, #16]
 8008f4a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f4c:	f04f 0900 	mov.w	r9, #0
 8008f50:	e7de      	b.n	8008f10 <_printf_float+0x16c>
 8008f52:	b913      	cbnz	r3, 8008f5a <_printf_float+0x1b6>
 8008f54:	6822      	ldr	r2, [r4, #0]
 8008f56:	07d2      	lsls	r2, r2, #31
 8008f58:	d501      	bpl.n	8008f5e <_printf_float+0x1ba>
 8008f5a:	3302      	adds	r3, #2
 8008f5c:	e7f4      	b.n	8008f48 <_printf_float+0x1a4>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e7f2      	b.n	8008f48 <_printf_float+0x1a4>
 8008f62:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f68:	4299      	cmp	r1, r3
 8008f6a:	db05      	blt.n	8008f78 <_printf_float+0x1d4>
 8008f6c:	6823      	ldr	r3, [r4, #0]
 8008f6e:	6121      	str	r1, [r4, #16]
 8008f70:	07d8      	lsls	r0, r3, #31
 8008f72:	d5ea      	bpl.n	8008f4a <_printf_float+0x1a6>
 8008f74:	1c4b      	adds	r3, r1, #1
 8008f76:	e7e7      	b.n	8008f48 <_printf_float+0x1a4>
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	bfd4      	ite	le
 8008f7c:	f1c1 0202 	rsble	r2, r1, #2
 8008f80:	2201      	movgt	r2, #1
 8008f82:	4413      	add	r3, r2
 8008f84:	e7e0      	b.n	8008f48 <_printf_float+0x1a4>
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	055a      	lsls	r2, r3, #21
 8008f8a:	d407      	bmi.n	8008f9c <_printf_float+0x1f8>
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	4642      	mov	r2, r8
 8008f90:	4631      	mov	r1, r6
 8008f92:	4628      	mov	r0, r5
 8008f94:	47b8      	blx	r7
 8008f96:	3001      	adds	r0, #1
 8008f98:	d12c      	bne.n	8008ff4 <_printf_float+0x250>
 8008f9a:	e764      	b.n	8008e66 <_printf_float+0xc2>
 8008f9c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008fa0:	f240 80e0 	bls.w	8009164 <_printf_float+0x3c0>
 8008fa4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2300      	movs	r3, #0
 8008fac:	f7f7 fd94 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d034      	beq.n	800901e <_printf_float+0x27a>
 8008fb4:	4a37      	ldr	r2, [pc, #220]	; (8009094 <_printf_float+0x2f0>)
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	4631      	mov	r1, r6
 8008fba:	4628      	mov	r0, r5
 8008fbc:	47b8      	blx	r7
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	f43f af51 	beq.w	8008e66 <_printf_float+0xc2>
 8008fc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	db02      	blt.n	8008fd2 <_printf_float+0x22e>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	07d8      	lsls	r0, r3, #31
 8008fd0:	d510      	bpl.n	8008ff4 <_printf_float+0x250>
 8008fd2:	ee18 3a10 	vmov	r3, s16
 8008fd6:	4652      	mov	r2, sl
 8008fd8:	4631      	mov	r1, r6
 8008fda:	4628      	mov	r0, r5
 8008fdc:	47b8      	blx	r7
 8008fde:	3001      	adds	r0, #1
 8008fe0:	f43f af41 	beq.w	8008e66 <_printf_float+0xc2>
 8008fe4:	f04f 0800 	mov.w	r8, #0
 8008fe8:	f104 091a 	add.w	r9, r4, #26
 8008fec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	4543      	cmp	r3, r8
 8008ff2:	dc09      	bgt.n	8009008 <_printf_float+0x264>
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	079b      	lsls	r3, r3, #30
 8008ff8:	f100 8105 	bmi.w	8009206 <_printf_float+0x462>
 8008ffc:	68e0      	ldr	r0, [r4, #12]
 8008ffe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009000:	4298      	cmp	r0, r3
 8009002:	bfb8      	it	lt
 8009004:	4618      	movlt	r0, r3
 8009006:	e730      	b.n	8008e6a <_printf_float+0xc6>
 8009008:	2301      	movs	r3, #1
 800900a:	464a      	mov	r2, r9
 800900c:	4631      	mov	r1, r6
 800900e:	4628      	mov	r0, r5
 8009010:	47b8      	blx	r7
 8009012:	3001      	adds	r0, #1
 8009014:	f43f af27 	beq.w	8008e66 <_printf_float+0xc2>
 8009018:	f108 0801 	add.w	r8, r8, #1
 800901c:	e7e6      	b.n	8008fec <_printf_float+0x248>
 800901e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009020:	2b00      	cmp	r3, #0
 8009022:	dc39      	bgt.n	8009098 <_printf_float+0x2f4>
 8009024:	4a1b      	ldr	r2, [pc, #108]	; (8009094 <_printf_float+0x2f0>)
 8009026:	2301      	movs	r3, #1
 8009028:	4631      	mov	r1, r6
 800902a:	4628      	mov	r0, r5
 800902c:	47b8      	blx	r7
 800902e:	3001      	adds	r0, #1
 8009030:	f43f af19 	beq.w	8008e66 <_printf_float+0xc2>
 8009034:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009038:	4313      	orrs	r3, r2
 800903a:	d102      	bne.n	8009042 <_printf_float+0x29e>
 800903c:	6823      	ldr	r3, [r4, #0]
 800903e:	07d9      	lsls	r1, r3, #31
 8009040:	d5d8      	bpl.n	8008ff4 <_printf_float+0x250>
 8009042:	ee18 3a10 	vmov	r3, s16
 8009046:	4652      	mov	r2, sl
 8009048:	4631      	mov	r1, r6
 800904a:	4628      	mov	r0, r5
 800904c:	47b8      	blx	r7
 800904e:	3001      	adds	r0, #1
 8009050:	f43f af09 	beq.w	8008e66 <_printf_float+0xc2>
 8009054:	f04f 0900 	mov.w	r9, #0
 8009058:	f104 0a1a 	add.w	sl, r4, #26
 800905c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800905e:	425b      	negs	r3, r3
 8009060:	454b      	cmp	r3, r9
 8009062:	dc01      	bgt.n	8009068 <_printf_float+0x2c4>
 8009064:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009066:	e792      	b.n	8008f8e <_printf_float+0x1ea>
 8009068:	2301      	movs	r3, #1
 800906a:	4652      	mov	r2, sl
 800906c:	4631      	mov	r1, r6
 800906e:	4628      	mov	r0, r5
 8009070:	47b8      	blx	r7
 8009072:	3001      	adds	r0, #1
 8009074:	f43f aef7 	beq.w	8008e66 <_printf_float+0xc2>
 8009078:	f109 0901 	add.w	r9, r9, #1
 800907c:	e7ee      	b.n	800905c <_printf_float+0x2b8>
 800907e:	bf00      	nop
 8009080:	7fefffff 	.word	0x7fefffff
 8009084:	0800b938 	.word	0x0800b938
 8009088:	0800b93c 	.word	0x0800b93c
 800908c:	0800b944 	.word	0x0800b944
 8009090:	0800b940 	.word	0x0800b940
 8009094:	0800b948 	.word	0x0800b948
 8009098:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800909a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800909c:	429a      	cmp	r2, r3
 800909e:	bfa8      	it	ge
 80090a0:	461a      	movge	r2, r3
 80090a2:	2a00      	cmp	r2, #0
 80090a4:	4691      	mov	r9, r2
 80090a6:	dc37      	bgt.n	8009118 <_printf_float+0x374>
 80090a8:	f04f 0b00 	mov.w	fp, #0
 80090ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090b0:	f104 021a 	add.w	r2, r4, #26
 80090b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090b6:	9305      	str	r3, [sp, #20]
 80090b8:	eba3 0309 	sub.w	r3, r3, r9
 80090bc:	455b      	cmp	r3, fp
 80090be:	dc33      	bgt.n	8009128 <_printf_float+0x384>
 80090c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090c4:	429a      	cmp	r2, r3
 80090c6:	db3b      	blt.n	8009140 <_printf_float+0x39c>
 80090c8:	6823      	ldr	r3, [r4, #0]
 80090ca:	07da      	lsls	r2, r3, #31
 80090cc:	d438      	bmi.n	8009140 <_printf_float+0x39c>
 80090ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090d0:	9b05      	ldr	r3, [sp, #20]
 80090d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	eba2 0901 	sub.w	r9, r2, r1
 80090da:	4599      	cmp	r9, r3
 80090dc:	bfa8      	it	ge
 80090de:	4699      	movge	r9, r3
 80090e0:	f1b9 0f00 	cmp.w	r9, #0
 80090e4:	dc35      	bgt.n	8009152 <_printf_float+0x3ae>
 80090e6:	f04f 0800 	mov.w	r8, #0
 80090ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090ee:	f104 0a1a 	add.w	sl, r4, #26
 80090f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090f6:	1a9b      	subs	r3, r3, r2
 80090f8:	eba3 0309 	sub.w	r3, r3, r9
 80090fc:	4543      	cmp	r3, r8
 80090fe:	f77f af79 	ble.w	8008ff4 <_printf_float+0x250>
 8009102:	2301      	movs	r3, #1
 8009104:	4652      	mov	r2, sl
 8009106:	4631      	mov	r1, r6
 8009108:	4628      	mov	r0, r5
 800910a:	47b8      	blx	r7
 800910c:	3001      	adds	r0, #1
 800910e:	f43f aeaa 	beq.w	8008e66 <_printf_float+0xc2>
 8009112:	f108 0801 	add.w	r8, r8, #1
 8009116:	e7ec      	b.n	80090f2 <_printf_float+0x34e>
 8009118:	4613      	mov	r3, r2
 800911a:	4631      	mov	r1, r6
 800911c:	4642      	mov	r2, r8
 800911e:	4628      	mov	r0, r5
 8009120:	47b8      	blx	r7
 8009122:	3001      	adds	r0, #1
 8009124:	d1c0      	bne.n	80090a8 <_printf_float+0x304>
 8009126:	e69e      	b.n	8008e66 <_printf_float+0xc2>
 8009128:	2301      	movs	r3, #1
 800912a:	4631      	mov	r1, r6
 800912c:	4628      	mov	r0, r5
 800912e:	9205      	str	r2, [sp, #20]
 8009130:	47b8      	blx	r7
 8009132:	3001      	adds	r0, #1
 8009134:	f43f ae97 	beq.w	8008e66 <_printf_float+0xc2>
 8009138:	9a05      	ldr	r2, [sp, #20]
 800913a:	f10b 0b01 	add.w	fp, fp, #1
 800913e:	e7b9      	b.n	80090b4 <_printf_float+0x310>
 8009140:	ee18 3a10 	vmov	r3, s16
 8009144:	4652      	mov	r2, sl
 8009146:	4631      	mov	r1, r6
 8009148:	4628      	mov	r0, r5
 800914a:	47b8      	blx	r7
 800914c:	3001      	adds	r0, #1
 800914e:	d1be      	bne.n	80090ce <_printf_float+0x32a>
 8009150:	e689      	b.n	8008e66 <_printf_float+0xc2>
 8009152:	9a05      	ldr	r2, [sp, #20]
 8009154:	464b      	mov	r3, r9
 8009156:	4442      	add	r2, r8
 8009158:	4631      	mov	r1, r6
 800915a:	4628      	mov	r0, r5
 800915c:	47b8      	blx	r7
 800915e:	3001      	adds	r0, #1
 8009160:	d1c1      	bne.n	80090e6 <_printf_float+0x342>
 8009162:	e680      	b.n	8008e66 <_printf_float+0xc2>
 8009164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009166:	2a01      	cmp	r2, #1
 8009168:	dc01      	bgt.n	800916e <_printf_float+0x3ca>
 800916a:	07db      	lsls	r3, r3, #31
 800916c:	d538      	bpl.n	80091e0 <_printf_float+0x43c>
 800916e:	2301      	movs	r3, #1
 8009170:	4642      	mov	r2, r8
 8009172:	4631      	mov	r1, r6
 8009174:	4628      	mov	r0, r5
 8009176:	47b8      	blx	r7
 8009178:	3001      	adds	r0, #1
 800917a:	f43f ae74 	beq.w	8008e66 <_printf_float+0xc2>
 800917e:	ee18 3a10 	vmov	r3, s16
 8009182:	4652      	mov	r2, sl
 8009184:	4631      	mov	r1, r6
 8009186:	4628      	mov	r0, r5
 8009188:	47b8      	blx	r7
 800918a:	3001      	adds	r0, #1
 800918c:	f43f ae6b 	beq.w	8008e66 <_printf_float+0xc2>
 8009190:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009194:	2200      	movs	r2, #0
 8009196:	2300      	movs	r3, #0
 8009198:	f7f7 fc9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800919c:	b9d8      	cbnz	r0, 80091d6 <_printf_float+0x432>
 800919e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091a0:	f108 0201 	add.w	r2, r8, #1
 80091a4:	3b01      	subs	r3, #1
 80091a6:	4631      	mov	r1, r6
 80091a8:	4628      	mov	r0, r5
 80091aa:	47b8      	blx	r7
 80091ac:	3001      	adds	r0, #1
 80091ae:	d10e      	bne.n	80091ce <_printf_float+0x42a>
 80091b0:	e659      	b.n	8008e66 <_printf_float+0xc2>
 80091b2:	2301      	movs	r3, #1
 80091b4:	4652      	mov	r2, sl
 80091b6:	4631      	mov	r1, r6
 80091b8:	4628      	mov	r0, r5
 80091ba:	47b8      	blx	r7
 80091bc:	3001      	adds	r0, #1
 80091be:	f43f ae52 	beq.w	8008e66 <_printf_float+0xc2>
 80091c2:	f108 0801 	add.w	r8, r8, #1
 80091c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c8:	3b01      	subs	r3, #1
 80091ca:	4543      	cmp	r3, r8
 80091cc:	dcf1      	bgt.n	80091b2 <_printf_float+0x40e>
 80091ce:	464b      	mov	r3, r9
 80091d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80091d4:	e6dc      	b.n	8008f90 <_printf_float+0x1ec>
 80091d6:	f04f 0800 	mov.w	r8, #0
 80091da:	f104 0a1a 	add.w	sl, r4, #26
 80091de:	e7f2      	b.n	80091c6 <_printf_float+0x422>
 80091e0:	2301      	movs	r3, #1
 80091e2:	4642      	mov	r2, r8
 80091e4:	e7df      	b.n	80091a6 <_printf_float+0x402>
 80091e6:	2301      	movs	r3, #1
 80091e8:	464a      	mov	r2, r9
 80091ea:	4631      	mov	r1, r6
 80091ec:	4628      	mov	r0, r5
 80091ee:	47b8      	blx	r7
 80091f0:	3001      	adds	r0, #1
 80091f2:	f43f ae38 	beq.w	8008e66 <_printf_float+0xc2>
 80091f6:	f108 0801 	add.w	r8, r8, #1
 80091fa:	68e3      	ldr	r3, [r4, #12]
 80091fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80091fe:	1a5b      	subs	r3, r3, r1
 8009200:	4543      	cmp	r3, r8
 8009202:	dcf0      	bgt.n	80091e6 <_printf_float+0x442>
 8009204:	e6fa      	b.n	8008ffc <_printf_float+0x258>
 8009206:	f04f 0800 	mov.w	r8, #0
 800920a:	f104 0919 	add.w	r9, r4, #25
 800920e:	e7f4      	b.n	80091fa <_printf_float+0x456>

08009210 <_printf_common>:
 8009210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009214:	4616      	mov	r6, r2
 8009216:	4699      	mov	r9, r3
 8009218:	688a      	ldr	r2, [r1, #8]
 800921a:	690b      	ldr	r3, [r1, #16]
 800921c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009220:	4293      	cmp	r3, r2
 8009222:	bfb8      	it	lt
 8009224:	4613      	movlt	r3, r2
 8009226:	6033      	str	r3, [r6, #0]
 8009228:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800922c:	4607      	mov	r7, r0
 800922e:	460c      	mov	r4, r1
 8009230:	b10a      	cbz	r2, 8009236 <_printf_common+0x26>
 8009232:	3301      	adds	r3, #1
 8009234:	6033      	str	r3, [r6, #0]
 8009236:	6823      	ldr	r3, [r4, #0]
 8009238:	0699      	lsls	r1, r3, #26
 800923a:	bf42      	ittt	mi
 800923c:	6833      	ldrmi	r3, [r6, #0]
 800923e:	3302      	addmi	r3, #2
 8009240:	6033      	strmi	r3, [r6, #0]
 8009242:	6825      	ldr	r5, [r4, #0]
 8009244:	f015 0506 	ands.w	r5, r5, #6
 8009248:	d106      	bne.n	8009258 <_printf_common+0x48>
 800924a:	f104 0a19 	add.w	sl, r4, #25
 800924e:	68e3      	ldr	r3, [r4, #12]
 8009250:	6832      	ldr	r2, [r6, #0]
 8009252:	1a9b      	subs	r3, r3, r2
 8009254:	42ab      	cmp	r3, r5
 8009256:	dc26      	bgt.n	80092a6 <_printf_common+0x96>
 8009258:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800925c:	1e13      	subs	r3, r2, #0
 800925e:	6822      	ldr	r2, [r4, #0]
 8009260:	bf18      	it	ne
 8009262:	2301      	movne	r3, #1
 8009264:	0692      	lsls	r2, r2, #26
 8009266:	d42b      	bmi.n	80092c0 <_printf_common+0xb0>
 8009268:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800926c:	4649      	mov	r1, r9
 800926e:	4638      	mov	r0, r7
 8009270:	47c0      	blx	r8
 8009272:	3001      	adds	r0, #1
 8009274:	d01e      	beq.n	80092b4 <_printf_common+0xa4>
 8009276:	6823      	ldr	r3, [r4, #0]
 8009278:	68e5      	ldr	r5, [r4, #12]
 800927a:	6832      	ldr	r2, [r6, #0]
 800927c:	f003 0306 	and.w	r3, r3, #6
 8009280:	2b04      	cmp	r3, #4
 8009282:	bf08      	it	eq
 8009284:	1aad      	subeq	r5, r5, r2
 8009286:	68a3      	ldr	r3, [r4, #8]
 8009288:	6922      	ldr	r2, [r4, #16]
 800928a:	bf0c      	ite	eq
 800928c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009290:	2500      	movne	r5, #0
 8009292:	4293      	cmp	r3, r2
 8009294:	bfc4      	itt	gt
 8009296:	1a9b      	subgt	r3, r3, r2
 8009298:	18ed      	addgt	r5, r5, r3
 800929a:	2600      	movs	r6, #0
 800929c:	341a      	adds	r4, #26
 800929e:	42b5      	cmp	r5, r6
 80092a0:	d11a      	bne.n	80092d8 <_printf_common+0xc8>
 80092a2:	2000      	movs	r0, #0
 80092a4:	e008      	b.n	80092b8 <_printf_common+0xa8>
 80092a6:	2301      	movs	r3, #1
 80092a8:	4652      	mov	r2, sl
 80092aa:	4649      	mov	r1, r9
 80092ac:	4638      	mov	r0, r7
 80092ae:	47c0      	blx	r8
 80092b0:	3001      	adds	r0, #1
 80092b2:	d103      	bne.n	80092bc <_printf_common+0xac>
 80092b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092bc:	3501      	adds	r5, #1
 80092be:	e7c6      	b.n	800924e <_printf_common+0x3e>
 80092c0:	18e1      	adds	r1, r4, r3
 80092c2:	1c5a      	adds	r2, r3, #1
 80092c4:	2030      	movs	r0, #48	; 0x30
 80092c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092ca:	4422      	add	r2, r4
 80092cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092d4:	3302      	adds	r3, #2
 80092d6:	e7c7      	b.n	8009268 <_printf_common+0x58>
 80092d8:	2301      	movs	r3, #1
 80092da:	4622      	mov	r2, r4
 80092dc:	4649      	mov	r1, r9
 80092de:	4638      	mov	r0, r7
 80092e0:	47c0      	blx	r8
 80092e2:	3001      	adds	r0, #1
 80092e4:	d0e6      	beq.n	80092b4 <_printf_common+0xa4>
 80092e6:	3601      	adds	r6, #1
 80092e8:	e7d9      	b.n	800929e <_printf_common+0x8e>
	...

080092ec <_printf_i>:
 80092ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092f0:	460c      	mov	r4, r1
 80092f2:	4691      	mov	r9, r2
 80092f4:	7e27      	ldrb	r7, [r4, #24]
 80092f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80092f8:	2f78      	cmp	r7, #120	; 0x78
 80092fa:	4680      	mov	r8, r0
 80092fc:	469a      	mov	sl, r3
 80092fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009302:	d807      	bhi.n	8009314 <_printf_i+0x28>
 8009304:	2f62      	cmp	r7, #98	; 0x62
 8009306:	d80a      	bhi.n	800931e <_printf_i+0x32>
 8009308:	2f00      	cmp	r7, #0
 800930a:	f000 80d8 	beq.w	80094be <_printf_i+0x1d2>
 800930e:	2f58      	cmp	r7, #88	; 0x58
 8009310:	f000 80a3 	beq.w	800945a <_printf_i+0x16e>
 8009314:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009318:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800931c:	e03a      	b.n	8009394 <_printf_i+0xa8>
 800931e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009322:	2b15      	cmp	r3, #21
 8009324:	d8f6      	bhi.n	8009314 <_printf_i+0x28>
 8009326:	a001      	add	r0, pc, #4	; (adr r0, 800932c <_printf_i+0x40>)
 8009328:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800932c:	08009385 	.word	0x08009385
 8009330:	08009399 	.word	0x08009399
 8009334:	08009315 	.word	0x08009315
 8009338:	08009315 	.word	0x08009315
 800933c:	08009315 	.word	0x08009315
 8009340:	08009315 	.word	0x08009315
 8009344:	08009399 	.word	0x08009399
 8009348:	08009315 	.word	0x08009315
 800934c:	08009315 	.word	0x08009315
 8009350:	08009315 	.word	0x08009315
 8009354:	08009315 	.word	0x08009315
 8009358:	080094a5 	.word	0x080094a5
 800935c:	080093c9 	.word	0x080093c9
 8009360:	08009487 	.word	0x08009487
 8009364:	08009315 	.word	0x08009315
 8009368:	08009315 	.word	0x08009315
 800936c:	080094c7 	.word	0x080094c7
 8009370:	08009315 	.word	0x08009315
 8009374:	080093c9 	.word	0x080093c9
 8009378:	08009315 	.word	0x08009315
 800937c:	08009315 	.word	0x08009315
 8009380:	0800948f 	.word	0x0800948f
 8009384:	680b      	ldr	r3, [r1, #0]
 8009386:	1d1a      	adds	r2, r3, #4
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	600a      	str	r2, [r1, #0]
 800938c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009390:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009394:	2301      	movs	r3, #1
 8009396:	e0a3      	b.n	80094e0 <_printf_i+0x1f4>
 8009398:	6825      	ldr	r5, [r4, #0]
 800939a:	6808      	ldr	r0, [r1, #0]
 800939c:	062e      	lsls	r6, r5, #24
 800939e:	f100 0304 	add.w	r3, r0, #4
 80093a2:	d50a      	bpl.n	80093ba <_printf_i+0xce>
 80093a4:	6805      	ldr	r5, [r0, #0]
 80093a6:	600b      	str	r3, [r1, #0]
 80093a8:	2d00      	cmp	r5, #0
 80093aa:	da03      	bge.n	80093b4 <_printf_i+0xc8>
 80093ac:	232d      	movs	r3, #45	; 0x2d
 80093ae:	426d      	negs	r5, r5
 80093b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093b4:	485e      	ldr	r0, [pc, #376]	; (8009530 <_printf_i+0x244>)
 80093b6:	230a      	movs	r3, #10
 80093b8:	e019      	b.n	80093ee <_printf_i+0x102>
 80093ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80093be:	6805      	ldr	r5, [r0, #0]
 80093c0:	600b      	str	r3, [r1, #0]
 80093c2:	bf18      	it	ne
 80093c4:	b22d      	sxthne	r5, r5
 80093c6:	e7ef      	b.n	80093a8 <_printf_i+0xbc>
 80093c8:	680b      	ldr	r3, [r1, #0]
 80093ca:	6825      	ldr	r5, [r4, #0]
 80093cc:	1d18      	adds	r0, r3, #4
 80093ce:	6008      	str	r0, [r1, #0]
 80093d0:	0628      	lsls	r0, r5, #24
 80093d2:	d501      	bpl.n	80093d8 <_printf_i+0xec>
 80093d4:	681d      	ldr	r5, [r3, #0]
 80093d6:	e002      	b.n	80093de <_printf_i+0xf2>
 80093d8:	0669      	lsls	r1, r5, #25
 80093da:	d5fb      	bpl.n	80093d4 <_printf_i+0xe8>
 80093dc:	881d      	ldrh	r5, [r3, #0]
 80093de:	4854      	ldr	r0, [pc, #336]	; (8009530 <_printf_i+0x244>)
 80093e0:	2f6f      	cmp	r7, #111	; 0x6f
 80093e2:	bf0c      	ite	eq
 80093e4:	2308      	moveq	r3, #8
 80093e6:	230a      	movne	r3, #10
 80093e8:	2100      	movs	r1, #0
 80093ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093ee:	6866      	ldr	r6, [r4, #4]
 80093f0:	60a6      	str	r6, [r4, #8]
 80093f2:	2e00      	cmp	r6, #0
 80093f4:	bfa2      	ittt	ge
 80093f6:	6821      	ldrge	r1, [r4, #0]
 80093f8:	f021 0104 	bicge.w	r1, r1, #4
 80093fc:	6021      	strge	r1, [r4, #0]
 80093fe:	b90d      	cbnz	r5, 8009404 <_printf_i+0x118>
 8009400:	2e00      	cmp	r6, #0
 8009402:	d04d      	beq.n	80094a0 <_printf_i+0x1b4>
 8009404:	4616      	mov	r6, r2
 8009406:	fbb5 f1f3 	udiv	r1, r5, r3
 800940a:	fb03 5711 	mls	r7, r3, r1, r5
 800940e:	5dc7      	ldrb	r7, [r0, r7]
 8009410:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009414:	462f      	mov	r7, r5
 8009416:	42bb      	cmp	r3, r7
 8009418:	460d      	mov	r5, r1
 800941a:	d9f4      	bls.n	8009406 <_printf_i+0x11a>
 800941c:	2b08      	cmp	r3, #8
 800941e:	d10b      	bne.n	8009438 <_printf_i+0x14c>
 8009420:	6823      	ldr	r3, [r4, #0]
 8009422:	07df      	lsls	r7, r3, #31
 8009424:	d508      	bpl.n	8009438 <_printf_i+0x14c>
 8009426:	6923      	ldr	r3, [r4, #16]
 8009428:	6861      	ldr	r1, [r4, #4]
 800942a:	4299      	cmp	r1, r3
 800942c:	bfde      	ittt	le
 800942e:	2330      	movle	r3, #48	; 0x30
 8009430:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009434:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8009438:	1b92      	subs	r2, r2, r6
 800943a:	6122      	str	r2, [r4, #16]
 800943c:	f8cd a000 	str.w	sl, [sp]
 8009440:	464b      	mov	r3, r9
 8009442:	aa03      	add	r2, sp, #12
 8009444:	4621      	mov	r1, r4
 8009446:	4640      	mov	r0, r8
 8009448:	f7ff fee2 	bl	8009210 <_printf_common>
 800944c:	3001      	adds	r0, #1
 800944e:	d14c      	bne.n	80094ea <_printf_i+0x1fe>
 8009450:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009454:	b004      	add	sp, #16
 8009456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800945a:	4835      	ldr	r0, [pc, #212]	; (8009530 <_printf_i+0x244>)
 800945c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009460:	6823      	ldr	r3, [r4, #0]
 8009462:	680e      	ldr	r6, [r1, #0]
 8009464:	061f      	lsls	r7, r3, #24
 8009466:	f856 5b04 	ldr.w	r5, [r6], #4
 800946a:	600e      	str	r6, [r1, #0]
 800946c:	d514      	bpl.n	8009498 <_printf_i+0x1ac>
 800946e:	07d9      	lsls	r1, r3, #31
 8009470:	bf44      	itt	mi
 8009472:	f043 0320 	orrmi.w	r3, r3, #32
 8009476:	6023      	strmi	r3, [r4, #0]
 8009478:	b91d      	cbnz	r5, 8009482 <_printf_i+0x196>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	f023 0320 	bic.w	r3, r3, #32
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	2310      	movs	r3, #16
 8009484:	e7b0      	b.n	80093e8 <_printf_i+0xfc>
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	f043 0320 	orr.w	r3, r3, #32
 800948c:	6023      	str	r3, [r4, #0]
 800948e:	2378      	movs	r3, #120	; 0x78
 8009490:	4828      	ldr	r0, [pc, #160]	; (8009534 <_printf_i+0x248>)
 8009492:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009496:	e7e3      	b.n	8009460 <_printf_i+0x174>
 8009498:	065e      	lsls	r6, r3, #25
 800949a:	bf48      	it	mi
 800949c:	b2ad      	uxthmi	r5, r5
 800949e:	e7e6      	b.n	800946e <_printf_i+0x182>
 80094a0:	4616      	mov	r6, r2
 80094a2:	e7bb      	b.n	800941c <_printf_i+0x130>
 80094a4:	680b      	ldr	r3, [r1, #0]
 80094a6:	6826      	ldr	r6, [r4, #0]
 80094a8:	6960      	ldr	r0, [r4, #20]
 80094aa:	1d1d      	adds	r5, r3, #4
 80094ac:	600d      	str	r5, [r1, #0]
 80094ae:	0635      	lsls	r5, r6, #24
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	d501      	bpl.n	80094b8 <_printf_i+0x1cc>
 80094b4:	6018      	str	r0, [r3, #0]
 80094b6:	e002      	b.n	80094be <_printf_i+0x1d2>
 80094b8:	0671      	lsls	r1, r6, #25
 80094ba:	d5fb      	bpl.n	80094b4 <_printf_i+0x1c8>
 80094bc:	8018      	strh	r0, [r3, #0]
 80094be:	2300      	movs	r3, #0
 80094c0:	6123      	str	r3, [r4, #16]
 80094c2:	4616      	mov	r6, r2
 80094c4:	e7ba      	b.n	800943c <_printf_i+0x150>
 80094c6:	680b      	ldr	r3, [r1, #0]
 80094c8:	1d1a      	adds	r2, r3, #4
 80094ca:	600a      	str	r2, [r1, #0]
 80094cc:	681e      	ldr	r6, [r3, #0]
 80094ce:	6862      	ldr	r2, [r4, #4]
 80094d0:	2100      	movs	r1, #0
 80094d2:	4630      	mov	r0, r6
 80094d4:	f7f6 fe8c 	bl	80001f0 <memchr>
 80094d8:	b108      	cbz	r0, 80094de <_printf_i+0x1f2>
 80094da:	1b80      	subs	r0, r0, r6
 80094dc:	6060      	str	r0, [r4, #4]
 80094de:	6863      	ldr	r3, [r4, #4]
 80094e0:	6123      	str	r3, [r4, #16]
 80094e2:	2300      	movs	r3, #0
 80094e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094e8:	e7a8      	b.n	800943c <_printf_i+0x150>
 80094ea:	6923      	ldr	r3, [r4, #16]
 80094ec:	4632      	mov	r2, r6
 80094ee:	4649      	mov	r1, r9
 80094f0:	4640      	mov	r0, r8
 80094f2:	47d0      	blx	sl
 80094f4:	3001      	adds	r0, #1
 80094f6:	d0ab      	beq.n	8009450 <_printf_i+0x164>
 80094f8:	6823      	ldr	r3, [r4, #0]
 80094fa:	079b      	lsls	r3, r3, #30
 80094fc:	d413      	bmi.n	8009526 <_printf_i+0x23a>
 80094fe:	68e0      	ldr	r0, [r4, #12]
 8009500:	9b03      	ldr	r3, [sp, #12]
 8009502:	4298      	cmp	r0, r3
 8009504:	bfb8      	it	lt
 8009506:	4618      	movlt	r0, r3
 8009508:	e7a4      	b.n	8009454 <_printf_i+0x168>
 800950a:	2301      	movs	r3, #1
 800950c:	4632      	mov	r2, r6
 800950e:	4649      	mov	r1, r9
 8009510:	4640      	mov	r0, r8
 8009512:	47d0      	blx	sl
 8009514:	3001      	adds	r0, #1
 8009516:	d09b      	beq.n	8009450 <_printf_i+0x164>
 8009518:	3501      	adds	r5, #1
 800951a:	68e3      	ldr	r3, [r4, #12]
 800951c:	9903      	ldr	r1, [sp, #12]
 800951e:	1a5b      	subs	r3, r3, r1
 8009520:	42ab      	cmp	r3, r5
 8009522:	dcf2      	bgt.n	800950a <_printf_i+0x21e>
 8009524:	e7eb      	b.n	80094fe <_printf_i+0x212>
 8009526:	2500      	movs	r5, #0
 8009528:	f104 0619 	add.w	r6, r4, #25
 800952c:	e7f5      	b.n	800951a <_printf_i+0x22e>
 800952e:	bf00      	nop
 8009530:	0800b94a 	.word	0x0800b94a
 8009534:	0800b95b 	.word	0x0800b95b

08009538 <cleanup_glue>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	460c      	mov	r4, r1
 800953c:	6809      	ldr	r1, [r1, #0]
 800953e:	4605      	mov	r5, r0
 8009540:	b109      	cbz	r1, 8009546 <cleanup_glue+0xe>
 8009542:	f7ff fff9 	bl	8009538 <cleanup_glue>
 8009546:	4621      	mov	r1, r4
 8009548:	4628      	mov	r0, r5
 800954a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800954e:	f7ff badf 	b.w	8008b10 <_free_r>
	...

08009554 <_reclaim_reent>:
 8009554:	4b2c      	ldr	r3, [pc, #176]	; (8009608 <_reclaim_reent+0xb4>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4283      	cmp	r3, r0
 800955a:	b570      	push	{r4, r5, r6, lr}
 800955c:	4604      	mov	r4, r0
 800955e:	d051      	beq.n	8009604 <_reclaim_reent+0xb0>
 8009560:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009562:	b143      	cbz	r3, 8009576 <_reclaim_reent+0x22>
 8009564:	68db      	ldr	r3, [r3, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d14a      	bne.n	8009600 <_reclaim_reent+0xac>
 800956a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800956c:	6819      	ldr	r1, [r3, #0]
 800956e:	b111      	cbz	r1, 8009576 <_reclaim_reent+0x22>
 8009570:	4620      	mov	r0, r4
 8009572:	f7ff facd 	bl	8008b10 <_free_r>
 8009576:	6961      	ldr	r1, [r4, #20]
 8009578:	b111      	cbz	r1, 8009580 <_reclaim_reent+0x2c>
 800957a:	4620      	mov	r0, r4
 800957c:	f7ff fac8 	bl	8008b10 <_free_r>
 8009580:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009582:	b111      	cbz	r1, 800958a <_reclaim_reent+0x36>
 8009584:	4620      	mov	r0, r4
 8009586:	f7ff fac3 	bl	8008b10 <_free_r>
 800958a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800958c:	b111      	cbz	r1, 8009594 <_reclaim_reent+0x40>
 800958e:	4620      	mov	r0, r4
 8009590:	f7ff fabe 	bl	8008b10 <_free_r>
 8009594:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009596:	b111      	cbz	r1, 800959e <_reclaim_reent+0x4a>
 8009598:	4620      	mov	r0, r4
 800959a:	f7ff fab9 	bl	8008b10 <_free_r>
 800959e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80095a0:	b111      	cbz	r1, 80095a8 <_reclaim_reent+0x54>
 80095a2:	4620      	mov	r0, r4
 80095a4:	f7ff fab4 	bl	8008b10 <_free_r>
 80095a8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80095aa:	b111      	cbz	r1, 80095b2 <_reclaim_reent+0x5e>
 80095ac:	4620      	mov	r0, r4
 80095ae:	f7ff faaf 	bl	8008b10 <_free_r>
 80095b2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80095b4:	b111      	cbz	r1, 80095bc <_reclaim_reent+0x68>
 80095b6:	4620      	mov	r0, r4
 80095b8:	f7ff faaa 	bl	8008b10 <_free_r>
 80095bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095be:	b111      	cbz	r1, 80095c6 <_reclaim_reent+0x72>
 80095c0:	4620      	mov	r0, r4
 80095c2:	f7ff faa5 	bl	8008b10 <_free_r>
 80095c6:	69a3      	ldr	r3, [r4, #24]
 80095c8:	b1e3      	cbz	r3, 8009604 <_reclaim_reent+0xb0>
 80095ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80095cc:	4620      	mov	r0, r4
 80095ce:	4798      	blx	r3
 80095d0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80095d2:	b1b9      	cbz	r1, 8009604 <_reclaim_reent+0xb0>
 80095d4:	4620      	mov	r0, r4
 80095d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80095da:	f7ff bfad 	b.w	8009538 <cleanup_glue>
 80095de:	5949      	ldr	r1, [r1, r5]
 80095e0:	b941      	cbnz	r1, 80095f4 <_reclaim_reent+0xa0>
 80095e2:	3504      	adds	r5, #4
 80095e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095e6:	2d80      	cmp	r5, #128	; 0x80
 80095e8:	68d9      	ldr	r1, [r3, #12]
 80095ea:	d1f8      	bne.n	80095de <_reclaim_reent+0x8a>
 80095ec:	4620      	mov	r0, r4
 80095ee:	f7ff fa8f 	bl	8008b10 <_free_r>
 80095f2:	e7ba      	b.n	800956a <_reclaim_reent+0x16>
 80095f4:	680e      	ldr	r6, [r1, #0]
 80095f6:	4620      	mov	r0, r4
 80095f8:	f7ff fa8a 	bl	8008b10 <_free_r>
 80095fc:	4631      	mov	r1, r6
 80095fe:	e7ef      	b.n	80095e0 <_reclaim_reent+0x8c>
 8009600:	2500      	movs	r5, #0
 8009602:	e7ef      	b.n	80095e4 <_reclaim_reent+0x90>
 8009604:	bd70      	pop	{r4, r5, r6, pc}
 8009606:	bf00      	nop
 8009608:	20000010 	.word	0x20000010

0800960c <_sbrk_r>:
 800960c:	b538      	push	{r3, r4, r5, lr}
 800960e:	4d06      	ldr	r5, [pc, #24]	; (8009628 <_sbrk_r+0x1c>)
 8009610:	2300      	movs	r3, #0
 8009612:	4604      	mov	r4, r0
 8009614:	4608      	mov	r0, r1
 8009616:	602b      	str	r3, [r5, #0]
 8009618:	f7f9 f830 	bl	800267c <_sbrk>
 800961c:	1c43      	adds	r3, r0, #1
 800961e:	d102      	bne.n	8009626 <_sbrk_r+0x1a>
 8009620:	682b      	ldr	r3, [r5, #0]
 8009622:	b103      	cbz	r3, 8009626 <_sbrk_r+0x1a>
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	20004eb0 	.word	0x20004eb0

0800962c <siprintf>:
 800962c:	b40e      	push	{r1, r2, r3}
 800962e:	b500      	push	{lr}
 8009630:	b09c      	sub	sp, #112	; 0x70
 8009632:	ab1d      	add	r3, sp, #116	; 0x74
 8009634:	9002      	str	r0, [sp, #8]
 8009636:	9006      	str	r0, [sp, #24]
 8009638:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800963c:	4809      	ldr	r0, [pc, #36]	; (8009664 <siprintf+0x38>)
 800963e:	9107      	str	r1, [sp, #28]
 8009640:	9104      	str	r1, [sp, #16]
 8009642:	4909      	ldr	r1, [pc, #36]	; (8009668 <siprintf+0x3c>)
 8009644:	f853 2b04 	ldr.w	r2, [r3], #4
 8009648:	9105      	str	r1, [sp, #20]
 800964a:	6800      	ldr	r0, [r0, #0]
 800964c:	9301      	str	r3, [sp, #4]
 800964e:	a902      	add	r1, sp, #8
 8009650:	f001 fbb6 	bl	800adc0 <_svfiprintf_r>
 8009654:	9b02      	ldr	r3, [sp, #8]
 8009656:	2200      	movs	r2, #0
 8009658:	701a      	strb	r2, [r3, #0]
 800965a:	b01c      	add	sp, #112	; 0x70
 800965c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009660:	b003      	add	sp, #12
 8009662:	4770      	bx	lr
 8009664:	20000010 	.word	0x20000010
 8009668:	ffff0208 	.word	0xffff0208

0800966c <__sread>:
 800966c:	b510      	push	{r4, lr}
 800966e:	460c      	mov	r4, r1
 8009670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009674:	f001 fca4 	bl	800afc0 <_read_r>
 8009678:	2800      	cmp	r0, #0
 800967a:	bfab      	itete	ge
 800967c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800967e:	89a3      	ldrhlt	r3, [r4, #12]
 8009680:	181b      	addge	r3, r3, r0
 8009682:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009686:	bfac      	ite	ge
 8009688:	6563      	strge	r3, [r4, #84]	; 0x54
 800968a:	81a3      	strhlt	r3, [r4, #12]
 800968c:	bd10      	pop	{r4, pc}

0800968e <__swrite>:
 800968e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009692:	461f      	mov	r7, r3
 8009694:	898b      	ldrh	r3, [r1, #12]
 8009696:	05db      	lsls	r3, r3, #23
 8009698:	4605      	mov	r5, r0
 800969a:	460c      	mov	r4, r1
 800969c:	4616      	mov	r6, r2
 800969e:	d505      	bpl.n	80096ac <__swrite+0x1e>
 80096a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a4:	2302      	movs	r3, #2
 80096a6:	2200      	movs	r2, #0
 80096a8:	f000 ff84 	bl	800a5b4 <_lseek_r>
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096b6:	81a3      	strh	r3, [r4, #12]
 80096b8:	4632      	mov	r2, r6
 80096ba:	463b      	mov	r3, r7
 80096bc:	4628      	mov	r0, r5
 80096be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096c2:	f000 b817 	b.w	80096f4 <_write_r>

080096c6 <__sseek>:
 80096c6:	b510      	push	{r4, lr}
 80096c8:	460c      	mov	r4, r1
 80096ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ce:	f000 ff71 	bl	800a5b4 <_lseek_r>
 80096d2:	1c43      	adds	r3, r0, #1
 80096d4:	89a3      	ldrh	r3, [r4, #12]
 80096d6:	bf15      	itete	ne
 80096d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80096da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096e2:	81a3      	strheq	r3, [r4, #12]
 80096e4:	bf18      	it	ne
 80096e6:	81a3      	strhne	r3, [r4, #12]
 80096e8:	bd10      	pop	{r4, pc}

080096ea <__sclose>:
 80096ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ee:	f000 b813 	b.w	8009718 <_close_r>
	...

080096f4 <_write_r>:
 80096f4:	b538      	push	{r3, r4, r5, lr}
 80096f6:	4d07      	ldr	r5, [pc, #28]	; (8009714 <_write_r+0x20>)
 80096f8:	4604      	mov	r4, r0
 80096fa:	4608      	mov	r0, r1
 80096fc:	4611      	mov	r1, r2
 80096fe:	2200      	movs	r2, #0
 8009700:	602a      	str	r2, [r5, #0]
 8009702:	461a      	mov	r2, r3
 8009704:	f7f8 ff69 	bl	80025da <_write>
 8009708:	1c43      	adds	r3, r0, #1
 800970a:	d102      	bne.n	8009712 <_write_r+0x1e>
 800970c:	682b      	ldr	r3, [r5, #0]
 800970e:	b103      	cbz	r3, 8009712 <_write_r+0x1e>
 8009710:	6023      	str	r3, [r4, #0]
 8009712:	bd38      	pop	{r3, r4, r5, pc}
 8009714:	20004eb0 	.word	0x20004eb0

08009718 <_close_r>:
 8009718:	b538      	push	{r3, r4, r5, lr}
 800971a:	4d06      	ldr	r5, [pc, #24]	; (8009734 <_close_r+0x1c>)
 800971c:	2300      	movs	r3, #0
 800971e:	4604      	mov	r4, r0
 8009720:	4608      	mov	r0, r1
 8009722:	602b      	str	r3, [r5, #0]
 8009724:	f7f8 ff75 	bl	8002612 <_close>
 8009728:	1c43      	adds	r3, r0, #1
 800972a:	d102      	bne.n	8009732 <_close_r+0x1a>
 800972c:	682b      	ldr	r3, [r5, #0]
 800972e:	b103      	cbz	r3, 8009732 <_close_r+0x1a>
 8009730:	6023      	str	r3, [r4, #0]
 8009732:	bd38      	pop	{r3, r4, r5, pc}
 8009734:	20004eb0 	.word	0x20004eb0

08009738 <quorem>:
 8009738:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	6903      	ldr	r3, [r0, #16]
 800973e:	690c      	ldr	r4, [r1, #16]
 8009740:	42a3      	cmp	r3, r4
 8009742:	4607      	mov	r7, r0
 8009744:	f2c0 8081 	blt.w	800984a <quorem+0x112>
 8009748:	3c01      	subs	r4, #1
 800974a:	f101 0814 	add.w	r8, r1, #20
 800974e:	f100 0514 	add.w	r5, r0, #20
 8009752:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009756:	9301      	str	r3, [sp, #4]
 8009758:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800975c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009760:	3301      	adds	r3, #1
 8009762:	429a      	cmp	r2, r3
 8009764:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009768:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800976c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009770:	d331      	bcc.n	80097d6 <quorem+0x9e>
 8009772:	f04f 0e00 	mov.w	lr, #0
 8009776:	4640      	mov	r0, r8
 8009778:	46ac      	mov	ip, r5
 800977a:	46f2      	mov	sl, lr
 800977c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009780:	b293      	uxth	r3, r2
 8009782:	fb06 e303 	mla	r3, r6, r3, lr
 8009786:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800978a:	b29b      	uxth	r3, r3
 800978c:	ebaa 0303 	sub.w	r3, sl, r3
 8009790:	0c12      	lsrs	r2, r2, #16
 8009792:	f8dc a000 	ldr.w	sl, [ip]
 8009796:	fb06 e202 	mla	r2, r6, r2, lr
 800979a:	fa13 f38a 	uxtah	r3, r3, sl
 800979e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80097a2:	fa1f fa82 	uxth.w	sl, r2
 80097a6:	f8dc 2000 	ldr.w	r2, [ip]
 80097aa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80097ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097b8:	4581      	cmp	r9, r0
 80097ba:	f84c 3b04 	str.w	r3, [ip], #4
 80097be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80097c2:	d2db      	bcs.n	800977c <quorem+0x44>
 80097c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80097c8:	b92b      	cbnz	r3, 80097d6 <quorem+0x9e>
 80097ca:	9b01      	ldr	r3, [sp, #4]
 80097cc:	3b04      	subs	r3, #4
 80097ce:	429d      	cmp	r5, r3
 80097d0:	461a      	mov	r2, r3
 80097d2:	d32e      	bcc.n	8009832 <quorem+0xfa>
 80097d4:	613c      	str	r4, [r7, #16]
 80097d6:	4638      	mov	r0, r7
 80097d8:	f001 f988 	bl	800aaec <__mcmp>
 80097dc:	2800      	cmp	r0, #0
 80097de:	db24      	blt.n	800982a <quorem+0xf2>
 80097e0:	3601      	adds	r6, #1
 80097e2:	4628      	mov	r0, r5
 80097e4:	f04f 0c00 	mov.w	ip, #0
 80097e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80097ec:	f8d0 e000 	ldr.w	lr, [r0]
 80097f0:	b293      	uxth	r3, r2
 80097f2:	ebac 0303 	sub.w	r3, ip, r3
 80097f6:	0c12      	lsrs	r2, r2, #16
 80097f8:	fa13 f38e 	uxtah	r3, r3, lr
 80097fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009800:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009804:	b29b      	uxth	r3, r3
 8009806:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800980a:	45c1      	cmp	r9, r8
 800980c:	f840 3b04 	str.w	r3, [r0], #4
 8009810:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009814:	d2e8      	bcs.n	80097e8 <quorem+0xb0>
 8009816:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800981a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800981e:	b922      	cbnz	r2, 800982a <quorem+0xf2>
 8009820:	3b04      	subs	r3, #4
 8009822:	429d      	cmp	r5, r3
 8009824:	461a      	mov	r2, r3
 8009826:	d30a      	bcc.n	800983e <quorem+0x106>
 8009828:	613c      	str	r4, [r7, #16]
 800982a:	4630      	mov	r0, r6
 800982c:	b003      	add	sp, #12
 800982e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009832:	6812      	ldr	r2, [r2, #0]
 8009834:	3b04      	subs	r3, #4
 8009836:	2a00      	cmp	r2, #0
 8009838:	d1cc      	bne.n	80097d4 <quorem+0x9c>
 800983a:	3c01      	subs	r4, #1
 800983c:	e7c7      	b.n	80097ce <quorem+0x96>
 800983e:	6812      	ldr	r2, [r2, #0]
 8009840:	3b04      	subs	r3, #4
 8009842:	2a00      	cmp	r2, #0
 8009844:	d1f0      	bne.n	8009828 <quorem+0xf0>
 8009846:	3c01      	subs	r4, #1
 8009848:	e7eb      	b.n	8009822 <quorem+0xea>
 800984a:	2000      	movs	r0, #0
 800984c:	e7ee      	b.n	800982c <quorem+0xf4>
	...

08009850 <_dtoa_r>:
 8009850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009854:	ed2d 8b02 	vpush	{d8}
 8009858:	ec57 6b10 	vmov	r6, r7, d0
 800985c:	b095      	sub	sp, #84	; 0x54
 800985e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009860:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009864:	9105      	str	r1, [sp, #20]
 8009866:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800986a:	4604      	mov	r4, r0
 800986c:	9209      	str	r2, [sp, #36]	; 0x24
 800986e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009870:	b975      	cbnz	r5, 8009890 <_dtoa_r+0x40>
 8009872:	2010      	movs	r0, #16
 8009874:	f7ff f92e 	bl	8008ad4 <malloc>
 8009878:	4602      	mov	r2, r0
 800987a:	6260      	str	r0, [r4, #36]	; 0x24
 800987c:	b920      	cbnz	r0, 8009888 <_dtoa_r+0x38>
 800987e:	4bb2      	ldr	r3, [pc, #712]	; (8009b48 <_dtoa_r+0x2f8>)
 8009880:	21ea      	movs	r1, #234	; 0xea
 8009882:	48b2      	ldr	r0, [pc, #712]	; (8009b4c <_dtoa_r+0x2fc>)
 8009884:	f001 fbae 	bl	800afe4 <__assert_func>
 8009888:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800988c:	6005      	str	r5, [r0, #0]
 800988e:	60c5      	str	r5, [r0, #12]
 8009890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009892:	6819      	ldr	r1, [r3, #0]
 8009894:	b151      	cbz	r1, 80098ac <_dtoa_r+0x5c>
 8009896:	685a      	ldr	r2, [r3, #4]
 8009898:	604a      	str	r2, [r1, #4]
 800989a:	2301      	movs	r3, #1
 800989c:	4093      	lsls	r3, r2
 800989e:	608b      	str	r3, [r1, #8]
 80098a0:	4620      	mov	r0, r4
 80098a2:	f000 fee5 	bl	800a670 <_Bfree>
 80098a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098a8:	2200      	movs	r2, #0
 80098aa:	601a      	str	r2, [r3, #0]
 80098ac:	1e3b      	subs	r3, r7, #0
 80098ae:	bfb9      	ittee	lt
 80098b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80098b4:	9303      	strlt	r3, [sp, #12]
 80098b6:	2300      	movge	r3, #0
 80098b8:	f8c8 3000 	strge.w	r3, [r8]
 80098bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80098c0:	4ba3      	ldr	r3, [pc, #652]	; (8009b50 <_dtoa_r+0x300>)
 80098c2:	bfbc      	itt	lt
 80098c4:	2201      	movlt	r2, #1
 80098c6:	f8c8 2000 	strlt.w	r2, [r8]
 80098ca:	ea33 0309 	bics.w	r3, r3, r9
 80098ce:	d11b      	bne.n	8009908 <_dtoa_r+0xb8>
 80098d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80098d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098dc:	4333      	orrs	r3, r6
 80098de:	f000 857a 	beq.w	800a3d6 <_dtoa_r+0xb86>
 80098e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098e4:	b963      	cbnz	r3, 8009900 <_dtoa_r+0xb0>
 80098e6:	4b9b      	ldr	r3, [pc, #620]	; (8009b54 <_dtoa_r+0x304>)
 80098e8:	e024      	b.n	8009934 <_dtoa_r+0xe4>
 80098ea:	4b9b      	ldr	r3, [pc, #620]	; (8009b58 <_dtoa_r+0x308>)
 80098ec:	9300      	str	r3, [sp, #0]
 80098ee:	3308      	adds	r3, #8
 80098f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80098f2:	6013      	str	r3, [r2, #0]
 80098f4:	9800      	ldr	r0, [sp, #0]
 80098f6:	b015      	add	sp, #84	; 0x54
 80098f8:	ecbd 8b02 	vpop	{d8}
 80098fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009900:	4b94      	ldr	r3, [pc, #592]	; (8009b54 <_dtoa_r+0x304>)
 8009902:	9300      	str	r3, [sp, #0]
 8009904:	3303      	adds	r3, #3
 8009906:	e7f3      	b.n	80098f0 <_dtoa_r+0xa0>
 8009908:	ed9d 7b02 	vldr	d7, [sp, #8]
 800990c:	2200      	movs	r2, #0
 800990e:	ec51 0b17 	vmov	r0, r1, d7
 8009912:	2300      	movs	r3, #0
 8009914:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009918:	f7f7 f8de 	bl	8000ad8 <__aeabi_dcmpeq>
 800991c:	4680      	mov	r8, r0
 800991e:	b158      	cbz	r0, 8009938 <_dtoa_r+0xe8>
 8009920:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009922:	2301      	movs	r3, #1
 8009924:	6013      	str	r3, [r2, #0]
 8009926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009928:	2b00      	cmp	r3, #0
 800992a:	f000 8551 	beq.w	800a3d0 <_dtoa_r+0xb80>
 800992e:	488b      	ldr	r0, [pc, #556]	; (8009b5c <_dtoa_r+0x30c>)
 8009930:	6018      	str	r0, [r3, #0]
 8009932:	1e43      	subs	r3, r0, #1
 8009934:	9300      	str	r3, [sp, #0]
 8009936:	e7dd      	b.n	80098f4 <_dtoa_r+0xa4>
 8009938:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800993c:	aa12      	add	r2, sp, #72	; 0x48
 800993e:	a913      	add	r1, sp, #76	; 0x4c
 8009940:	4620      	mov	r0, r4
 8009942:	f001 f977 	bl	800ac34 <__d2b>
 8009946:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800994a:	4683      	mov	fp, r0
 800994c:	2d00      	cmp	r5, #0
 800994e:	d07c      	beq.n	8009a4a <_dtoa_r+0x1fa>
 8009950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009952:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009956:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800995a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800995e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009962:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009966:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800996a:	4b7d      	ldr	r3, [pc, #500]	; (8009b60 <_dtoa_r+0x310>)
 800996c:	2200      	movs	r2, #0
 800996e:	4630      	mov	r0, r6
 8009970:	4639      	mov	r1, r7
 8009972:	f7f6 fc91 	bl	8000298 <__aeabi_dsub>
 8009976:	a36e      	add	r3, pc, #440	; (adr r3, 8009b30 <_dtoa_r+0x2e0>)
 8009978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997c:	f7f6 fe44 	bl	8000608 <__aeabi_dmul>
 8009980:	a36d      	add	r3, pc, #436	; (adr r3, 8009b38 <_dtoa_r+0x2e8>)
 8009982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009986:	f7f6 fc89 	bl	800029c <__adddf3>
 800998a:	4606      	mov	r6, r0
 800998c:	4628      	mov	r0, r5
 800998e:	460f      	mov	r7, r1
 8009990:	f7f6 fdd0 	bl	8000534 <__aeabi_i2d>
 8009994:	a36a      	add	r3, pc, #424	; (adr r3, 8009b40 <_dtoa_r+0x2f0>)
 8009996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999a:	f7f6 fe35 	bl	8000608 <__aeabi_dmul>
 800999e:	4602      	mov	r2, r0
 80099a0:	460b      	mov	r3, r1
 80099a2:	4630      	mov	r0, r6
 80099a4:	4639      	mov	r1, r7
 80099a6:	f7f6 fc79 	bl	800029c <__adddf3>
 80099aa:	4606      	mov	r6, r0
 80099ac:	460f      	mov	r7, r1
 80099ae:	f7f7 f8db 	bl	8000b68 <__aeabi_d2iz>
 80099b2:	2200      	movs	r2, #0
 80099b4:	4682      	mov	sl, r0
 80099b6:	2300      	movs	r3, #0
 80099b8:	4630      	mov	r0, r6
 80099ba:	4639      	mov	r1, r7
 80099bc:	f7f7 f896 	bl	8000aec <__aeabi_dcmplt>
 80099c0:	b148      	cbz	r0, 80099d6 <_dtoa_r+0x186>
 80099c2:	4650      	mov	r0, sl
 80099c4:	f7f6 fdb6 	bl	8000534 <__aeabi_i2d>
 80099c8:	4632      	mov	r2, r6
 80099ca:	463b      	mov	r3, r7
 80099cc:	f7f7 f884 	bl	8000ad8 <__aeabi_dcmpeq>
 80099d0:	b908      	cbnz	r0, 80099d6 <_dtoa_r+0x186>
 80099d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80099d6:	f1ba 0f16 	cmp.w	sl, #22
 80099da:	d854      	bhi.n	8009a86 <_dtoa_r+0x236>
 80099dc:	4b61      	ldr	r3, [pc, #388]	; (8009b64 <_dtoa_r+0x314>)
 80099de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80099e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80099ea:	f7f7 f87f 	bl	8000aec <__aeabi_dcmplt>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d04b      	beq.n	8009a8a <_dtoa_r+0x23a>
 80099f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80099f6:	2300      	movs	r3, #0
 80099f8:	930e      	str	r3, [sp, #56]	; 0x38
 80099fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80099fc:	1b5d      	subs	r5, r3, r5
 80099fe:	1e6b      	subs	r3, r5, #1
 8009a00:	9304      	str	r3, [sp, #16]
 8009a02:	bf43      	ittte	mi
 8009a04:	2300      	movmi	r3, #0
 8009a06:	f1c5 0801 	rsbmi	r8, r5, #1
 8009a0a:	9304      	strmi	r3, [sp, #16]
 8009a0c:	f04f 0800 	movpl.w	r8, #0
 8009a10:	f1ba 0f00 	cmp.w	sl, #0
 8009a14:	db3b      	blt.n	8009a8e <_dtoa_r+0x23e>
 8009a16:	9b04      	ldr	r3, [sp, #16]
 8009a18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009a1c:	4453      	add	r3, sl
 8009a1e:	9304      	str	r3, [sp, #16]
 8009a20:	2300      	movs	r3, #0
 8009a22:	9306      	str	r3, [sp, #24]
 8009a24:	9b05      	ldr	r3, [sp, #20]
 8009a26:	2b09      	cmp	r3, #9
 8009a28:	d869      	bhi.n	8009afe <_dtoa_r+0x2ae>
 8009a2a:	2b05      	cmp	r3, #5
 8009a2c:	bfc4      	itt	gt
 8009a2e:	3b04      	subgt	r3, #4
 8009a30:	9305      	strgt	r3, [sp, #20]
 8009a32:	9b05      	ldr	r3, [sp, #20]
 8009a34:	f1a3 0302 	sub.w	r3, r3, #2
 8009a38:	bfcc      	ite	gt
 8009a3a:	2500      	movgt	r5, #0
 8009a3c:	2501      	movle	r5, #1
 8009a3e:	2b03      	cmp	r3, #3
 8009a40:	d869      	bhi.n	8009b16 <_dtoa_r+0x2c6>
 8009a42:	e8df f003 	tbb	[pc, r3]
 8009a46:	4e2c      	.short	0x4e2c
 8009a48:	5a4c      	.short	0x5a4c
 8009a4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009a4e:	441d      	add	r5, r3
 8009a50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009a54:	2b20      	cmp	r3, #32
 8009a56:	bfc1      	itttt	gt
 8009a58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009a5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009a60:	fa09 f303 	lslgt.w	r3, r9, r3
 8009a64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009a68:	bfda      	itte	le
 8009a6a:	f1c3 0320 	rsble	r3, r3, #32
 8009a6e:	fa06 f003 	lslle.w	r0, r6, r3
 8009a72:	4318      	orrgt	r0, r3
 8009a74:	f7f6 fd4e 	bl	8000514 <__aeabi_ui2d>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	4606      	mov	r6, r0
 8009a7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009a80:	3d01      	subs	r5, #1
 8009a82:	9310      	str	r3, [sp, #64]	; 0x40
 8009a84:	e771      	b.n	800996a <_dtoa_r+0x11a>
 8009a86:	2301      	movs	r3, #1
 8009a88:	e7b6      	b.n	80099f8 <_dtoa_r+0x1a8>
 8009a8a:	900e      	str	r0, [sp, #56]	; 0x38
 8009a8c:	e7b5      	b.n	80099fa <_dtoa_r+0x1aa>
 8009a8e:	f1ca 0300 	rsb	r3, sl, #0
 8009a92:	9306      	str	r3, [sp, #24]
 8009a94:	2300      	movs	r3, #0
 8009a96:	eba8 080a 	sub.w	r8, r8, sl
 8009a9a:	930d      	str	r3, [sp, #52]	; 0x34
 8009a9c:	e7c2      	b.n	8009a24 <_dtoa_r+0x1d4>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	9308      	str	r3, [sp, #32]
 8009aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	dc39      	bgt.n	8009b1c <_dtoa_r+0x2cc>
 8009aa8:	f04f 0901 	mov.w	r9, #1
 8009aac:	f8cd 9004 	str.w	r9, [sp, #4]
 8009ab0:	464b      	mov	r3, r9
 8009ab2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009ab6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009ab8:	2200      	movs	r2, #0
 8009aba:	6042      	str	r2, [r0, #4]
 8009abc:	2204      	movs	r2, #4
 8009abe:	f102 0614 	add.w	r6, r2, #20
 8009ac2:	429e      	cmp	r6, r3
 8009ac4:	6841      	ldr	r1, [r0, #4]
 8009ac6:	d92f      	bls.n	8009b28 <_dtoa_r+0x2d8>
 8009ac8:	4620      	mov	r0, r4
 8009aca:	f000 fd91 	bl	800a5f0 <_Balloc>
 8009ace:	9000      	str	r0, [sp, #0]
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	d14b      	bne.n	8009b6c <_dtoa_r+0x31c>
 8009ad4:	4b24      	ldr	r3, [pc, #144]	; (8009b68 <_dtoa_r+0x318>)
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009adc:	e6d1      	b.n	8009882 <_dtoa_r+0x32>
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e7de      	b.n	8009aa0 <_dtoa_r+0x250>
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	9308      	str	r3, [sp, #32]
 8009ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ae8:	eb0a 0903 	add.w	r9, sl, r3
 8009aec:	f109 0301 	add.w	r3, r9, #1
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	9301      	str	r3, [sp, #4]
 8009af4:	bfb8      	it	lt
 8009af6:	2301      	movlt	r3, #1
 8009af8:	e7dd      	b.n	8009ab6 <_dtoa_r+0x266>
 8009afa:	2301      	movs	r3, #1
 8009afc:	e7f2      	b.n	8009ae4 <_dtoa_r+0x294>
 8009afe:	2501      	movs	r5, #1
 8009b00:	2300      	movs	r3, #0
 8009b02:	9305      	str	r3, [sp, #20]
 8009b04:	9508      	str	r5, [sp, #32]
 8009b06:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009b10:	2312      	movs	r3, #18
 8009b12:	9209      	str	r2, [sp, #36]	; 0x24
 8009b14:	e7cf      	b.n	8009ab6 <_dtoa_r+0x266>
 8009b16:	2301      	movs	r3, #1
 8009b18:	9308      	str	r3, [sp, #32]
 8009b1a:	e7f4      	b.n	8009b06 <_dtoa_r+0x2b6>
 8009b1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009b20:	f8cd 9004 	str.w	r9, [sp, #4]
 8009b24:	464b      	mov	r3, r9
 8009b26:	e7c6      	b.n	8009ab6 <_dtoa_r+0x266>
 8009b28:	3101      	adds	r1, #1
 8009b2a:	6041      	str	r1, [r0, #4]
 8009b2c:	0052      	lsls	r2, r2, #1
 8009b2e:	e7c6      	b.n	8009abe <_dtoa_r+0x26e>
 8009b30:	636f4361 	.word	0x636f4361
 8009b34:	3fd287a7 	.word	0x3fd287a7
 8009b38:	8b60c8b3 	.word	0x8b60c8b3
 8009b3c:	3fc68a28 	.word	0x3fc68a28
 8009b40:	509f79fb 	.word	0x509f79fb
 8009b44:	3fd34413 	.word	0x3fd34413
 8009b48:	0800b979 	.word	0x0800b979
 8009b4c:	0800b990 	.word	0x0800b990
 8009b50:	7ff00000 	.word	0x7ff00000
 8009b54:	0800b975 	.word	0x0800b975
 8009b58:	0800b96c 	.word	0x0800b96c
 8009b5c:	0800b949 	.word	0x0800b949
 8009b60:	3ff80000 	.word	0x3ff80000
 8009b64:	0800ba88 	.word	0x0800ba88
 8009b68:	0800b9ef 	.word	0x0800b9ef
 8009b6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b6e:	9a00      	ldr	r2, [sp, #0]
 8009b70:	601a      	str	r2, [r3, #0]
 8009b72:	9b01      	ldr	r3, [sp, #4]
 8009b74:	2b0e      	cmp	r3, #14
 8009b76:	f200 80ad 	bhi.w	8009cd4 <_dtoa_r+0x484>
 8009b7a:	2d00      	cmp	r5, #0
 8009b7c:	f000 80aa 	beq.w	8009cd4 <_dtoa_r+0x484>
 8009b80:	f1ba 0f00 	cmp.w	sl, #0
 8009b84:	dd36      	ble.n	8009bf4 <_dtoa_r+0x3a4>
 8009b86:	4ac3      	ldr	r2, [pc, #780]	; (8009e94 <_dtoa_r+0x644>)
 8009b88:	f00a 030f 	and.w	r3, sl, #15
 8009b8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009b90:	ed93 7b00 	vldr	d7, [r3]
 8009b94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009b98:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009b9c:	eeb0 8a47 	vmov.f32	s16, s14
 8009ba0:	eef0 8a67 	vmov.f32	s17, s15
 8009ba4:	d016      	beq.n	8009bd4 <_dtoa_r+0x384>
 8009ba6:	4bbc      	ldr	r3, [pc, #752]	; (8009e98 <_dtoa_r+0x648>)
 8009ba8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009bac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009bb0:	f7f6 fe54 	bl	800085c <__aeabi_ddiv>
 8009bb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bb8:	f007 070f 	and.w	r7, r7, #15
 8009bbc:	2503      	movs	r5, #3
 8009bbe:	4eb6      	ldr	r6, [pc, #728]	; (8009e98 <_dtoa_r+0x648>)
 8009bc0:	b957      	cbnz	r7, 8009bd8 <_dtoa_r+0x388>
 8009bc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bc6:	ec53 2b18 	vmov	r2, r3, d8
 8009bca:	f7f6 fe47 	bl	800085c <__aeabi_ddiv>
 8009bce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bd2:	e029      	b.n	8009c28 <_dtoa_r+0x3d8>
 8009bd4:	2502      	movs	r5, #2
 8009bd6:	e7f2      	b.n	8009bbe <_dtoa_r+0x36e>
 8009bd8:	07f9      	lsls	r1, r7, #31
 8009bda:	d508      	bpl.n	8009bee <_dtoa_r+0x39e>
 8009bdc:	ec51 0b18 	vmov	r0, r1, d8
 8009be0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009be4:	f7f6 fd10 	bl	8000608 <__aeabi_dmul>
 8009be8:	ec41 0b18 	vmov	d8, r0, r1
 8009bec:	3501      	adds	r5, #1
 8009bee:	107f      	asrs	r7, r7, #1
 8009bf0:	3608      	adds	r6, #8
 8009bf2:	e7e5      	b.n	8009bc0 <_dtoa_r+0x370>
 8009bf4:	f000 80a6 	beq.w	8009d44 <_dtoa_r+0x4f4>
 8009bf8:	f1ca 0600 	rsb	r6, sl, #0
 8009bfc:	4ba5      	ldr	r3, [pc, #660]	; (8009e94 <_dtoa_r+0x644>)
 8009bfe:	4fa6      	ldr	r7, [pc, #664]	; (8009e98 <_dtoa_r+0x648>)
 8009c00:	f006 020f 	and.w	r2, r6, #15
 8009c04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009c10:	f7f6 fcfa 	bl	8000608 <__aeabi_dmul>
 8009c14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c18:	1136      	asrs	r6, r6, #4
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	2502      	movs	r5, #2
 8009c1e:	2e00      	cmp	r6, #0
 8009c20:	f040 8085 	bne.w	8009d2e <_dtoa_r+0x4de>
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1d2      	bne.n	8009bce <_dtoa_r+0x37e>
 8009c28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f000 808c 	beq.w	8009d48 <_dtoa_r+0x4f8>
 8009c30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009c34:	4b99      	ldr	r3, [pc, #612]	; (8009e9c <_dtoa_r+0x64c>)
 8009c36:	2200      	movs	r2, #0
 8009c38:	4630      	mov	r0, r6
 8009c3a:	4639      	mov	r1, r7
 8009c3c:	f7f6 ff56 	bl	8000aec <__aeabi_dcmplt>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	f000 8081 	beq.w	8009d48 <_dtoa_r+0x4f8>
 8009c46:	9b01      	ldr	r3, [sp, #4]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d07d      	beq.n	8009d48 <_dtoa_r+0x4f8>
 8009c4c:	f1b9 0f00 	cmp.w	r9, #0
 8009c50:	dd3c      	ble.n	8009ccc <_dtoa_r+0x47c>
 8009c52:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009c56:	9307      	str	r3, [sp, #28]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	4b91      	ldr	r3, [pc, #580]	; (8009ea0 <_dtoa_r+0x650>)
 8009c5c:	4630      	mov	r0, r6
 8009c5e:	4639      	mov	r1, r7
 8009c60:	f7f6 fcd2 	bl	8000608 <__aeabi_dmul>
 8009c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c68:	3501      	adds	r5, #1
 8009c6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009c6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009c72:	4628      	mov	r0, r5
 8009c74:	f7f6 fc5e 	bl	8000534 <__aeabi_i2d>
 8009c78:	4632      	mov	r2, r6
 8009c7a:	463b      	mov	r3, r7
 8009c7c:	f7f6 fcc4 	bl	8000608 <__aeabi_dmul>
 8009c80:	4b88      	ldr	r3, [pc, #544]	; (8009ea4 <_dtoa_r+0x654>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	f7f6 fb0a 	bl	800029c <__adddf3>
 8009c88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009c8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c90:	9303      	str	r3, [sp, #12]
 8009c92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d15c      	bne.n	8009d52 <_dtoa_r+0x502>
 8009c98:	4b83      	ldr	r3, [pc, #524]	; (8009ea8 <_dtoa_r+0x658>)
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	4639      	mov	r1, r7
 8009ca0:	f7f6 fafa 	bl	8000298 <__aeabi_dsub>
 8009ca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ca8:	4606      	mov	r6, r0
 8009caa:	460f      	mov	r7, r1
 8009cac:	f7f6 ff3c 	bl	8000b28 <__aeabi_dcmpgt>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	f040 8296 	bne.w	800a1e2 <_dtoa_r+0x992>
 8009cb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009cba:	4630      	mov	r0, r6
 8009cbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009cc0:	4639      	mov	r1, r7
 8009cc2:	f7f6 ff13 	bl	8000aec <__aeabi_dcmplt>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	f040 8288 	bne.w	800a1dc <_dtoa_r+0x98c>
 8009ccc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009cd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009cd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f2c0 8158 	blt.w	8009f8c <_dtoa_r+0x73c>
 8009cdc:	f1ba 0f0e 	cmp.w	sl, #14
 8009ce0:	f300 8154 	bgt.w	8009f8c <_dtoa_r+0x73c>
 8009ce4:	4b6b      	ldr	r3, [pc, #428]	; (8009e94 <_dtoa_r+0x644>)
 8009ce6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009cea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	f280 80e3 	bge.w	8009ebc <_dtoa_r+0x66c>
 8009cf6:	9b01      	ldr	r3, [sp, #4]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	f300 80df 	bgt.w	8009ebc <_dtoa_r+0x66c>
 8009cfe:	f040 826d 	bne.w	800a1dc <_dtoa_r+0x98c>
 8009d02:	4b69      	ldr	r3, [pc, #420]	; (8009ea8 <_dtoa_r+0x658>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	4640      	mov	r0, r8
 8009d08:	4649      	mov	r1, r9
 8009d0a:	f7f6 fc7d 	bl	8000608 <__aeabi_dmul>
 8009d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d12:	f7f6 feff 	bl	8000b14 <__aeabi_dcmpge>
 8009d16:	9e01      	ldr	r6, [sp, #4]
 8009d18:	4637      	mov	r7, r6
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	f040 8243 	bne.w	800a1a6 <_dtoa_r+0x956>
 8009d20:	9d00      	ldr	r5, [sp, #0]
 8009d22:	2331      	movs	r3, #49	; 0x31
 8009d24:	f805 3b01 	strb.w	r3, [r5], #1
 8009d28:	f10a 0a01 	add.w	sl, sl, #1
 8009d2c:	e23f      	b.n	800a1ae <_dtoa_r+0x95e>
 8009d2e:	07f2      	lsls	r2, r6, #31
 8009d30:	d505      	bpl.n	8009d3e <_dtoa_r+0x4ee>
 8009d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d36:	f7f6 fc67 	bl	8000608 <__aeabi_dmul>
 8009d3a:	3501      	adds	r5, #1
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	1076      	asrs	r6, r6, #1
 8009d40:	3708      	adds	r7, #8
 8009d42:	e76c      	b.n	8009c1e <_dtoa_r+0x3ce>
 8009d44:	2502      	movs	r5, #2
 8009d46:	e76f      	b.n	8009c28 <_dtoa_r+0x3d8>
 8009d48:	9b01      	ldr	r3, [sp, #4]
 8009d4a:	f8cd a01c 	str.w	sl, [sp, #28]
 8009d4e:	930c      	str	r3, [sp, #48]	; 0x30
 8009d50:	e78d      	b.n	8009c6e <_dtoa_r+0x41e>
 8009d52:	9900      	ldr	r1, [sp, #0]
 8009d54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d58:	4b4e      	ldr	r3, [pc, #312]	; (8009e94 <_dtoa_r+0x644>)
 8009d5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d5e:	4401      	add	r1, r0
 8009d60:	9102      	str	r1, [sp, #8]
 8009d62:	9908      	ldr	r1, [sp, #32]
 8009d64:	eeb0 8a47 	vmov.f32	s16, s14
 8009d68:	eef0 8a67 	vmov.f32	s17, s15
 8009d6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d74:	2900      	cmp	r1, #0
 8009d76:	d045      	beq.n	8009e04 <_dtoa_r+0x5b4>
 8009d78:	494c      	ldr	r1, [pc, #304]	; (8009eac <_dtoa_r+0x65c>)
 8009d7a:	2000      	movs	r0, #0
 8009d7c:	f7f6 fd6e 	bl	800085c <__aeabi_ddiv>
 8009d80:	ec53 2b18 	vmov	r2, r3, d8
 8009d84:	f7f6 fa88 	bl	8000298 <__aeabi_dsub>
 8009d88:	9d00      	ldr	r5, [sp, #0]
 8009d8a:	ec41 0b18 	vmov	d8, r0, r1
 8009d8e:	4639      	mov	r1, r7
 8009d90:	4630      	mov	r0, r6
 8009d92:	f7f6 fee9 	bl	8000b68 <__aeabi_d2iz>
 8009d96:	900c      	str	r0, [sp, #48]	; 0x30
 8009d98:	f7f6 fbcc 	bl	8000534 <__aeabi_i2d>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	4630      	mov	r0, r6
 8009da2:	4639      	mov	r1, r7
 8009da4:	f7f6 fa78 	bl	8000298 <__aeabi_dsub>
 8009da8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009daa:	3330      	adds	r3, #48	; 0x30
 8009dac:	f805 3b01 	strb.w	r3, [r5], #1
 8009db0:	ec53 2b18 	vmov	r2, r3, d8
 8009db4:	4606      	mov	r6, r0
 8009db6:	460f      	mov	r7, r1
 8009db8:	f7f6 fe98 	bl	8000aec <__aeabi_dcmplt>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d165      	bne.n	8009e8c <_dtoa_r+0x63c>
 8009dc0:	4632      	mov	r2, r6
 8009dc2:	463b      	mov	r3, r7
 8009dc4:	4935      	ldr	r1, [pc, #212]	; (8009e9c <_dtoa_r+0x64c>)
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	f7f6 fa66 	bl	8000298 <__aeabi_dsub>
 8009dcc:	ec53 2b18 	vmov	r2, r3, d8
 8009dd0:	f7f6 fe8c 	bl	8000aec <__aeabi_dcmplt>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	f040 80b9 	bne.w	8009f4c <_dtoa_r+0x6fc>
 8009dda:	9b02      	ldr	r3, [sp, #8]
 8009ddc:	429d      	cmp	r5, r3
 8009dde:	f43f af75 	beq.w	8009ccc <_dtoa_r+0x47c>
 8009de2:	4b2f      	ldr	r3, [pc, #188]	; (8009ea0 <_dtoa_r+0x650>)
 8009de4:	ec51 0b18 	vmov	r0, r1, d8
 8009de8:	2200      	movs	r2, #0
 8009dea:	f7f6 fc0d 	bl	8000608 <__aeabi_dmul>
 8009dee:	4b2c      	ldr	r3, [pc, #176]	; (8009ea0 <_dtoa_r+0x650>)
 8009df0:	ec41 0b18 	vmov	d8, r0, r1
 8009df4:	2200      	movs	r2, #0
 8009df6:	4630      	mov	r0, r6
 8009df8:	4639      	mov	r1, r7
 8009dfa:	f7f6 fc05 	bl	8000608 <__aeabi_dmul>
 8009dfe:	4606      	mov	r6, r0
 8009e00:	460f      	mov	r7, r1
 8009e02:	e7c4      	b.n	8009d8e <_dtoa_r+0x53e>
 8009e04:	ec51 0b17 	vmov	r0, r1, d7
 8009e08:	f7f6 fbfe 	bl	8000608 <__aeabi_dmul>
 8009e0c:	9b02      	ldr	r3, [sp, #8]
 8009e0e:	9d00      	ldr	r5, [sp, #0]
 8009e10:	930c      	str	r3, [sp, #48]	; 0x30
 8009e12:	ec41 0b18 	vmov	d8, r0, r1
 8009e16:	4639      	mov	r1, r7
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7f6 fea5 	bl	8000b68 <__aeabi_d2iz>
 8009e1e:	9011      	str	r0, [sp, #68]	; 0x44
 8009e20:	f7f6 fb88 	bl	8000534 <__aeabi_i2d>
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	4630      	mov	r0, r6
 8009e2a:	4639      	mov	r1, r7
 8009e2c:	f7f6 fa34 	bl	8000298 <__aeabi_dsub>
 8009e30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e32:	3330      	adds	r3, #48	; 0x30
 8009e34:	f805 3b01 	strb.w	r3, [r5], #1
 8009e38:	9b02      	ldr	r3, [sp, #8]
 8009e3a:	429d      	cmp	r5, r3
 8009e3c:	4606      	mov	r6, r0
 8009e3e:	460f      	mov	r7, r1
 8009e40:	f04f 0200 	mov.w	r2, #0
 8009e44:	d134      	bne.n	8009eb0 <_dtoa_r+0x660>
 8009e46:	4b19      	ldr	r3, [pc, #100]	; (8009eac <_dtoa_r+0x65c>)
 8009e48:	ec51 0b18 	vmov	r0, r1, d8
 8009e4c:	f7f6 fa26 	bl	800029c <__adddf3>
 8009e50:	4602      	mov	r2, r0
 8009e52:	460b      	mov	r3, r1
 8009e54:	4630      	mov	r0, r6
 8009e56:	4639      	mov	r1, r7
 8009e58:	f7f6 fe66 	bl	8000b28 <__aeabi_dcmpgt>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	d175      	bne.n	8009f4c <_dtoa_r+0x6fc>
 8009e60:	ec53 2b18 	vmov	r2, r3, d8
 8009e64:	4911      	ldr	r1, [pc, #68]	; (8009eac <_dtoa_r+0x65c>)
 8009e66:	2000      	movs	r0, #0
 8009e68:	f7f6 fa16 	bl	8000298 <__aeabi_dsub>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4630      	mov	r0, r6
 8009e72:	4639      	mov	r1, r7
 8009e74:	f7f6 fe3a 	bl	8000aec <__aeabi_dcmplt>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	f43f af27 	beq.w	8009ccc <_dtoa_r+0x47c>
 8009e7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009e80:	1e6b      	subs	r3, r5, #1
 8009e82:	930c      	str	r3, [sp, #48]	; 0x30
 8009e84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009e88:	2b30      	cmp	r3, #48	; 0x30
 8009e8a:	d0f8      	beq.n	8009e7e <_dtoa_r+0x62e>
 8009e8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009e90:	e04a      	b.n	8009f28 <_dtoa_r+0x6d8>
 8009e92:	bf00      	nop
 8009e94:	0800ba88 	.word	0x0800ba88
 8009e98:	0800ba60 	.word	0x0800ba60
 8009e9c:	3ff00000 	.word	0x3ff00000
 8009ea0:	40240000 	.word	0x40240000
 8009ea4:	401c0000 	.word	0x401c0000
 8009ea8:	40140000 	.word	0x40140000
 8009eac:	3fe00000 	.word	0x3fe00000
 8009eb0:	4baf      	ldr	r3, [pc, #700]	; (800a170 <_dtoa_r+0x920>)
 8009eb2:	f7f6 fba9 	bl	8000608 <__aeabi_dmul>
 8009eb6:	4606      	mov	r6, r0
 8009eb8:	460f      	mov	r7, r1
 8009eba:	e7ac      	b.n	8009e16 <_dtoa_r+0x5c6>
 8009ebc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009ec0:	9d00      	ldr	r5, [sp, #0]
 8009ec2:	4642      	mov	r2, r8
 8009ec4:	464b      	mov	r3, r9
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	4639      	mov	r1, r7
 8009eca:	f7f6 fcc7 	bl	800085c <__aeabi_ddiv>
 8009ece:	f7f6 fe4b 	bl	8000b68 <__aeabi_d2iz>
 8009ed2:	9002      	str	r0, [sp, #8]
 8009ed4:	f7f6 fb2e 	bl	8000534 <__aeabi_i2d>
 8009ed8:	4642      	mov	r2, r8
 8009eda:	464b      	mov	r3, r9
 8009edc:	f7f6 fb94 	bl	8000608 <__aeabi_dmul>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	4639      	mov	r1, r7
 8009ee8:	f7f6 f9d6 	bl	8000298 <__aeabi_dsub>
 8009eec:	9e02      	ldr	r6, [sp, #8]
 8009eee:	9f01      	ldr	r7, [sp, #4]
 8009ef0:	3630      	adds	r6, #48	; 0x30
 8009ef2:	f805 6b01 	strb.w	r6, [r5], #1
 8009ef6:	9e00      	ldr	r6, [sp, #0]
 8009ef8:	1bae      	subs	r6, r5, r6
 8009efa:	42b7      	cmp	r7, r6
 8009efc:	4602      	mov	r2, r0
 8009efe:	460b      	mov	r3, r1
 8009f00:	d137      	bne.n	8009f72 <_dtoa_r+0x722>
 8009f02:	f7f6 f9cb 	bl	800029c <__adddf3>
 8009f06:	4642      	mov	r2, r8
 8009f08:	464b      	mov	r3, r9
 8009f0a:	4606      	mov	r6, r0
 8009f0c:	460f      	mov	r7, r1
 8009f0e:	f7f6 fe0b 	bl	8000b28 <__aeabi_dcmpgt>
 8009f12:	b9c8      	cbnz	r0, 8009f48 <_dtoa_r+0x6f8>
 8009f14:	4642      	mov	r2, r8
 8009f16:	464b      	mov	r3, r9
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 fddc 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f20:	b110      	cbz	r0, 8009f28 <_dtoa_r+0x6d8>
 8009f22:	9b02      	ldr	r3, [sp, #8]
 8009f24:	07d9      	lsls	r1, r3, #31
 8009f26:	d40f      	bmi.n	8009f48 <_dtoa_r+0x6f8>
 8009f28:	4620      	mov	r0, r4
 8009f2a:	4659      	mov	r1, fp
 8009f2c:	f000 fba0 	bl	800a670 <_Bfree>
 8009f30:	2300      	movs	r3, #0
 8009f32:	702b      	strb	r3, [r5, #0]
 8009f34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f36:	f10a 0001 	add.w	r0, sl, #1
 8009f3a:	6018      	str	r0, [r3, #0]
 8009f3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f43f acd8 	beq.w	80098f4 <_dtoa_r+0xa4>
 8009f44:	601d      	str	r5, [r3, #0]
 8009f46:	e4d5      	b.n	80098f4 <_dtoa_r+0xa4>
 8009f48:	f8cd a01c 	str.w	sl, [sp, #28]
 8009f4c:	462b      	mov	r3, r5
 8009f4e:	461d      	mov	r5, r3
 8009f50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f54:	2a39      	cmp	r2, #57	; 0x39
 8009f56:	d108      	bne.n	8009f6a <_dtoa_r+0x71a>
 8009f58:	9a00      	ldr	r2, [sp, #0]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d1f7      	bne.n	8009f4e <_dtoa_r+0x6fe>
 8009f5e:	9a07      	ldr	r2, [sp, #28]
 8009f60:	9900      	ldr	r1, [sp, #0]
 8009f62:	3201      	adds	r2, #1
 8009f64:	9207      	str	r2, [sp, #28]
 8009f66:	2230      	movs	r2, #48	; 0x30
 8009f68:	700a      	strb	r2, [r1, #0]
 8009f6a:	781a      	ldrb	r2, [r3, #0]
 8009f6c:	3201      	adds	r2, #1
 8009f6e:	701a      	strb	r2, [r3, #0]
 8009f70:	e78c      	b.n	8009e8c <_dtoa_r+0x63c>
 8009f72:	4b7f      	ldr	r3, [pc, #508]	; (800a170 <_dtoa_r+0x920>)
 8009f74:	2200      	movs	r2, #0
 8009f76:	f7f6 fb47 	bl	8000608 <__aeabi_dmul>
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	4606      	mov	r6, r0
 8009f80:	460f      	mov	r7, r1
 8009f82:	f7f6 fda9 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d09b      	beq.n	8009ec2 <_dtoa_r+0x672>
 8009f8a:	e7cd      	b.n	8009f28 <_dtoa_r+0x6d8>
 8009f8c:	9a08      	ldr	r2, [sp, #32]
 8009f8e:	2a00      	cmp	r2, #0
 8009f90:	f000 80c4 	beq.w	800a11c <_dtoa_r+0x8cc>
 8009f94:	9a05      	ldr	r2, [sp, #20]
 8009f96:	2a01      	cmp	r2, #1
 8009f98:	f300 80a8 	bgt.w	800a0ec <_dtoa_r+0x89c>
 8009f9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f9e:	2a00      	cmp	r2, #0
 8009fa0:	f000 80a0 	beq.w	800a0e4 <_dtoa_r+0x894>
 8009fa4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009fa8:	9e06      	ldr	r6, [sp, #24]
 8009faa:	4645      	mov	r5, r8
 8009fac:	9a04      	ldr	r2, [sp, #16]
 8009fae:	2101      	movs	r1, #1
 8009fb0:	441a      	add	r2, r3
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	4498      	add	r8, r3
 8009fb6:	9204      	str	r2, [sp, #16]
 8009fb8:	f000 fc16 	bl	800a7e8 <__i2b>
 8009fbc:	4607      	mov	r7, r0
 8009fbe:	2d00      	cmp	r5, #0
 8009fc0:	dd0b      	ble.n	8009fda <_dtoa_r+0x78a>
 8009fc2:	9b04      	ldr	r3, [sp, #16]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	dd08      	ble.n	8009fda <_dtoa_r+0x78a>
 8009fc8:	42ab      	cmp	r3, r5
 8009fca:	9a04      	ldr	r2, [sp, #16]
 8009fcc:	bfa8      	it	ge
 8009fce:	462b      	movge	r3, r5
 8009fd0:	eba8 0803 	sub.w	r8, r8, r3
 8009fd4:	1aed      	subs	r5, r5, r3
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	9304      	str	r3, [sp, #16]
 8009fda:	9b06      	ldr	r3, [sp, #24]
 8009fdc:	b1fb      	cbz	r3, 800a01e <_dtoa_r+0x7ce>
 8009fde:	9b08      	ldr	r3, [sp, #32]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	f000 809f 	beq.w	800a124 <_dtoa_r+0x8d4>
 8009fe6:	2e00      	cmp	r6, #0
 8009fe8:	dd11      	ble.n	800a00e <_dtoa_r+0x7be>
 8009fea:	4639      	mov	r1, r7
 8009fec:	4632      	mov	r2, r6
 8009fee:	4620      	mov	r0, r4
 8009ff0:	f000 fcb6 	bl	800a960 <__pow5mult>
 8009ff4:	465a      	mov	r2, fp
 8009ff6:	4601      	mov	r1, r0
 8009ff8:	4607      	mov	r7, r0
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	f000 fc0a 	bl	800a814 <__multiply>
 800a000:	4659      	mov	r1, fp
 800a002:	9007      	str	r0, [sp, #28]
 800a004:	4620      	mov	r0, r4
 800a006:	f000 fb33 	bl	800a670 <_Bfree>
 800a00a:	9b07      	ldr	r3, [sp, #28]
 800a00c:	469b      	mov	fp, r3
 800a00e:	9b06      	ldr	r3, [sp, #24]
 800a010:	1b9a      	subs	r2, r3, r6
 800a012:	d004      	beq.n	800a01e <_dtoa_r+0x7ce>
 800a014:	4659      	mov	r1, fp
 800a016:	4620      	mov	r0, r4
 800a018:	f000 fca2 	bl	800a960 <__pow5mult>
 800a01c:	4683      	mov	fp, r0
 800a01e:	2101      	movs	r1, #1
 800a020:	4620      	mov	r0, r4
 800a022:	f000 fbe1 	bl	800a7e8 <__i2b>
 800a026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a028:	2b00      	cmp	r3, #0
 800a02a:	4606      	mov	r6, r0
 800a02c:	dd7c      	ble.n	800a128 <_dtoa_r+0x8d8>
 800a02e:	461a      	mov	r2, r3
 800a030:	4601      	mov	r1, r0
 800a032:	4620      	mov	r0, r4
 800a034:	f000 fc94 	bl	800a960 <__pow5mult>
 800a038:	9b05      	ldr	r3, [sp, #20]
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	4606      	mov	r6, r0
 800a03e:	dd76      	ble.n	800a12e <_dtoa_r+0x8de>
 800a040:	2300      	movs	r3, #0
 800a042:	9306      	str	r3, [sp, #24]
 800a044:	6933      	ldr	r3, [r6, #16]
 800a046:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a04a:	6918      	ldr	r0, [r3, #16]
 800a04c:	f000 fb7c 	bl	800a748 <__hi0bits>
 800a050:	f1c0 0020 	rsb	r0, r0, #32
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	4418      	add	r0, r3
 800a058:	f010 001f 	ands.w	r0, r0, #31
 800a05c:	f000 8086 	beq.w	800a16c <_dtoa_r+0x91c>
 800a060:	f1c0 0320 	rsb	r3, r0, #32
 800a064:	2b04      	cmp	r3, #4
 800a066:	dd7f      	ble.n	800a168 <_dtoa_r+0x918>
 800a068:	f1c0 001c 	rsb	r0, r0, #28
 800a06c:	9b04      	ldr	r3, [sp, #16]
 800a06e:	4403      	add	r3, r0
 800a070:	4480      	add	r8, r0
 800a072:	4405      	add	r5, r0
 800a074:	9304      	str	r3, [sp, #16]
 800a076:	f1b8 0f00 	cmp.w	r8, #0
 800a07a:	dd05      	ble.n	800a088 <_dtoa_r+0x838>
 800a07c:	4659      	mov	r1, fp
 800a07e:	4642      	mov	r2, r8
 800a080:	4620      	mov	r0, r4
 800a082:	f000 fcc7 	bl	800aa14 <__lshift>
 800a086:	4683      	mov	fp, r0
 800a088:	9b04      	ldr	r3, [sp, #16]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	dd05      	ble.n	800a09a <_dtoa_r+0x84a>
 800a08e:	4631      	mov	r1, r6
 800a090:	461a      	mov	r2, r3
 800a092:	4620      	mov	r0, r4
 800a094:	f000 fcbe 	bl	800aa14 <__lshift>
 800a098:	4606      	mov	r6, r0
 800a09a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d069      	beq.n	800a174 <_dtoa_r+0x924>
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	4658      	mov	r0, fp
 800a0a4:	f000 fd22 	bl	800aaec <__mcmp>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	da63      	bge.n	800a174 <_dtoa_r+0x924>
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	4659      	mov	r1, fp
 800a0b0:	220a      	movs	r2, #10
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	f000 fafe 	bl	800a6b4 <__multadd>
 800a0b8:	9b08      	ldr	r3, [sp, #32]
 800a0ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a0be:	4683      	mov	fp, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f000 818f 	beq.w	800a3e4 <_dtoa_r+0xb94>
 800a0c6:	4639      	mov	r1, r7
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	220a      	movs	r2, #10
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	f000 faf1 	bl	800a6b4 <__multadd>
 800a0d2:	f1b9 0f00 	cmp.w	r9, #0
 800a0d6:	4607      	mov	r7, r0
 800a0d8:	f300 808e 	bgt.w	800a1f8 <_dtoa_r+0x9a8>
 800a0dc:	9b05      	ldr	r3, [sp, #20]
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	dc50      	bgt.n	800a184 <_dtoa_r+0x934>
 800a0e2:	e089      	b.n	800a1f8 <_dtoa_r+0x9a8>
 800a0e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a0e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a0ea:	e75d      	b.n	8009fa8 <_dtoa_r+0x758>
 800a0ec:	9b01      	ldr	r3, [sp, #4]
 800a0ee:	1e5e      	subs	r6, r3, #1
 800a0f0:	9b06      	ldr	r3, [sp, #24]
 800a0f2:	42b3      	cmp	r3, r6
 800a0f4:	bfbf      	itttt	lt
 800a0f6:	9b06      	ldrlt	r3, [sp, #24]
 800a0f8:	9606      	strlt	r6, [sp, #24]
 800a0fa:	1af2      	sublt	r2, r6, r3
 800a0fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a0fe:	bfb6      	itet	lt
 800a100:	189b      	addlt	r3, r3, r2
 800a102:	1b9e      	subge	r6, r3, r6
 800a104:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a106:	9b01      	ldr	r3, [sp, #4]
 800a108:	bfb8      	it	lt
 800a10a:	2600      	movlt	r6, #0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	bfb5      	itete	lt
 800a110:	eba8 0503 	sublt.w	r5, r8, r3
 800a114:	9b01      	ldrge	r3, [sp, #4]
 800a116:	2300      	movlt	r3, #0
 800a118:	4645      	movge	r5, r8
 800a11a:	e747      	b.n	8009fac <_dtoa_r+0x75c>
 800a11c:	9e06      	ldr	r6, [sp, #24]
 800a11e:	9f08      	ldr	r7, [sp, #32]
 800a120:	4645      	mov	r5, r8
 800a122:	e74c      	b.n	8009fbe <_dtoa_r+0x76e>
 800a124:	9a06      	ldr	r2, [sp, #24]
 800a126:	e775      	b.n	800a014 <_dtoa_r+0x7c4>
 800a128:	9b05      	ldr	r3, [sp, #20]
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	dc18      	bgt.n	800a160 <_dtoa_r+0x910>
 800a12e:	9b02      	ldr	r3, [sp, #8]
 800a130:	b9b3      	cbnz	r3, 800a160 <_dtoa_r+0x910>
 800a132:	9b03      	ldr	r3, [sp, #12]
 800a134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a138:	b9a3      	cbnz	r3, 800a164 <_dtoa_r+0x914>
 800a13a:	9b03      	ldr	r3, [sp, #12]
 800a13c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a140:	0d1b      	lsrs	r3, r3, #20
 800a142:	051b      	lsls	r3, r3, #20
 800a144:	b12b      	cbz	r3, 800a152 <_dtoa_r+0x902>
 800a146:	9b04      	ldr	r3, [sp, #16]
 800a148:	3301      	adds	r3, #1
 800a14a:	9304      	str	r3, [sp, #16]
 800a14c:	f108 0801 	add.w	r8, r8, #1
 800a150:	2301      	movs	r3, #1
 800a152:	9306      	str	r3, [sp, #24]
 800a154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a156:	2b00      	cmp	r3, #0
 800a158:	f47f af74 	bne.w	800a044 <_dtoa_r+0x7f4>
 800a15c:	2001      	movs	r0, #1
 800a15e:	e779      	b.n	800a054 <_dtoa_r+0x804>
 800a160:	2300      	movs	r3, #0
 800a162:	e7f6      	b.n	800a152 <_dtoa_r+0x902>
 800a164:	9b02      	ldr	r3, [sp, #8]
 800a166:	e7f4      	b.n	800a152 <_dtoa_r+0x902>
 800a168:	d085      	beq.n	800a076 <_dtoa_r+0x826>
 800a16a:	4618      	mov	r0, r3
 800a16c:	301c      	adds	r0, #28
 800a16e:	e77d      	b.n	800a06c <_dtoa_r+0x81c>
 800a170:	40240000 	.word	0x40240000
 800a174:	9b01      	ldr	r3, [sp, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	dc38      	bgt.n	800a1ec <_dtoa_r+0x99c>
 800a17a:	9b05      	ldr	r3, [sp, #20]
 800a17c:	2b02      	cmp	r3, #2
 800a17e:	dd35      	ble.n	800a1ec <_dtoa_r+0x99c>
 800a180:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a184:	f1b9 0f00 	cmp.w	r9, #0
 800a188:	d10d      	bne.n	800a1a6 <_dtoa_r+0x956>
 800a18a:	4631      	mov	r1, r6
 800a18c:	464b      	mov	r3, r9
 800a18e:	2205      	movs	r2, #5
 800a190:	4620      	mov	r0, r4
 800a192:	f000 fa8f 	bl	800a6b4 <__multadd>
 800a196:	4601      	mov	r1, r0
 800a198:	4606      	mov	r6, r0
 800a19a:	4658      	mov	r0, fp
 800a19c:	f000 fca6 	bl	800aaec <__mcmp>
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	f73f adbd 	bgt.w	8009d20 <_dtoa_r+0x4d0>
 800a1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1a8:	9d00      	ldr	r5, [sp, #0]
 800a1aa:	ea6f 0a03 	mvn.w	sl, r3
 800a1ae:	f04f 0800 	mov.w	r8, #0
 800a1b2:	4631      	mov	r1, r6
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	f000 fa5b 	bl	800a670 <_Bfree>
 800a1ba:	2f00      	cmp	r7, #0
 800a1bc:	f43f aeb4 	beq.w	8009f28 <_dtoa_r+0x6d8>
 800a1c0:	f1b8 0f00 	cmp.w	r8, #0
 800a1c4:	d005      	beq.n	800a1d2 <_dtoa_r+0x982>
 800a1c6:	45b8      	cmp	r8, r7
 800a1c8:	d003      	beq.n	800a1d2 <_dtoa_r+0x982>
 800a1ca:	4641      	mov	r1, r8
 800a1cc:	4620      	mov	r0, r4
 800a1ce:	f000 fa4f 	bl	800a670 <_Bfree>
 800a1d2:	4639      	mov	r1, r7
 800a1d4:	4620      	mov	r0, r4
 800a1d6:	f000 fa4b 	bl	800a670 <_Bfree>
 800a1da:	e6a5      	b.n	8009f28 <_dtoa_r+0x6d8>
 800a1dc:	2600      	movs	r6, #0
 800a1de:	4637      	mov	r7, r6
 800a1e0:	e7e1      	b.n	800a1a6 <_dtoa_r+0x956>
 800a1e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a1e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a1e8:	4637      	mov	r7, r6
 800a1ea:	e599      	b.n	8009d20 <_dtoa_r+0x4d0>
 800a1ec:	9b08      	ldr	r3, [sp, #32]
 800a1ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	f000 80fd 	beq.w	800a3f2 <_dtoa_r+0xba2>
 800a1f8:	2d00      	cmp	r5, #0
 800a1fa:	dd05      	ble.n	800a208 <_dtoa_r+0x9b8>
 800a1fc:	4639      	mov	r1, r7
 800a1fe:	462a      	mov	r2, r5
 800a200:	4620      	mov	r0, r4
 800a202:	f000 fc07 	bl	800aa14 <__lshift>
 800a206:	4607      	mov	r7, r0
 800a208:	9b06      	ldr	r3, [sp, #24]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d05c      	beq.n	800a2c8 <_dtoa_r+0xa78>
 800a20e:	6879      	ldr	r1, [r7, #4]
 800a210:	4620      	mov	r0, r4
 800a212:	f000 f9ed 	bl	800a5f0 <_Balloc>
 800a216:	4605      	mov	r5, r0
 800a218:	b928      	cbnz	r0, 800a226 <_dtoa_r+0x9d6>
 800a21a:	4b80      	ldr	r3, [pc, #512]	; (800a41c <_dtoa_r+0xbcc>)
 800a21c:	4602      	mov	r2, r0
 800a21e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a222:	f7ff bb2e 	b.w	8009882 <_dtoa_r+0x32>
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	3202      	adds	r2, #2
 800a22a:	0092      	lsls	r2, r2, #2
 800a22c:	f107 010c 	add.w	r1, r7, #12
 800a230:	300c      	adds	r0, #12
 800a232:	f7fe fc57 	bl	8008ae4 <memcpy>
 800a236:	2201      	movs	r2, #1
 800a238:	4629      	mov	r1, r5
 800a23a:	4620      	mov	r0, r4
 800a23c:	f000 fbea 	bl	800aa14 <__lshift>
 800a240:	9b00      	ldr	r3, [sp, #0]
 800a242:	3301      	adds	r3, #1
 800a244:	9301      	str	r3, [sp, #4]
 800a246:	9b00      	ldr	r3, [sp, #0]
 800a248:	444b      	add	r3, r9
 800a24a:	9307      	str	r3, [sp, #28]
 800a24c:	9b02      	ldr	r3, [sp, #8]
 800a24e:	f003 0301 	and.w	r3, r3, #1
 800a252:	46b8      	mov	r8, r7
 800a254:	9306      	str	r3, [sp, #24]
 800a256:	4607      	mov	r7, r0
 800a258:	9b01      	ldr	r3, [sp, #4]
 800a25a:	4631      	mov	r1, r6
 800a25c:	3b01      	subs	r3, #1
 800a25e:	4658      	mov	r0, fp
 800a260:	9302      	str	r3, [sp, #8]
 800a262:	f7ff fa69 	bl	8009738 <quorem>
 800a266:	4603      	mov	r3, r0
 800a268:	3330      	adds	r3, #48	; 0x30
 800a26a:	9004      	str	r0, [sp, #16]
 800a26c:	4641      	mov	r1, r8
 800a26e:	4658      	mov	r0, fp
 800a270:	9308      	str	r3, [sp, #32]
 800a272:	f000 fc3b 	bl	800aaec <__mcmp>
 800a276:	463a      	mov	r2, r7
 800a278:	4681      	mov	r9, r0
 800a27a:	4631      	mov	r1, r6
 800a27c:	4620      	mov	r0, r4
 800a27e:	f000 fc51 	bl	800ab24 <__mdiff>
 800a282:	68c2      	ldr	r2, [r0, #12]
 800a284:	9b08      	ldr	r3, [sp, #32]
 800a286:	4605      	mov	r5, r0
 800a288:	bb02      	cbnz	r2, 800a2cc <_dtoa_r+0xa7c>
 800a28a:	4601      	mov	r1, r0
 800a28c:	4658      	mov	r0, fp
 800a28e:	f000 fc2d 	bl	800aaec <__mcmp>
 800a292:	9b08      	ldr	r3, [sp, #32]
 800a294:	4602      	mov	r2, r0
 800a296:	4629      	mov	r1, r5
 800a298:	4620      	mov	r0, r4
 800a29a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a29e:	f000 f9e7 	bl	800a670 <_Bfree>
 800a2a2:	9b05      	ldr	r3, [sp, #20]
 800a2a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2a6:	9d01      	ldr	r5, [sp, #4]
 800a2a8:	ea43 0102 	orr.w	r1, r3, r2
 800a2ac:	9b06      	ldr	r3, [sp, #24]
 800a2ae:	430b      	orrs	r3, r1
 800a2b0:	9b08      	ldr	r3, [sp, #32]
 800a2b2:	d10d      	bne.n	800a2d0 <_dtoa_r+0xa80>
 800a2b4:	2b39      	cmp	r3, #57	; 0x39
 800a2b6:	d029      	beq.n	800a30c <_dtoa_r+0xabc>
 800a2b8:	f1b9 0f00 	cmp.w	r9, #0
 800a2bc:	dd01      	ble.n	800a2c2 <_dtoa_r+0xa72>
 800a2be:	9b04      	ldr	r3, [sp, #16]
 800a2c0:	3331      	adds	r3, #49	; 0x31
 800a2c2:	9a02      	ldr	r2, [sp, #8]
 800a2c4:	7013      	strb	r3, [r2, #0]
 800a2c6:	e774      	b.n	800a1b2 <_dtoa_r+0x962>
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	e7b9      	b.n	800a240 <_dtoa_r+0x9f0>
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	e7e2      	b.n	800a296 <_dtoa_r+0xa46>
 800a2d0:	f1b9 0f00 	cmp.w	r9, #0
 800a2d4:	db06      	blt.n	800a2e4 <_dtoa_r+0xa94>
 800a2d6:	9905      	ldr	r1, [sp, #20]
 800a2d8:	ea41 0909 	orr.w	r9, r1, r9
 800a2dc:	9906      	ldr	r1, [sp, #24]
 800a2de:	ea59 0101 	orrs.w	r1, r9, r1
 800a2e2:	d120      	bne.n	800a326 <_dtoa_r+0xad6>
 800a2e4:	2a00      	cmp	r2, #0
 800a2e6:	ddec      	ble.n	800a2c2 <_dtoa_r+0xa72>
 800a2e8:	4659      	mov	r1, fp
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	9301      	str	r3, [sp, #4]
 800a2f0:	f000 fb90 	bl	800aa14 <__lshift>
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4683      	mov	fp, r0
 800a2f8:	f000 fbf8 	bl	800aaec <__mcmp>
 800a2fc:	2800      	cmp	r0, #0
 800a2fe:	9b01      	ldr	r3, [sp, #4]
 800a300:	dc02      	bgt.n	800a308 <_dtoa_r+0xab8>
 800a302:	d1de      	bne.n	800a2c2 <_dtoa_r+0xa72>
 800a304:	07da      	lsls	r2, r3, #31
 800a306:	d5dc      	bpl.n	800a2c2 <_dtoa_r+0xa72>
 800a308:	2b39      	cmp	r3, #57	; 0x39
 800a30a:	d1d8      	bne.n	800a2be <_dtoa_r+0xa6e>
 800a30c:	9a02      	ldr	r2, [sp, #8]
 800a30e:	2339      	movs	r3, #57	; 0x39
 800a310:	7013      	strb	r3, [r2, #0]
 800a312:	462b      	mov	r3, r5
 800a314:	461d      	mov	r5, r3
 800a316:	3b01      	subs	r3, #1
 800a318:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a31c:	2a39      	cmp	r2, #57	; 0x39
 800a31e:	d050      	beq.n	800a3c2 <_dtoa_r+0xb72>
 800a320:	3201      	adds	r2, #1
 800a322:	701a      	strb	r2, [r3, #0]
 800a324:	e745      	b.n	800a1b2 <_dtoa_r+0x962>
 800a326:	2a00      	cmp	r2, #0
 800a328:	dd03      	ble.n	800a332 <_dtoa_r+0xae2>
 800a32a:	2b39      	cmp	r3, #57	; 0x39
 800a32c:	d0ee      	beq.n	800a30c <_dtoa_r+0xabc>
 800a32e:	3301      	adds	r3, #1
 800a330:	e7c7      	b.n	800a2c2 <_dtoa_r+0xa72>
 800a332:	9a01      	ldr	r2, [sp, #4]
 800a334:	9907      	ldr	r1, [sp, #28]
 800a336:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a33a:	428a      	cmp	r2, r1
 800a33c:	d02a      	beq.n	800a394 <_dtoa_r+0xb44>
 800a33e:	4659      	mov	r1, fp
 800a340:	2300      	movs	r3, #0
 800a342:	220a      	movs	r2, #10
 800a344:	4620      	mov	r0, r4
 800a346:	f000 f9b5 	bl	800a6b4 <__multadd>
 800a34a:	45b8      	cmp	r8, r7
 800a34c:	4683      	mov	fp, r0
 800a34e:	f04f 0300 	mov.w	r3, #0
 800a352:	f04f 020a 	mov.w	r2, #10
 800a356:	4641      	mov	r1, r8
 800a358:	4620      	mov	r0, r4
 800a35a:	d107      	bne.n	800a36c <_dtoa_r+0xb1c>
 800a35c:	f000 f9aa 	bl	800a6b4 <__multadd>
 800a360:	4680      	mov	r8, r0
 800a362:	4607      	mov	r7, r0
 800a364:	9b01      	ldr	r3, [sp, #4]
 800a366:	3301      	adds	r3, #1
 800a368:	9301      	str	r3, [sp, #4]
 800a36a:	e775      	b.n	800a258 <_dtoa_r+0xa08>
 800a36c:	f000 f9a2 	bl	800a6b4 <__multadd>
 800a370:	4639      	mov	r1, r7
 800a372:	4680      	mov	r8, r0
 800a374:	2300      	movs	r3, #0
 800a376:	220a      	movs	r2, #10
 800a378:	4620      	mov	r0, r4
 800a37a:	f000 f99b 	bl	800a6b4 <__multadd>
 800a37e:	4607      	mov	r7, r0
 800a380:	e7f0      	b.n	800a364 <_dtoa_r+0xb14>
 800a382:	f1b9 0f00 	cmp.w	r9, #0
 800a386:	9a00      	ldr	r2, [sp, #0]
 800a388:	bfcc      	ite	gt
 800a38a:	464d      	movgt	r5, r9
 800a38c:	2501      	movle	r5, #1
 800a38e:	4415      	add	r5, r2
 800a390:	f04f 0800 	mov.w	r8, #0
 800a394:	4659      	mov	r1, fp
 800a396:	2201      	movs	r2, #1
 800a398:	4620      	mov	r0, r4
 800a39a:	9301      	str	r3, [sp, #4]
 800a39c:	f000 fb3a 	bl	800aa14 <__lshift>
 800a3a0:	4631      	mov	r1, r6
 800a3a2:	4683      	mov	fp, r0
 800a3a4:	f000 fba2 	bl	800aaec <__mcmp>
 800a3a8:	2800      	cmp	r0, #0
 800a3aa:	dcb2      	bgt.n	800a312 <_dtoa_r+0xac2>
 800a3ac:	d102      	bne.n	800a3b4 <_dtoa_r+0xb64>
 800a3ae:	9b01      	ldr	r3, [sp, #4]
 800a3b0:	07db      	lsls	r3, r3, #31
 800a3b2:	d4ae      	bmi.n	800a312 <_dtoa_r+0xac2>
 800a3b4:	462b      	mov	r3, r5
 800a3b6:	461d      	mov	r5, r3
 800a3b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3bc:	2a30      	cmp	r2, #48	; 0x30
 800a3be:	d0fa      	beq.n	800a3b6 <_dtoa_r+0xb66>
 800a3c0:	e6f7      	b.n	800a1b2 <_dtoa_r+0x962>
 800a3c2:	9a00      	ldr	r2, [sp, #0]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d1a5      	bne.n	800a314 <_dtoa_r+0xac4>
 800a3c8:	f10a 0a01 	add.w	sl, sl, #1
 800a3cc:	2331      	movs	r3, #49	; 0x31
 800a3ce:	e779      	b.n	800a2c4 <_dtoa_r+0xa74>
 800a3d0:	4b13      	ldr	r3, [pc, #76]	; (800a420 <_dtoa_r+0xbd0>)
 800a3d2:	f7ff baaf 	b.w	8009934 <_dtoa_r+0xe4>
 800a3d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f47f aa86 	bne.w	80098ea <_dtoa_r+0x9a>
 800a3de:	4b11      	ldr	r3, [pc, #68]	; (800a424 <_dtoa_r+0xbd4>)
 800a3e0:	f7ff baa8 	b.w	8009934 <_dtoa_r+0xe4>
 800a3e4:	f1b9 0f00 	cmp.w	r9, #0
 800a3e8:	dc03      	bgt.n	800a3f2 <_dtoa_r+0xba2>
 800a3ea:	9b05      	ldr	r3, [sp, #20]
 800a3ec:	2b02      	cmp	r3, #2
 800a3ee:	f73f aec9 	bgt.w	800a184 <_dtoa_r+0x934>
 800a3f2:	9d00      	ldr	r5, [sp, #0]
 800a3f4:	4631      	mov	r1, r6
 800a3f6:	4658      	mov	r0, fp
 800a3f8:	f7ff f99e 	bl	8009738 <quorem>
 800a3fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a400:	f805 3b01 	strb.w	r3, [r5], #1
 800a404:	9a00      	ldr	r2, [sp, #0]
 800a406:	1aaa      	subs	r2, r5, r2
 800a408:	4591      	cmp	r9, r2
 800a40a:	ddba      	ble.n	800a382 <_dtoa_r+0xb32>
 800a40c:	4659      	mov	r1, fp
 800a40e:	2300      	movs	r3, #0
 800a410:	220a      	movs	r2, #10
 800a412:	4620      	mov	r0, r4
 800a414:	f000 f94e 	bl	800a6b4 <__multadd>
 800a418:	4683      	mov	fp, r0
 800a41a:	e7eb      	b.n	800a3f4 <_dtoa_r+0xba4>
 800a41c:	0800b9ef 	.word	0x0800b9ef
 800a420:	0800b948 	.word	0x0800b948
 800a424:	0800b96c 	.word	0x0800b96c

0800a428 <__sflush_r>:
 800a428:	898a      	ldrh	r2, [r1, #12]
 800a42a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a42e:	4605      	mov	r5, r0
 800a430:	0710      	lsls	r0, r2, #28
 800a432:	460c      	mov	r4, r1
 800a434:	d458      	bmi.n	800a4e8 <__sflush_r+0xc0>
 800a436:	684b      	ldr	r3, [r1, #4]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	dc05      	bgt.n	800a448 <__sflush_r+0x20>
 800a43c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a43e:	2b00      	cmp	r3, #0
 800a440:	dc02      	bgt.n	800a448 <__sflush_r+0x20>
 800a442:	2000      	movs	r0, #0
 800a444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a448:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a44a:	2e00      	cmp	r6, #0
 800a44c:	d0f9      	beq.n	800a442 <__sflush_r+0x1a>
 800a44e:	2300      	movs	r3, #0
 800a450:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a454:	682f      	ldr	r7, [r5, #0]
 800a456:	602b      	str	r3, [r5, #0]
 800a458:	d032      	beq.n	800a4c0 <__sflush_r+0x98>
 800a45a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a45c:	89a3      	ldrh	r3, [r4, #12]
 800a45e:	075a      	lsls	r2, r3, #29
 800a460:	d505      	bpl.n	800a46e <__sflush_r+0x46>
 800a462:	6863      	ldr	r3, [r4, #4]
 800a464:	1ac0      	subs	r0, r0, r3
 800a466:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a468:	b10b      	cbz	r3, 800a46e <__sflush_r+0x46>
 800a46a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a46c:	1ac0      	subs	r0, r0, r3
 800a46e:	2300      	movs	r3, #0
 800a470:	4602      	mov	r2, r0
 800a472:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a474:	6a21      	ldr	r1, [r4, #32]
 800a476:	4628      	mov	r0, r5
 800a478:	47b0      	blx	r6
 800a47a:	1c43      	adds	r3, r0, #1
 800a47c:	89a3      	ldrh	r3, [r4, #12]
 800a47e:	d106      	bne.n	800a48e <__sflush_r+0x66>
 800a480:	6829      	ldr	r1, [r5, #0]
 800a482:	291d      	cmp	r1, #29
 800a484:	d82c      	bhi.n	800a4e0 <__sflush_r+0xb8>
 800a486:	4a2a      	ldr	r2, [pc, #168]	; (800a530 <__sflush_r+0x108>)
 800a488:	40ca      	lsrs	r2, r1
 800a48a:	07d6      	lsls	r6, r2, #31
 800a48c:	d528      	bpl.n	800a4e0 <__sflush_r+0xb8>
 800a48e:	2200      	movs	r2, #0
 800a490:	6062      	str	r2, [r4, #4]
 800a492:	04d9      	lsls	r1, r3, #19
 800a494:	6922      	ldr	r2, [r4, #16]
 800a496:	6022      	str	r2, [r4, #0]
 800a498:	d504      	bpl.n	800a4a4 <__sflush_r+0x7c>
 800a49a:	1c42      	adds	r2, r0, #1
 800a49c:	d101      	bne.n	800a4a2 <__sflush_r+0x7a>
 800a49e:	682b      	ldr	r3, [r5, #0]
 800a4a0:	b903      	cbnz	r3, 800a4a4 <__sflush_r+0x7c>
 800a4a2:	6560      	str	r0, [r4, #84]	; 0x54
 800a4a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4a6:	602f      	str	r7, [r5, #0]
 800a4a8:	2900      	cmp	r1, #0
 800a4aa:	d0ca      	beq.n	800a442 <__sflush_r+0x1a>
 800a4ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4b0:	4299      	cmp	r1, r3
 800a4b2:	d002      	beq.n	800a4ba <__sflush_r+0x92>
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	f7fe fb2b 	bl	8008b10 <_free_r>
 800a4ba:	2000      	movs	r0, #0
 800a4bc:	6360      	str	r0, [r4, #52]	; 0x34
 800a4be:	e7c1      	b.n	800a444 <__sflush_r+0x1c>
 800a4c0:	6a21      	ldr	r1, [r4, #32]
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	47b0      	blx	r6
 800a4c8:	1c41      	adds	r1, r0, #1
 800a4ca:	d1c7      	bne.n	800a45c <__sflush_r+0x34>
 800a4cc:	682b      	ldr	r3, [r5, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d0c4      	beq.n	800a45c <__sflush_r+0x34>
 800a4d2:	2b1d      	cmp	r3, #29
 800a4d4:	d001      	beq.n	800a4da <__sflush_r+0xb2>
 800a4d6:	2b16      	cmp	r3, #22
 800a4d8:	d101      	bne.n	800a4de <__sflush_r+0xb6>
 800a4da:	602f      	str	r7, [r5, #0]
 800a4dc:	e7b1      	b.n	800a442 <__sflush_r+0x1a>
 800a4de:	89a3      	ldrh	r3, [r4, #12]
 800a4e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4e4:	81a3      	strh	r3, [r4, #12]
 800a4e6:	e7ad      	b.n	800a444 <__sflush_r+0x1c>
 800a4e8:	690f      	ldr	r7, [r1, #16]
 800a4ea:	2f00      	cmp	r7, #0
 800a4ec:	d0a9      	beq.n	800a442 <__sflush_r+0x1a>
 800a4ee:	0793      	lsls	r3, r2, #30
 800a4f0:	680e      	ldr	r6, [r1, #0]
 800a4f2:	bf08      	it	eq
 800a4f4:	694b      	ldreq	r3, [r1, #20]
 800a4f6:	600f      	str	r7, [r1, #0]
 800a4f8:	bf18      	it	ne
 800a4fa:	2300      	movne	r3, #0
 800a4fc:	eba6 0807 	sub.w	r8, r6, r7
 800a500:	608b      	str	r3, [r1, #8]
 800a502:	f1b8 0f00 	cmp.w	r8, #0
 800a506:	dd9c      	ble.n	800a442 <__sflush_r+0x1a>
 800a508:	6a21      	ldr	r1, [r4, #32]
 800a50a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a50c:	4643      	mov	r3, r8
 800a50e:	463a      	mov	r2, r7
 800a510:	4628      	mov	r0, r5
 800a512:	47b0      	blx	r6
 800a514:	2800      	cmp	r0, #0
 800a516:	dc06      	bgt.n	800a526 <__sflush_r+0xfe>
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a51e:	81a3      	strh	r3, [r4, #12]
 800a520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a524:	e78e      	b.n	800a444 <__sflush_r+0x1c>
 800a526:	4407      	add	r7, r0
 800a528:	eba8 0800 	sub.w	r8, r8, r0
 800a52c:	e7e9      	b.n	800a502 <__sflush_r+0xda>
 800a52e:	bf00      	nop
 800a530:	20400001 	.word	0x20400001

0800a534 <_fflush_r>:
 800a534:	b538      	push	{r3, r4, r5, lr}
 800a536:	690b      	ldr	r3, [r1, #16]
 800a538:	4605      	mov	r5, r0
 800a53a:	460c      	mov	r4, r1
 800a53c:	b913      	cbnz	r3, 800a544 <_fflush_r+0x10>
 800a53e:	2500      	movs	r5, #0
 800a540:	4628      	mov	r0, r5
 800a542:	bd38      	pop	{r3, r4, r5, pc}
 800a544:	b118      	cbz	r0, 800a54e <_fflush_r+0x1a>
 800a546:	6983      	ldr	r3, [r0, #24]
 800a548:	b90b      	cbnz	r3, 800a54e <_fflush_r+0x1a>
 800a54a:	f7fe f9fd 	bl	8008948 <__sinit>
 800a54e:	4b14      	ldr	r3, [pc, #80]	; (800a5a0 <_fflush_r+0x6c>)
 800a550:	429c      	cmp	r4, r3
 800a552:	d11b      	bne.n	800a58c <_fflush_r+0x58>
 800a554:	686c      	ldr	r4, [r5, #4]
 800a556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d0ef      	beq.n	800a53e <_fflush_r+0xa>
 800a55e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a560:	07d0      	lsls	r0, r2, #31
 800a562:	d404      	bmi.n	800a56e <_fflush_r+0x3a>
 800a564:	0599      	lsls	r1, r3, #22
 800a566:	d402      	bmi.n	800a56e <_fflush_r+0x3a>
 800a568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a56a:	f7fe fab0 	bl	8008ace <__retarget_lock_acquire_recursive>
 800a56e:	4628      	mov	r0, r5
 800a570:	4621      	mov	r1, r4
 800a572:	f7ff ff59 	bl	800a428 <__sflush_r>
 800a576:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a578:	07da      	lsls	r2, r3, #31
 800a57a:	4605      	mov	r5, r0
 800a57c:	d4e0      	bmi.n	800a540 <_fflush_r+0xc>
 800a57e:	89a3      	ldrh	r3, [r4, #12]
 800a580:	059b      	lsls	r3, r3, #22
 800a582:	d4dd      	bmi.n	800a540 <_fflush_r+0xc>
 800a584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a586:	f7fe faa3 	bl	8008ad0 <__retarget_lock_release_recursive>
 800a58a:	e7d9      	b.n	800a540 <_fflush_r+0xc>
 800a58c:	4b05      	ldr	r3, [pc, #20]	; (800a5a4 <_fflush_r+0x70>)
 800a58e:	429c      	cmp	r4, r3
 800a590:	d101      	bne.n	800a596 <_fflush_r+0x62>
 800a592:	68ac      	ldr	r4, [r5, #8]
 800a594:	e7df      	b.n	800a556 <_fflush_r+0x22>
 800a596:	4b04      	ldr	r3, [pc, #16]	; (800a5a8 <_fflush_r+0x74>)
 800a598:	429c      	cmp	r4, r3
 800a59a:	bf08      	it	eq
 800a59c:	68ec      	ldreq	r4, [r5, #12]
 800a59e:	e7da      	b.n	800a556 <_fflush_r+0x22>
 800a5a0:	0800b8f4 	.word	0x0800b8f4
 800a5a4:	0800b914 	.word	0x0800b914
 800a5a8:	0800b8d4 	.word	0x0800b8d4

0800a5ac <_localeconv_r>:
 800a5ac:	4800      	ldr	r0, [pc, #0]	; (800a5b0 <_localeconv_r+0x4>)
 800a5ae:	4770      	bx	lr
 800a5b0:	20000164 	.word	0x20000164

0800a5b4 <_lseek_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	4d07      	ldr	r5, [pc, #28]	; (800a5d4 <_lseek_r+0x20>)
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	4608      	mov	r0, r1
 800a5bc:	4611      	mov	r1, r2
 800a5be:	2200      	movs	r2, #0
 800a5c0:	602a      	str	r2, [r5, #0]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	f7f8 f84c 	bl	8002660 <_lseek>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	d102      	bne.n	800a5d2 <_lseek_r+0x1e>
 800a5cc:	682b      	ldr	r3, [r5, #0]
 800a5ce:	b103      	cbz	r3, 800a5d2 <_lseek_r+0x1e>
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	bd38      	pop	{r3, r4, r5, pc}
 800a5d4:	20004eb0 	.word	0x20004eb0

0800a5d8 <__malloc_lock>:
 800a5d8:	4801      	ldr	r0, [pc, #4]	; (800a5e0 <__malloc_lock+0x8>)
 800a5da:	f7fe ba78 	b.w	8008ace <__retarget_lock_acquire_recursive>
 800a5de:	bf00      	nop
 800a5e0:	20004ea8 	.word	0x20004ea8

0800a5e4 <__malloc_unlock>:
 800a5e4:	4801      	ldr	r0, [pc, #4]	; (800a5ec <__malloc_unlock+0x8>)
 800a5e6:	f7fe ba73 	b.w	8008ad0 <__retarget_lock_release_recursive>
 800a5ea:	bf00      	nop
 800a5ec:	20004ea8 	.word	0x20004ea8

0800a5f0 <_Balloc>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	460d      	mov	r5, r1
 800a5f8:	b976      	cbnz	r6, 800a618 <_Balloc+0x28>
 800a5fa:	2010      	movs	r0, #16
 800a5fc:	f7fe fa6a 	bl	8008ad4 <malloc>
 800a600:	4602      	mov	r2, r0
 800a602:	6260      	str	r0, [r4, #36]	; 0x24
 800a604:	b920      	cbnz	r0, 800a610 <_Balloc+0x20>
 800a606:	4b18      	ldr	r3, [pc, #96]	; (800a668 <_Balloc+0x78>)
 800a608:	4818      	ldr	r0, [pc, #96]	; (800a66c <_Balloc+0x7c>)
 800a60a:	2166      	movs	r1, #102	; 0x66
 800a60c:	f000 fcea 	bl	800afe4 <__assert_func>
 800a610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a614:	6006      	str	r6, [r0, #0]
 800a616:	60c6      	str	r6, [r0, #12]
 800a618:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a61a:	68f3      	ldr	r3, [r6, #12]
 800a61c:	b183      	cbz	r3, 800a640 <_Balloc+0x50>
 800a61e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a626:	b9b8      	cbnz	r0, 800a658 <_Balloc+0x68>
 800a628:	2101      	movs	r1, #1
 800a62a:	fa01 f605 	lsl.w	r6, r1, r5
 800a62e:	1d72      	adds	r2, r6, #5
 800a630:	0092      	lsls	r2, r2, #2
 800a632:	4620      	mov	r0, r4
 800a634:	f000 fb5a 	bl	800acec <_calloc_r>
 800a638:	b160      	cbz	r0, 800a654 <_Balloc+0x64>
 800a63a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a63e:	e00e      	b.n	800a65e <_Balloc+0x6e>
 800a640:	2221      	movs	r2, #33	; 0x21
 800a642:	2104      	movs	r1, #4
 800a644:	4620      	mov	r0, r4
 800a646:	f000 fb51 	bl	800acec <_calloc_r>
 800a64a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a64c:	60f0      	str	r0, [r6, #12]
 800a64e:	68db      	ldr	r3, [r3, #12]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d1e4      	bne.n	800a61e <_Balloc+0x2e>
 800a654:	2000      	movs	r0, #0
 800a656:	bd70      	pop	{r4, r5, r6, pc}
 800a658:	6802      	ldr	r2, [r0, #0]
 800a65a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a65e:	2300      	movs	r3, #0
 800a660:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a664:	e7f7      	b.n	800a656 <_Balloc+0x66>
 800a666:	bf00      	nop
 800a668:	0800b979 	.word	0x0800b979
 800a66c:	0800ba00 	.word	0x0800ba00

0800a670 <_Bfree>:
 800a670:	b570      	push	{r4, r5, r6, lr}
 800a672:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a674:	4605      	mov	r5, r0
 800a676:	460c      	mov	r4, r1
 800a678:	b976      	cbnz	r6, 800a698 <_Bfree+0x28>
 800a67a:	2010      	movs	r0, #16
 800a67c:	f7fe fa2a 	bl	8008ad4 <malloc>
 800a680:	4602      	mov	r2, r0
 800a682:	6268      	str	r0, [r5, #36]	; 0x24
 800a684:	b920      	cbnz	r0, 800a690 <_Bfree+0x20>
 800a686:	4b09      	ldr	r3, [pc, #36]	; (800a6ac <_Bfree+0x3c>)
 800a688:	4809      	ldr	r0, [pc, #36]	; (800a6b0 <_Bfree+0x40>)
 800a68a:	218a      	movs	r1, #138	; 0x8a
 800a68c:	f000 fcaa 	bl	800afe4 <__assert_func>
 800a690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a694:	6006      	str	r6, [r0, #0]
 800a696:	60c6      	str	r6, [r0, #12]
 800a698:	b13c      	cbz	r4, 800a6aa <_Bfree+0x3a>
 800a69a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a69c:	6862      	ldr	r2, [r4, #4]
 800a69e:	68db      	ldr	r3, [r3, #12]
 800a6a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a6a4:	6021      	str	r1, [r4, #0]
 800a6a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a6aa:	bd70      	pop	{r4, r5, r6, pc}
 800a6ac:	0800b979 	.word	0x0800b979
 800a6b0:	0800ba00 	.word	0x0800ba00

0800a6b4 <__multadd>:
 800a6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6b8:	690e      	ldr	r6, [r1, #16]
 800a6ba:	4607      	mov	r7, r0
 800a6bc:	4698      	mov	r8, r3
 800a6be:	460c      	mov	r4, r1
 800a6c0:	f101 0014 	add.w	r0, r1, #20
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	6805      	ldr	r5, [r0, #0]
 800a6c8:	b2a9      	uxth	r1, r5
 800a6ca:	fb02 8101 	mla	r1, r2, r1, r8
 800a6ce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a6d2:	0c2d      	lsrs	r5, r5, #16
 800a6d4:	fb02 c505 	mla	r5, r2, r5, ip
 800a6d8:	b289      	uxth	r1, r1
 800a6da:	3301      	adds	r3, #1
 800a6dc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a6e0:	429e      	cmp	r6, r3
 800a6e2:	f840 1b04 	str.w	r1, [r0], #4
 800a6e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a6ea:	dcec      	bgt.n	800a6c6 <__multadd+0x12>
 800a6ec:	f1b8 0f00 	cmp.w	r8, #0
 800a6f0:	d022      	beq.n	800a738 <__multadd+0x84>
 800a6f2:	68a3      	ldr	r3, [r4, #8]
 800a6f4:	42b3      	cmp	r3, r6
 800a6f6:	dc19      	bgt.n	800a72c <__multadd+0x78>
 800a6f8:	6861      	ldr	r1, [r4, #4]
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	3101      	adds	r1, #1
 800a6fe:	f7ff ff77 	bl	800a5f0 <_Balloc>
 800a702:	4605      	mov	r5, r0
 800a704:	b928      	cbnz	r0, 800a712 <__multadd+0x5e>
 800a706:	4602      	mov	r2, r0
 800a708:	4b0d      	ldr	r3, [pc, #52]	; (800a740 <__multadd+0x8c>)
 800a70a:	480e      	ldr	r0, [pc, #56]	; (800a744 <__multadd+0x90>)
 800a70c:	21b5      	movs	r1, #181	; 0xb5
 800a70e:	f000 fc69 	bl	800afe4 <__assert_func>
 800a712:	6922      	ldr	r2, [r4, #16]
 800a714:	3202      	adds	r2, #2
 800a716:	f104 010c 	add.w	r1, r4, #12
 800a71a:	0092      	lsls	r2, r2, #2
 800a71c:	300c      	adds	r0, #12
 800a71e:	f7fe f9e1 	bl	8008ae4 <memcpy>
 800a722:	4621      	mov	r1, r4
 800a724:	4638      	mov	r0, r7
 800a726:	f7ff ffa3 	bl	800a670 <_Bfree>
 800a72a:	462c      	mov	r4, r5
 800a72c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a730:	3601      	adds	r6, #1
 800a732:	f8c3 8014 	str.w	r8, [r3, #20]
 800a736:	6126      	str	r6, [r4, #16]
 800a738:	4620      	mov	r0, r4
 800a73a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a73e:	bf00      	nop
 800a740:	0800b9ef 	.word	0x0800b9ef
 800a744:	0800ba00 	.word	0x0800ba00

0800a748 <__hi0bits>:
 800a748:	0c03      	lsrs	r3, r0, #16
 800a74a:	041b      	lsls	r3, r3, #16
 800a74c:	b9d3      	cbnz	r3, 800a784 <__hi0bits+0x3c>
 800a74e:	0400      	lsls	r0, r0, #16
 800a750:	2310      	movs	r3, #16
 800a752:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a756:	bf04      	itt	eq
 800a758:	0200      	lsleq	r0, r0, #8
 800a75a:	3308      	addeq	r3, #8
 800a75c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a760:	bf04      	itt	eq
 800a762:	0100      	lsleq	r0, r0, #4
 800a764:	3304      	addeq	r3, #4
 800a766:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a76a:	bf04      	itt	eq
 800a76c:	0080      	lsleq	r0, r0, #2
 800a76e:	3302      	addeq	r3, #2
 800a770:	2800      	cmp	r0, #0
 800a772:	db05      	blt.n	800a780 <__hi0bits+0x38>
 800a774:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a778:	f103 0301 	add.w	r3, r3, #1
 800a77c:	bf08      	it	eq
 800a77e:	2320      	moveq	r3, #32
 800a780:	4618      	mov	r0, r3
 800a782:	4770      	bx	lr
 800a784:	2300      	movs	r3, #0
 800a786:	e7e4      	b.n	800a752 <__hi0bits+0xa>

0800a788 <__lo0bits>:
 800a788:	6803      	ldr	r3, [r0, #0]
 800a78a:	f013 0207 	ands.w	r2, r3, #7
 800a78e:	4601      	mov	r1, r0
 800a790:	d00b      	beq.n	800a7aa <__lo0bits+0x22>
 800a792:	07da      	lsls	r2, r3, #31
 800a794:	d424      	bmi.n	800a7e0 <__lo0bits+0x58>
 800a796:	0798      	lsls	r0, r3, #30
 800a798:	bf49      	itett	mi
 800a79a:	085b      	lsrmi	r3, r3, #1
 800a79c:	089b      	lsrpl	r3, r3, #2
 800a79e:	2001      	movmi	r0, #1
 800a7a0:	600b      	strmi	r3, [r1, #0]
 800a7a2:	bf5c      	itt	pl
 800a7a4:	600b      	strpl	r3, [r1, #0]
 800a7a6:	2002      	movpl	r0, #2
 800a7a8:	4770      	bx	lr
 800a7aa:	b298      	uxth	r0, r3
 800a7ac:	b9b0      	cbnz	r0, 800a7dc <__lo0bits+0x54>
 800a7ae:	0c1b      	lsrs	r3, r3, #16
 800a7b0:	2010      	movs	r0, #16
 800a7b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a7b6:	bf04      	itt	eq
 800a7b8:	0a1b      	lsreq	r3, r3, #8
 800a7ba:	3008      	addeq	r0, #8
 800a7bc:	071a      	lsls	r2, r3, #28
 800a7be:	bf04      	itt	eq
 800a7c0:	091b      	lsreq	r3, r3, #4
 800a7c2:	3004      	addeq	r0, #4
 800a7c4:	079a      	lsls	r2, r3, #30
 800a7c6:	bf04      	itt	eq
 800a7c8:	089b      	lsreq	r3, r3, #2
 800a7ca:	3002      	addeq	r0, #2
 800a7cc:	07da      	lsls	r2, r3, #31
 800a7ce:	d403      	bmi.n	800a7d8 <__lo0bits+0x50>
 800a7d0:	085b      	lsrs	r3, r3, #1
 800a7d2:	f100 0001 	add.w	r0, r0, #1
 800a7d6:	d005      	beq.n	800a7e4 <__lo0bits+0x5c>
 800a7d8:	600b      	str	r3, [r1, #0]
 800a7da:	4770      	bx	lr
 800a7dc:	4610      	mov	r0, r2
 800a7de:	e7e8      	b.n	800a7b2 <__lo0bits+0x2a>
 800a7e0:	2000      	movs	r0, #0
 800a7e2:	4770      	bx	lr
 800a7e4:	2020      	movs	r0, #32
 800a7e6:	4770      	bx	lr

0800a7e8 <__i2b>:
 800a7e8:	b510      	push	{r4, lr}
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	2101      	movs	r1, #1
 800a7ee:	f7ff feff 	bl	800a5f0 <_Balloc>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	b928      	cbnz	r0, 800a802 <__i2b+0x1a>
 800a7f6:	4b05      	ldr	r3, [pc, #20]	; (800a80c <__i2b+0x24>)
 800a7f8:	4805      	ldr	r0, [pc, #20]	; (800a810 <__i2b+0x28>)
 800a7fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a7fe:	f000 fbf1 	bl	800afe4 <__assert_func>
 800a802:	2301      	movs	r3, #1
 800a804:	6144      	str	r4, [r0, #20]
 800a806:	6103      	str	r3, [r0, #16]
 800a808:	bd10      	pop	{r4, pc}
 800a80a:	bf00      	nop
 800a80c:	0800b9ef 	.word	0x0800b9ef
 800a810:	0800ba00 	.word	0x0800ba00

0800a814 <__multiply>:
 800a814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a818:	4614      	mov	r4, r2
 800a81a:	690a      	ldr	r2, [r1, #16]
 800a81c:	6923      	ldr	r3, [r4, #16]
 800a81e:	429a      	cmp	r2, r3
 800a820:	bfb8      	it	lt
 800a822:	460b      	movlt	r3, r1
 800a824:	460d      	mov	r5, r1
 800a826:	bfbc      	itt	lt
 800a828:	4625      	movlt	r5, r4
 800a82a:	461c      	movlt	r4, r3
 800a82c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a830:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a834:	68ab      	ldr	r3, [r5, #8]
 800a836:	6869      	ldr	r1, [r5, #4]
 800a838:	eb0a 0709 	add.w	r7, sl, r9
 800a83c:	42bb      	cmp	r3, r7
 800a83e:	b085      	sub	sp, #20
 800a840:	bfb8      	it	lt
 800a842:	3101      	addlt	r1, #1
 800a844:	f7ff fed4 	bl	800a5f0 <_Balloc>
 800a848:	b930      	cbnz	r0, 800a858 <__multiply+0x44>
 800a84a:	4602      	mov	r2, r0
 800a84c:	4b42      	ldr	r3, [pc, #264]	; (800a958 <__multiply+0x144>)
 800a84e:	4843      	ldr	r0, [pc, #268]	; (800a95c <__multiply+0x148>)
 800a850:	f240 115d 	movw	r1, #349	; 0x15d
 800a854:	f000 fbc6 	bl	800afe4 <__assert_func>
 800a858:	f100 0614 	add.w	r6, r0, #20
 800a85c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a860:	4633      	mov	r3, r6
 800a862:	2200      	movs	r2, #0
 800a864:	4543      	cmp	r3, r8
 800a866:	d31e      	bcc.n	800a8a6 <__multiply+0x92>
 800a868:	f105 0c14 	add.w	ip, r5, #20
 800a86c:	f104 0314 	add.w	r3, r4, #20
 800a870:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a874:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a878:	9202      	str	r2, [sp, #8]
 800a87a:	ebac 0205 	sub.w	r2, ip, r5
 800a87e:	3a15      	subs	r2, #21
 800a880:	f022 0203 	bic.w	r2, r2, #3
 800a884:	3204      	adds	r2, #4
 800a886:	f105 0115 	add.w	r1, r5, #21
 800a88a:	458c      	cmp	ip, r1
 800a88c:	bf38      	it	cc
 800a88e:	2204      	movcc	r2, #4
 800a890:	9201      	str	r2, [sp, #4]
 800a892:	9a02      	ldr	r2, [sp, #8]
 800a894:	9303      	str	r3, [sp, #12]
 800a896:	429a      	cmp	r2, r3
 800a898:	d808      	bhi.n	800a8ac <__multiply+0x98>
 800a89a:	2f00      	cmp	r7, #0
 800a89c:	dc55      	bgt.n	800a94a <__multiply+0x136>
 800a89e:	6107      	str	r7, [r0, #16]
 800a8a0:	b005      	add	sp, #20
 800a8a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a6:	f843 2b04 	str.w	r2, [r3], #4
 800a8aa:	e7db      	b.n	800a864 <__multiply+0x50>
 800a8ac:	f8b3 a000 	ldrh.w	sl, [r3]
 800a8b0:	f1ba 0f00 	cmp.w	sl, #0
 800a8b4:	d020      	beq.n	800a8f8 <__multiply+0xe4>
 800a8b6:	f105 0e14 	add.w	lr, r5, #20
 800a8ba:	46b1      	mov	r9, r6
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a8c2:	f8d9 b000 	ldr.w	fp, [r9]
 800a8c6:	b2a1      	uxth	r1, r4
 800a8c8:	fa1f fb8b 	uxth.w	fp, fp
 800a8cc:	fb0a b101 	mla	r1, sl, r1, fp
 800a8d0:	4411      	add	r1, r2
 800a8d2:	f8d9 2000 	ldr.w	r2, [r9]
 800a8d6:	0c24      	lsrs	r4, r4, #16
 800a8d8:	0c12      	lsrs	r2, r2, #16
 800a8da:	fb0a 2404 	mla	r4, sl, r4, r2
 800a8de:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a8e2:	b289      	uxth	r1, r1
 800a8e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a8e8:	45f4      	cmp	ip, lr
 800a8ea:	f849 1b04 	str.w	r1, [r9], #4
 800a8ee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a8f2:	d8e4      	bhi.n	800a8be <__multiply+0xaa>
 800a8f4:	9901      	ldr	r1, [sp, #4]
 800a8f6:	5072      	str	r2, [r6, r1]
 800a8f8:	9a03      	ldr	r2, [sp, #12]
 800a8fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a8fe:	3304      	adds	r3, #4
 800a900:	f1b9 0f00 	cmp.w	r9, #0
 800a904:	d01f      	beq.n	800a946 <__multiply+0x132>
 800a906:	6834      	ldr	r4, [r6, #0]
 800a908:	f105 0114 	add.w	r1, r5, #20
 800a90c:	46b6      	mov	lr, r6
 800a90e:	f04f 0a00 	mov.w	sl, #0
 800a912:	880a      	ldrh	r2, [r1, #0]
 800a914:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a918:	fb09 b202 	mla	r2, r9, r2, fp
 800a91c:	4492      	add	sl, r2
 800a91e:	b2a4      	uxth	r4, r4
 800a920:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a924:	f84e 4b04 	str.w	r4, [lr], #4
 800a928:	f851 4b04 	ldr.w	r4, [r1], #4
 800a92c:	f8be 2000 	ldrh.w	r2, [lr]
 800a930:	0c24      	lsrs	r4, r4, #16
 800a932:	fb09 2404 	mla	r4, r9, r4, r2
 800a936:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a93a:	458c      	cmp	ip, r1
 800a93c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a940:	d8e7      	bhi.n	800a912 <__multiply+0xfe>
 800a942:	9a01      	ldr	r2, [sp, #4]
 800a944:	50b4      	str	r4, [r6, r2]
 800a946:	3604      	adds	r6, #4
 800a948:	e7a3      	b.n	800a892 <__multiply+0x7e>
 800a94a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1a5      	bne.n	800a89e <__multiply+0x8a>
 800a952:	3f01      	subs	r7, #1
 800a954:	e7a1      	b.n	800a89a <__multiply+0x86>
 800a956:	bf00      	nop
 800a958:	0800b9ef 	.word	0x0800b9ef
 800a95c:	0800ba00 	.word	0x0800ba00

0800a960 <__pow5mult>:
 800a960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a964:	4615      	mov	r5, r2
 800a966:	f012 0203 	ands.w	r2, r2, #3
 800a96a:	4606      	mov	r6, r0
 800a96c:	460f      	mov	r7, r1
 800a96e:	d007      	beq.n	800a980 <__pow5mult+0x20>
 800a970:	4c25      	ldr	r4, [pc, #148]	; (800aa08 <__pow5mult+0xa8>)
 800a972:	3a01      	subs	r2, #1
 800a974:	2300      	movs	r3, #0
 800a976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a97a:	f7ff fe9b 	bl	800a6b4 <__multadd>
 800a97e:	4607      	mov	r7, r0
 800a980:	10ad      	asrs	r5, r5, #2
 800a982:	d03d      	beq.n	800aa00 <__pow5mult+0xa0>
 800a984:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a986:	b97c      	cbnz	r4, 800a9a8 <__pow5mult+0x48>
 800a988:	2010      	movs	r0, #16
 800a98a:	f7fe f8a3 	bl	8008ad4 <malloc>
 800a98e:	4602      	mov	r2, r0
 800a990:	6270      	str	r0, [r6, #36]	; 0x24
 800a992:	b928      	cbnz	r0, 800a9a0 <__pow5mult+0x40>
 800a994:	4b1d      	ldr	r3, [pc, #116]	; (800aa0c <__pow5mult+0xac>)
 800a996:	481e      	ldr	r0, [pc, #120]	; (800aa10 <__pow5mult+0xb0>)
 800a998:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a99c:	f000 fb22 	bl	800afe4 <__assert_func>
 800a9a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a9a4:	6004      	str	r4, [r0, #0]
 800a9a6:	60c4      	str	r4, [r0, #12]
 800a9a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a9ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a9b0:	b94c      	cbnz	r4, 800a9c6 <__pow5mult+0x66>
 800a9b2:	f240 2171 	movw	r1, #625	; 0x271
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	f7ff ff16 	bl	800a7e8 <__i2b>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	f8c8 0008 	str.w	r0, [r8, #8]
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	6003      	str	r3, [r0, #0]
 800a9c6:	f04f 0900 	mov.w	r9, #0
 800a9ca:	07eb      	lsls	r3, r5, #31
 800a9cc:	d50a      	bpl.n	800a9e4 <__pow5mult+0x84>
 800a9ce:	4639      	mov	r1, r7
 800a9d0:	4622      	mov	r2, r4
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	f7ff ff1e 	bl	800a814 <__multiply>
 800a9d8:	4639      	mov	r1, r7
 800a9da:	4680      	mov	r8, r0
 800a9dc:	4630      	mov	r0, r6
 800a9de:	f7ff fe47 	bl	800a670 <_Bfree>
 800a9e2:	4647      	mov	r7, r8
 800a9e4:	106d      	asrs	r5, r5, #1
 800a9e6:	d00b      	beq.n	800aa00 <__pow5mult+0xa0>
 800a9e8:	6820      	ldr	r0, [r4, #0]
 800a9ea:	b938      	cbnz	r0, 800a9fc <__pow5mult+0x9c>
 800a9ec:	4622      	mov	r2, r4
 800a9ee:	4621      	mov	r1, r4
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f7ff ff0f 	bl	800a814 <__multiply>
 800a9f6:	6020      	str	r0, [r4, #0]
 800a9f8:	f8c0 9000 	str.w	r9, [r0]
 800a9fc:	4604      	mov	r4, r0
 800a9fe:	e7e4      	b.n	800a9ca <__pow5mult+0x6a>
 800aa00:	4638      	mov	r0, r7
 800aa02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa06:	bf00      	nop
 800aa08:	0800bb50 	.word	0x0800bb50
 800aa0c:	0800b979 	.word	0x0800b979
 800aa10:	0800ba00 	.word	0x0800ba00

0800aa14 <__lshift>:
 800aa14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa18:	460c      	mov	r4, r1
 800aa1a:	6849      	ldr	r1, [r1, #4]
 800aa1c:	6923      	ldr	r3, [r4, #16]
 800aa1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa22:	68a3      	ldr	r3, [r4, #8]
 800aa24:	4607      	mov	r7, r0
 800aa26:	4691      	mov	r9, r2
 800aa28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa2c:	f108 0601 	add.w	r6, r8, #1
 800aa30:	42b3      	cmp	r3, r6
 800aa32:	db0b      	blt.n	800aa4c <__lshift+0x38>
 800aa34:	4638      	mov	r0, r7
 800aa36:	f7ff fddb 	bl	800a5f0 <_Balloc>
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	b948      	cbnz	r0, 800aa52 <__lshift+0x3e>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	4b28      	ldr	r3, [pc, #160]	; (800aae4 <__lshift+0xd0>)
 800aa42:	4829      	ldr	r0, [pc, #164]	; (800aae8 <__lshift+0xd4>)
 800aa44:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aa48:	f000 facc 	bl	800afe4 <__assert_func>
 800aa4c:	3101      	adds	r1, #1
 800aa4e:	005b      	lsls	r3, r3, #1
 800aa50:	e7ee      	b.n	800aa30 <__lshift+0x1c>
 800aa52:	2300      	movs	r3, #0
 800aa54:	f100 0114 	add.w	r1, r0, #20
 800aa58:	f100 0210 	add.w	r2, r0, #16
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	4553      	cmp	r3, sl
 800aa60:	db33      	blt.n	800aaca <__lshift+0xb6>
 800aa62:	6920      	ldr	r0, [r4, #16]
 800aa64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa68:	f104 0314 	add.w	r3, r4, #20
 800aa6c:	f019 091f 	ands.w	r9, r9, #31
 800aa70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa78:	d02b      	beq.n	800aad2 <__lshift+0xbe>
 800aa7a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa7e:	468a      	mov	sl, r1
 800aa80:	2200      	movs	r2, #0
 800aa82:	6818      	ldr	r0, [r3, #0]
 800aa84:	fa00 f009 	lsl.w	r0, r0, r9
 800aa88:	4302      	orrs	r2, r0
 800aa8a:	f84a 2b04 	str.w	r2, [sl], #4
 800aa8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa92:	459c      	cmp	ip, r3
 800aa94:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa98:	d8f3      	bhi.n	800aa82 <__lshift+0x6e>
 800aa9a:	ebac 0304 	sub.w	r3, ip, r4
 800aa9e:	3b15      	subs	r3, #21
 800aaa0:	f023 0303 	bic.w	r3, r3, #3
 800aaa4:	3304      	adds	r3, #4
 800aaa6:	f104 0015 	add.w	r0, r4, #21
 800aaaa:	4584      	cmp	ip, r0
 800aaac:	bf38      	it	cc
 800aaae:	2304      	movcc	r3, #4
 800aab0:	50ca      	str	r2, [r1, r3]
 800aab2:	b10a      	cbz	r2, 800aab8 <__lshift+0xa4>
 800aab4:	f108 0602 	add.w	r6, r8, #2
 800aab8:	3e01      	subs	r6, #1
 800aaba:	4638      	mov	r0, r7
 800aabc:	612e      	str	r6, [r5, #16]
 800aabe:	4621      	mov	r1, r4
 800aac0:	f7ff fdd6 	bl	800a670 <_Bfree>
 800aac4:	4628      	mov	r0, r5
 800aac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaca:	f842 0f04 	str.w	r0, [r2, #4]!
 800aace:	3301      	adds	r3, #1
 800aad0:	e7c5      	b.n	800aa5e <__lshift+0x4a>
 800aad2:	3904      	subs	r1, #4
 800aad4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aad8:	f841 2f04 	str.w	r2, [r1, #4]!
 800aadc:	459c      	cmp	ip, r3
 800aade:	d8f9      	bhi.n	800aad4 <__lshift+0xc0>
 800aae0:	e7ea      	b.n	800aab8 <__lshift+0xa4>
 800aae2:	bf00      	nop
 800aae4:	0800b9ef 	.word	0x0800b9ef
 800aae8:	0800ba00 	.word	0x0800ba00

0800aaec <__mcmp>:
 800aaec:	b530      	push	{r4, r5, lr}
 800aaee:	6902      	ldr	r2, [r0, #16]
 800aaf0:	690c      	ldr	r4, [r1, #16]
 800aaf2:	1b12      	subs	r2, r2, r4
 800aaf4:	d10e      	bne.n	800ab14 <__mcmp+0x28>
 800aaf6:	f100 0314 	add.w	r3, r0, #20
 800aafa:	3114      	adds	r1, #20
 800aafc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ab00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ab04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ab08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ab0c:	42a5      	cmp	r5, r4
 800ab0e:	d003      	beq.n	800ab18 <__mcmp+0x2c>
 800ab10:	d305      	bcc.n	800ab1e <__mcmp+0x32>
 800ab12:	2201      	movs	r2, #1
 800ab14:	4610      	mov	r0, r2
 800ab16:	bd30      	pop	{r4, r5, pc}
 800ab18:	4283      	cmp	r3, r0
 800ab1a:	d3f3      	bcc.n	800ab04 <__mcmp+0x18>
 800ab1c:	e7fa      	b.n	800ab14 <__mcmp+0x28>
 800ab1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab22:	e7f7      	b.n	800ab14 <__mcmp+0x28>

0800ab24 <__mdiff>:
 800ab24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab28:	460c      	mov	r4, r1
 800ab2a:	4606      	mov	r6, r0
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	4620      	mov	r0, r4
 800ab30:	4617      	mov	r7, r2
 800ab32:	f7ff ffdb 	bl	800aaec <__mcmp>
 800ab36:	1e05      	subs	r5, r0, #0
 800ab38:	d110      	bne.n	800ab5c <__mdiff+0x38>
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f7ff fd57 	bl	800a5f0 <_Balloc>
 800ab42:	b930      	cbnz	r0, 800ab52 <__mdiff+0x2e>
 800ab44:	4b39      	ldr	r3, [pc, #228]	; (800ac2c <__mdiff+0x108>)
 800ab46:	4602      	mov	r2, r0
 800ab48:	f240 2132 	movw	r1, #562	; 0x232
 800ab4c:	4838      	ldr	r0, [pc, #224]	; (800ac30 <__mdiff+0x10c>)
 800ab4e:	f000 fa49 	bl	800afe4 <__assert_func>
 800ab52:	2301      	movs	r3, #1
 800ab54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab5c:	bfa4      	itt	ge
 800ab5e:	463b      	movge	r3, r7
 800ab60:	4627      	movge	r7, r4
 800ab62:	4630      	mov	r0, r6
 800ab64:	6879      	ldr	r1, [r7, #4]
 800ab66:	bfa6      	itte	ge
 800ab68:	461c      	movge	r4, r3
 800ab6a:	2500      	movge	r5, #0
 800ab6c:	2501      	movlt	r5, #1
 800ab6e:	f7ff fd3f 	bl	800a5f0 <_Balloc>
 800ab72:	b920      	cbnz	r0, 800ab7e <__mdiff+0x5a>
 800ab74:	4b2d      	ldr	r3, [pc, #180]	; (800ac2c <__mdiff+0x108>)
 800ab76:	4602      	mov	r2, r0
 800ab78:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ab7c:	e7e6      	b.n	800ab4c <__mdiff+0x28>
 800ab7e:	693e      	ldr	r6, [r7, #16]
 800ab80:	60c5      	str	r5, [r0, #12]
 800ab82:	6925      	ldr	r5, [r4, #16]
 800ab84:	f107 0114 	add.w	r1, r7, #20
 800ab88:	f104 0914 	add.w	r9, r4, #20
 800ab8c:	f100 0e14 	add.w	lr, r0, #20
 800ab90:	f107 0210 	add.w	r2, r7, #16
 800ab94:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ab98:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ab9c:	46f2      	mov	sl, lr
 800ab9e:	2700      	movs	r7, #0
 800aba0:	f859 3b04 	ldr.w	r3, [r9], #4
 800aba4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800aba8:	fa1f f883 	uxth.w	r8, r3
 800abac:	fa17 f78b 	uxtah	r7, r7, fp
 800abb0:	0c1b      	lsrs	r3, r3, #16
 800abb2:	eba7 0808 	sub.w	r8, r7, r8
 800abb6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800abba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800abbe:	fa1f f888 	uxth.w	r8, r8
 800abc2:	141f      	asrs	r7, r3, #16
 800abc4:	454d      	cmp	r5, r9
 800abc6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800abca:	f84a 3b04 	str.w	r3, [sl], #4
 800abce:	d8e7      	bhi.n	800aba0 <__mdiff+0x7c>
 800abd0:	1b2b      	subs	r3, r5, r4
 800abd2:	3b15      	subs	r3, #21
 800abd4:	f023 0303 	bic.w	r3, r3, #3
 800abd8:	3304      	adds	r3, #4
 800abda:	3415      	adds	r4, #21
 800abdc:	42a5      	cmp	r5, r4
 800abde:	bf38      	it	cc
 800abe0:	2304      	movcc	r3, #4
 800abe2:	4419      	add	r1, r3
 800abe4:	4473      	add	r3, lr
 800abe6:	469e      	mov	lr, r3
 800abe8:	460d      	mov	r5, r1
 800abea:	4565      	cmp	r5, ip
 800abec:	d30e      	bcc.n	800ac0c <__mdiff+0xe8>
 800abee:	f10c 0203 	add.w	r2, ip, #3
 800abf2:	1a52      	subs	r2, r2, r1
 800abf4:	f022 0203 	bic.w	r2, r2, #3
 800abf8:	3903      	subs	r1, #3
 800abfa:	458c      	cmp	ip, r1
 800abfc:	bf38      	it	cc
 800abfe:	2200      	movcc	r2, #0
 800ac00:	441a      	add	r2, r3
 800ac02:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ac06:	b17b      	cbz	r3, 800ac28 <__mdiff+0x104>
 800ac08:	6106      	str	r6, [r0, #16]
 800ac0a:	e7a5      	b.n	800ab58 <__mdiff+0x34>
 800ac0c:	f855 8b04 	ldr.w	r8, [r5], #4
 800ac10:	fa17 f488 	uxtah	r4, r7, r8
 800ac14:	1422      	asrs	r2, r4, #16
 800ac16:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ac1a:	b2a4      	uxth	r4, r4
 800ac1c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ac20:	f84e 4b04 	str.w	r4, [lr], #4
 800ac24:	1417      	asrs	r7, r2, #16
 800ac26:	e7e0      	b.n	800abea <__mdiff+0xc6>
 800ac28:	3e01      	subs	r6, #1
 800ac2a:	e7ea      	b.n	800ac02 <__mdiff+0xde>
 800ac2c:	0800b9ef 	.word	0x0800b9ef
 800ac30:	0800ba00 	.word	0x0800ba00

0800ac34 <__d2b>:
 800ac34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac38:	4689      	mov	r9, r1
 800ac3a:	2101      	movs	r1, #1
 800ac3c:	ec57 6b10 	vmov	r6, r7, d0
 800ac40:	4690      	mov	r8, r2
 800ac42:	f7ff fcd5 	bl	800a5f0 <_Balloc>
 800ac46:	4604      	mov	r4, r0
 800ac48:	b930      	cbnz	r0, 800ac58 <__d2b+0x24>
 800ac4a:	4602      	mov	r2, r0
 800ac4c:	4b25      	ldr	r3, [pc, #148]	; (800ace4 <__d2b+0xb0>)
 800ac4e:	4826      	ldr	r0, [pc, #152]	; (800ace8 <__d2b+0xb4>)
 800ac50:	f240 310a 	movw	r1, #778	; 0x30a
 800ac54:	f000 f9c6 	bl	800afe4 <__assert_func>
 800ac58:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ac5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac60:	bb35      	cbnz	r5, 800acb0 <__d2b+0x7c>
 800ac62:	2e00      	cmp	r6, #0
 800ac64:	9301      	str	r3, [sp, #4]
 800ac66:	d028      	beq.n	800acba <__d2b+0x86>
 800ac68:	4668      	mov	r0, sp
 800ac6a:	9600      	str	r6, [sp, #0]
 800ac6c:	f7ff fd8c 	bl	800a788 <__lo0bits>
 800ac70:	9900      	ldr	r1, [sp, #0]
 800ac72:	b300      	cbz	r0, 800acb6 <__d2b+0x82>
 800ac74:	9a01      	ldr	r2, [sp, #4]
 800ac76:	f1c0 0320 	rsb	r3, r0, #32
 800ac7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac7e:	430b      	orrs	r3, r1
 800ac80:	40c2      	lsrs	r2, r0
 800ac82:	6163      	str	r3, [r4, #20]
 800ac84:	9201      	str	r2, [sp, #4]
 800ac86:	9b01      	ldr	r3, [sp, #4]
 800ac88:	61a3      	str	r3, [r4, #24]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	bf14      	ite	ne
 800ac8e:	2202      	movne	r2, #2
 800ac90:	2201      	moveq	r2, #1
 800ac92:	6122      	str	r2, [r4, #16]
 800ac94:	b1d5      	cbz	r5, 800accc <__d2b+0x98>
 800ac96:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ac9a:	4405      	add	r5, r0
 800ac9c:	f8c9 5000 	str.w	r5, [r9]
 800aca0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aca4:	f8c8 0000 	str.w	r0, [r8]
 800aca8:	4620      	mov	r0, r4
 800acaa:	b003      	add	sp, #12
 800acac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acb4:	e7d5      	b.n	800ac62 <__d2b+0x2e>
 800acb6:	6161      	str	r1, [r4, #20]
 800acb8:	e7e5      	b.n	800ac86 <__d2b+0x52>
 800acba:	a801      	add	r0, sp, #4
 800acbc:	f7ff fd64 	bl	800a788 <__lo0bits>
 800acc0:	9b01      	ldr	r3, [sp, #4]
 800acc2:	6163      	str	r3, [r4, #20]
 800acc4:	2201      	movs	r2, #1
 800acc6:	6122      	str	r2, [r4, #16]
 800acc8:	3020      	adds	r0, #32
 800acca:	e7e3      	b.n	800ac94 <__d2b+0x60>
 800accc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800acd0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800acd4:	f8c9 0000 	str.w	r0, [r9]
 800acd8:	6918      	ldr	r0, [r3, #16]
 800acda:	f7ff fd35 	bl	800a748 <__hi0bits>
 800acde:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ace2:	e7df      	b.n	800aca4 <__d2b+0x70>
 800ace4:	0800b9ef 	.word	0x0800b9ef
 800ace8:	0800ba00 	.word	0x0800ba00

0800acec <_calloc_r>:
 800acec:	b513      	push	{r0, r1, r4, lr}
 800acee:	434a      	muls	r2, r1
 800acf0:	4611      	mov	r1, r2
 800acf2:	9201      	str	r2, [sp, #4]
 800acf4:	f7fd ff5c 	bl	8008bb0 <_malloc_r>
 800acf8:	4604      	mov	r4, r0
 800acfa:	b118      	cbz	r0, 800ad04 <_calloc_r+0x18>
 800acfc:	9a01      	ldr	r2, [sp, #4]
 800acfe:	2100      	movs	r1, #0
 800ad00:	f7fd fefe 	bl	8008b00 <memset>
 800ad04:	4620      	mov	r0, r4
 800ad06:	b002      	add	sp, #8
 800ad08:	bd10      	pop	{r4, pc}

0800ad0a <__ssputs_r>:
 800ad0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad0e:	688e      	ldr	r6, [r1, #8]
 800ad10:	429e      	cmp	r6, r3
 800ad12:	4682      	mov	sl, r0
 800ad14:	460c      	mov	r4, r1
 800ad16:	4690      	mov	r8, r2
 800ad18:	461f      	mov	r7, r3
 800ad1a:	d838      	bhi.n	800ad8e <__ssputs_r+0x84>
 800ad1c:	898a      	ldrh	r2, [r1, #12]
 800ad1e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ad22:	d032      	beq.n	800ad8a <__ssputs_r+0x80>
 800ad24:	6825      	ldr	r5, [r4, #0]
 800ad26:	6909      	ldr	r1, [r1, #16]
 800ad28:	eba5 0901 	sub.w	r9, r5, r1
 800ad2c:	6965      	ldr	r5, [r4, #20]
 800ad2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad36:	3301      	adds	r3, #1
 800ad38:	444b      	add	r3, r9
 800ad3a:	106d      	asrs	r5, r5, #1
 800ad3c:	429d      	cmp	r5, r3
 800ad3e:	bf38      	it	cc
 800ad40:	461d      	movcc	r5, r3
 800ad42:	0553      	lsls	r3, r2, #21
 800ad44:	d531      	bpl.n	800adaa <__ssputs_r+0xa0>
 800ad46:	4629      	mov	r1, r5
 800ad48:	f7fd ff32 	bl	8008bb0 <_malloc_r>
 800ad4c:	4606      	mov	r6, r0
 800ad4e:	b950      	cbnz	r0, 800ad66 <__ssputs_r+0x5c>
 800ad50:	230c      	movs	r3, #12
 800ad52:	f8ca 3000 	str.w	r3, [sl]
 800ad56:	89a3      	ldrh	r3, [r4, #12]
 800ad58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad5c:	81a3      	strh	r3, [r4, #12]
 800ad5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad66:	6921      	ldr	r1, [r4, #16]
 800ad68:	464a      	mov	r2, r9
 800ad6a:	f7fd febb 	bl	8008ae4 <memcpy>
 800ad6e:	89a3      	ldrh	r3, [r4, #12]
 800ad70:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ad74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad78:	81a3      	strh	r3, [r4, #12]
 800ad7a:	6126      	str	r6, [r4, #16]
 800ad7c:	6165      	str	r5, [r4, #20]
 800ad7e:	444e      	add	r6, r9
 800ad80:	eba5 0509 	sub.w	r5, r5, r9
 800ad84:	6026      	str	r6, [r4, #0]
 800ad86:	60a5      	str	r5, [r4, #8]
 800ad88:	463e      	mov	r6, r7
 800ad8a:	42be      	cmp	r6, r7
 800ad8c:	d900      	bls.n	800ad90 <__ssputs_r+0x86>
 800ad8e:	463e      	mov	r6, r7
 800ad90:	4632      	mov	r2, r6
 800ad92:	6820      	ldr	r0, [r4, #0]
 800ad94:	4641      	mov	r1, r8
 800ad96:	f000 f967 	bl	800b068 <memmove>
 800ad9a:	68a3      	ldr	r3, [r4, #8]
 800ad9c:	6822      	ldr	r2, [r4, #0]
 800ad9e:	1b9b      	subs	r3, r3, r6
 800ada0:	4432      	add	r2, r6
 800ada2:	60a3      	str	r3, [r4, #8]
 800ada4:	6022      	str	r2, [r4, #0]
 800ada6:	2000      	movs	r0, #0
 800ada8:	e7db      	b.n	800ad62 <__ssputs_r+0x58>
 800adaa:	462a      	mov	r2, r5
 800adac:	f000 f976 	bl	800b09c <_realloc_r>
 800adb0:	4606      	mov	r6, r0
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d1e1      	bne.n	800ad7a <__ssputs_r+0x70>
 800adb6:	6921      	ldr	r1, [r4, #16]
 800adb8:	4650      	mov	r0, sl
 800adba:	f7fd fea9 	bl	8008b10 <_free_r>
 800adbe:	e7c7      	b.n	800ad50 <__ssputs_r+0x46>

0800adc0 <_svfiprintf_r>:
 800adc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	4698      	mov	r8, r3
 800adc6:	898b      	ldrh	r3, [r1, #12]
 800adc8:	061b      	lsls	r3, r3, #24
 800adca:	b09d      	sub	sp, #116	; 0x74
 800adcc:	4607      	mov	r7, r0
 800adce:	460d      	mov	r5, r1
 800add0:	4614      	mov	r4, r2
 800add2:	d50e      	bpl.n	800adf2 <_svfiprintf_r+0x32>
 800add4:	690b      	ldr	r3, [r1, #16]
 800add6:	b963      	cbnz	r3, 800adf2 <_svfiprintf_r+0x32>
 800add8:	2140      	movs	r1, #64	; 0x40
 800adda:	f7fd fee9 	bl	8008bb0 <_malloc_r>
 800adde:	6028      	str	r0, [r5, #0]
 800ade0:	6128      	str	r0, [r5, #16]
 800ade2:	b920      	cbnz	r0, 800adee <_svfiprintf_r+0x2e>
 800ade4:	230c      	movs	r3, #12
 800ade6:	603b      	str	r3, [r7, #0]
 800ade8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800adec:	e0d1      	b.n	800af92 <_svfiprintf_r+0x1d2>
 800adee:	2340      	movs	r3, #64	; 0x40
 800adf0:	616b      	str	r3, [r5, #20]
 800adf2:	2300      	movs	r3, #0
 800adf4:	9309      	str	r3, [sp, #36]	; 0x24
 800adf6:	2320      	movs	r3, #32
 800adf8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adfc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae00:	2330      	movs	r3, #48	; 0x30
 800ae02:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800afac <_svfiprintf_r+0x1ec>
 800ae06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae0a:	f04f 0901 	mov.w	r9, #1
 800ae0e:	4623      	mov	r3, r4
 800ae10:	469a      	mov	sl, r3
 800ae12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae16:	b10a      	cbz	r2, 800ae1c <_svfiprintf_r+0x5c>
 800ae18:	2a25      	cmp	r2, #37	; 0x25
 800ae1a:	d1f9      	bne.n	800ae10 <_svfiprintf_r+0x50>
 800ae1c:	ebba 0b04 	subs.w	fp, sl, r4
 800ae20:	d00b      	beq.n	800ae3a <_svfiprintf_r+0x7a>
 800ae22:	465b      	mov	r3, fp
 800ae24:	4622      	mov	r2, r4
 800ae26:	4629      	mov	r1, r5
 800ae28:	4638      	mov	r0, r7
 800ae2a:	f7ff ff6e 	bl	800ad0a <__ssputs_r>
 800ae2e:	3001      	adds	r0, #1
 800ae30:	f000 80aa 	beq.w	800af88 <_svfiprintf_r+0x1c8>
 800ae34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae36:	445a      	add	r2, fp
 800ae38:	9209      	str	r2, [sp, #36]	; 0x24
 800ae3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	f000 80a2 	beq.w	800af88 <_svfiprintf_r+0x1c8>
 800ae44:	2300      	movs	r3, #0
 800ae46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae4e:	f10a 0a01 	add.w	sl, sl, #1
 800ae52:	9304      	str	r3, [sp, #16]
 800ae54:	9307      	str	r3, [sp, #28]
 800ae56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae5a:	931a      	str	r3, [sp, #104]	; 0x68
 800ae5c:	4654      	mov	r4, sl
 800ae5e:	2205      	movs	r2, #5
 800ae60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae64:	4851      	ldr	r0, [pc, #324]	; (800afac <_svfiprintf_r+0x1ec>)
 800ae66:	f7f5 f9c3 	bl	80001f0 <memchr>
 800ae6a:	9a04      	ldr	r2, [sp, #16]
 800ae6c:	b9d8      	cbnz	r0, 800aea6 <_svfiprintf_r+0xe6>
 800ae6e:	06d0      	lsls	r0, r2, #27
 800ae70:	bf44      	itt	mi
 800ae72:	2320      	movmi	r3, #32
 800ae74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae78:	0711      	lsls	r1, r2, #28
 800ae7a:	bf44      	itt	mi
 800ae7c:	232b      	movmi	r3, #43	; 0x2b
 800ae7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae82:	f89a 3000 	ldrb.w	r3, [sl]
 800ae86:	2b2a      	cmp	r3, #42	; 0x2a
 800ae88:	d015      	beq.n	800aeb6 <_svfiprintf_r+0xf6>
 800ae8a:	9a07      	ldr	r2, [sp, #28]
 800ae8c:	4654      	mov	r4, sl
 800ae8e:	2000      	movs	r0, #0
 800ae90:	f04f 0c0a 	mov.w	ip, #10
 800ae94:	4621      	mov	r1, r4
 800ae96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae9a:	3b30      	subs	r3, #48	; 0x30
 800ae9c:	2b09      	cmp	r3, #9
 800ae9e:	d94e      	bls.n	800af3e <_svfiprintf_r+0x17e>
 800aea0:	b1b0      	cbz	r0, 800aed0 <_svfiprintf_r+0x110>
 800aea2:	9207      	str	r2, [sp, #28]
 800aea4:	e014      	b.n	800aed0 <_svfiprintf_r+0x110>
 800aea6:	eba0 0308 	sub.w	r3, r0, r8
 800aeaa:	fa09 f303 	lsl.w	r3, r9, r3
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	9304      	str	r3, [sp, #16]
 800aeb2:	46a2      	mov	sl, r4
 800aeb4:	e7d2      	b.n	800ae5c <_svfiprintf_r+0x9c>
 800aeb6:	9b03      	ldr	r3, [sp, #12]
 800aeb8:	1d19      	adds	r1, r3, #4
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	9103      	str	r1, [sp, #12]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	bfbb      	ittet	lt
 800aec2:	425b      	neglt	r3, r3
 800aec4:	f042 0202 	orrlt.w	r2, r2, #2
 800aec8:	9307      	strge	r3, [sp, #28]
 800aeca:	9307      	strlt	r3, [sp, #28]
 800aecc:	bfb8      	it	lt
 800aece:	9204      	strlt	r2, [sp, #16]
 800aed0:	7823      	ldrb	r3, [r4, #0]
 800aed2:	2b2e      	cmp	r3, #46	; 0x2e
 800aed4:	d10c      	bne.n	800aef0 <_svfiprintf_r+0x130>
 800aed6:	7863      	ldrb	r3, [r4, #1]
 800aed8:	2b2a      	cmp	r3, #42	; 0x2a
 800aeda:	d135      	bne.n	800af48 <_svfiprintf_r+0x188>
 800aedc:	9b03      	ldr	r3, [sp, #12]
 800aede:	1d1a      	adds	r2, r3, #4
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	9203      	str	r2, [sp, #12]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	bfb8      	it	lt
 800aee8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800aeec:	3402      	adds	r4, #2
 800aeee:	9305      	str	r3, [sp, #20]
 800aef0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800afbc <_svfiprintf_r+0x1fc>
 800aef4:	7821      	ldrb	r1, [r4, #0]
 800aef6:	2203      	movs	r2, #3
 800aef8:	4650      	mov	r0, sl
 800aefa:	f7f5 f979 	bl	80001f0 <memchr>
 800aefe:	b140      	cbz	r0, 800af12 <_svfiprintf_r+0x152>
 800af00:	2340      	movs	r3, #64	; 0x40
 800af02:	eba0 000a 	sub.w	r0, r0, sl
 800af06:	fa03 f000 	lsl.w	r0, r3, r0
 800af0a:	9b04      	ldr	r3, [sp, #16]
 800af0c:	4303      	orrs	r3, r0
 800af0e:	3401      	adds	r4, #1
 800af10:	9304      	str	r3, [sp, #16]
 800af12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af16:	4826      	ldr	r0, [pc, #152]	; (800afb0 <_svfiprintf_r+0x1f0>)
 800af18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af1c:	2206      	movs	r2, #6
 800af1e:	f7f5 f967 	bl	80001f0 <memchr>
 800af22:	2800      	cmp	r0, #0
 800af24:	d038      	beq.n	800af98 <_svfiprintf_r+0x1d8>
 800af26:	4b23      	ldr	r3, [pc, #140]	; (800afb4 <_svfiprintf_r+0x1f4>)
 800af28:	bb1b      	cbnz	r3, 800af72 <_svfiprintf_r+0x1b2>
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	3307      	adds	r3, #7
 800af2e:	f023 0307 	bic.w	r3, r3, #7
 800af32:	3308      	adds	r3, #8
 800af34:	9303      	str	r3, [sp, #12]
 800af36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af38:	4433      	add	r3, r6
 800af3a:	9309      	str	r3, [sp, #36]	; 0x24
 800af3c:	e767      	b.n	800ae0e <_svfiprintf_r+0x4e>
 800af3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800af42:	460c      	mov	r4, r1
 800af44:	2001      	movs	r0, #1
 800af46:	e7a5      	b.n	800ae94 <_svfiprintf_r+0xd4>
 800af48:	2300      	movs	r3, #0
 800af4a:	3401      	adds	r4, #1
 800af4c:	9305      	str	r3, [sp, #20]
 800af4e:	4619      	mov	r1, r3
 800af50:	f04f 0c0a 	mov.w	ip, #10
 800af54:	4620      	mov	r0, r4
 800af56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af5a:	3a30      	subs	r2, #48	; 0x30
 800af5c:	2a09      	cmp	r2, #9
 800af5e:	d903      	bls.n	800af68 <_svfiprintf_r+0x1a8>
 800af60:	2b00      	cmp	r3, #0
 800af62:	d0c5      	beq.n	800aef0 <_svfiprintf_r+0x130>
 800af64:	9105      	str	r1, [sp, #20]
 800af66:	e7c3      	b.n	800aef0 <_svfiprintf_r+0x130>
 800af68:	fb0c 2101 	mla	r1, ip, r1, r2
 800af6c:	4604      	mov	r4, r0
 800af6e:	2301      	movs	r3, #1
 800af70:	e7f0      	b.n	800af54 <_svfiprintf_r+0x194>
 800af72:	ab03      	add	r3, sp, #12
 800af74:	9300      	str	r3, [sp, #0]
 800af76:	462a      	mov	r2, r5
 800af78:	4b0f      	ldr	r3, [pc, #60]	; (800afb8 <_svfiprintf_r+0x1f8>)
 800af7a:	a904      	add	r1, sp, #16
 800af7c:	4638      	mov	r0, r7
 800af7e:	f7fd ff11 	bl	8008da4 <_printf_float>
 800af82:	1c42      	adds	r2, r0, #1
 800af84:	4606      	mov	r6, r0
 800af86:	d1d6      	bne.n	800af36 <_svfiprintf_r+0x176>
 800af88:	89ab      	ldrh	r3, [r5, #12]
 800af8a:	065b      	lsls	r3, r3, #25
 800af8c:	f53f af2c 	bmi.w	800ade8 <_svfiprintf_r+0x28>
 800af90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af92:	b01d      	add	sp, #116	; 0x74
 800af94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af98:	ab03      	add	r3, sp, #12
 800af9a:	9300      	str	r3, [sp, #0]
 800af9c:	462a      	mov	r2, r5
 800af9e:	4b06      	ldr	r3, [pc, #24]	; (800afb8 <_svfiprintf_r+0x1f8>)
 800afa0:	a904      	add	r1, sp, #16
 800afa2:	4638      	mov	r0, r7
 800afa4:	f7fe f9a2 	bl	80092ec <_printf_i>
 800afa8:	e7eb      	b.n	800af82 <_svfiprintf_r+0x1c2>
 800afaa:	bf00      	nop
 800afac:	0800bb5c 	.word	0x0800bb5c
 800afb0:	0800bb66 	.word	0x0800bb66
 800afb4:	08008da5 	.word	0x08008da5
 800afb8:	0800ad0b 	.word	0x0800ad0b
 800afbc:	0800bb62 	.word	0x0800bb62

0800afc0 <_read_r>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4d07      	ldr	r5, [pc, #28]	; (800afe0 <_read_r+0x20>)
 800afc4:	4604      	mov	r4, r0
 800afc6:	4608      	mov	r0, r1
 800afc8:	4611      	mov	r1, r2
 800afca:	2200      	movs	r2, #0
 800afcc:	602a      	str	r2, [r5, #0]
 800afce:	461a      	mov	r2, r3
 800afd0:	f7f7 fae6 	bl	80025a0 <_read>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_read_r+0x1e>
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	b103      	cbz	r3, 800afde <_read_r+0x1e>
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	20004eb0 	.word	0x20004eb0

0800afe4 <__assert_func>:
 800afe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afe6:	4614      	mov	r4, r2
 800afe8:	461a      	mov	r2, r3
 800afea:	4b09      	ldr	r3, [pc, #36]	; (800b010 <__assert_func+0x2c>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4605      	mov	r5, r0
 800aff0:	68d8      	ldr	r0, [r3, #12]
 800aff2:	b14c      	cbz	r4, 800b008 <__assert_func+0x24>
 800aff4:	4b07      	ldr	r3, [pc, #28]	; (800b014 <__assert_func+0x30>)
 800aff6:	9100      	str	r1, [sp, #0]
 800aff8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800affc:	4906      	ldr	r1, [pc, #24]	; (800b018 <__assert_func+0x34>)
 800affe:	462b      	mov	r3, r5
 800b000:	f000 f80e 	bl	800b020 <fiprintf>
 800b004:	f000 fa98 	bl	800b538 <abort>
 800b008:	4b04      	ldr	r3, [pc, #16]	; (800b01c <__assert_func+0x38>)
 800b00a:	461c      	mov	r4, r3
 800b00c:	e7f3      	b.n	800aff6 <__assert_func+0x12>
 800b00e:	bf00      	nop
 800b010:	20000010 	.word	0x20000010
 800b014:	0800bb6d 	.word	0x0800bb6d
 800b018:	0800bb7a 	.word	0x0800bb7a
 800b01c:	0800bba8 	.word	0x0800bba8

0800b020 <fiprintf>:
 800b020:	b40e      	push	{r1, r2, r3}
 800b022:	b503      	push	{r0, r1, lr}
 800b024:	4601      	mov	r1, r0
 800b026:	ab03      	add	r3, sp, #12
 800b028:	4805      	ldr	r0, [pc, #20]	; (800b040 <fiprintf+0x20>)
 800b02a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b02e:	6800      	ldr	r0, [r0, #0]
 800b030:	9301      	str	r3, [sp, #4]
 800b032:	f000 f883 	bl	800b13c <_vfiprintf_r>
 800b036:	b002      	add	sp, #8
 800b038:	f85d eb04 	ldr.w	lr, [sp], #4
 800b03c:	b003      	add	sp, #12
 800b03e:	4770      	bx	lr
 800b040:	20000010 	.word	0x20000010

0800b044 <__ascii_mbtowc>:
 800b044:	b082      	sub	sp, #8
 800b046:	b901      	cbnz	r1, 800b04a <__ascii_mbtowc+0x6>
 800b048:	a901      	add	r1, sp, #4
 800b04a:	b142      	cbz	r2, 800b05e <__ascii_mbtowc+0x1a>
 800b04c:	b14b      	cbz	r3, 800b062 <__ascii_mbtowc+0x1e>
 800b04e:	7813      	ldrb	r3, [r2, #0]
 800b050:	600b      	str	r3, [r1, #0]
 800b052:	7812      	ldrb	r2, [r2, #0]
 800b054:	1e10      	subs	r0, r2, #0
 800b056:	bf18      	it	ne
 800b058:	2001      	movne	r0, #1
 800b05a:	b002      	add	sp, #8
 800b05c:	4770      	bx	lr
 800b05e:	4610      	mov	r0, r2
 800b060:	e7fb      	b.n	800b05a <__ascii_mbtowc+0x16>
 800b062:	f06f 0001 	mvn.w	r0, #1
 800b066:	e7f8      	b.n	800b05a <__ascii_mbtowc+0x16>

0800b068 <memmove>:
 800b068:	4288      	cmp	r0, r1
 800b06a:	b510      	push	{r4, lr}
 800b06c:	eb01 0402 	add.w	r4, r1, r2
 800b070:	d902      	bls.n	800b078 <memmove+0x10>
 800b072:	4284      	cmp	r4, r0
 800b074:	4623      	mov	r3, r4
 800b076:	d807      	bhi.n	800b088 <memmove+0x20>
 800b078:	1e43      	subs	r3, r0, #1
 800b07a:	42a1      	cmp	r1, r4
 800b07c:	d008      	beq.n	800b090 <memmove+0x28>
 800b07e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b082:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b086:	e7f8      	b.n	800b07a <memmove+0x12>
 800b088:	4402      	add	r2, r0
 800b08a:	4601      	mov	r1, r0
 800b08c:	428a      	cmp	r2, r1
 800b08e:	d100      	bne.n	800b092 <memmove+0x2a>
 800b090:	bd10      	pop	{r4, pc}
 800b092:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b096:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b09a:	e7f7      	b.n	800b08c <memmove+0x24>

0800b09c <_realloc_r>:
 800b09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09e:	4607      	mov	r7, r0
 800b0a0:	4614      	mov	r4, r2
 800b0a2:	460e      	mov	r6, r1
 800b0a4:	b921      	cbnz	r1, 800b0b0 <_realloc_r+0x14>
 800b0a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b0aa:	4611      	mov	r1, r2
 800b0ac:	f7fd bd80 	b.w	8008bb0 <_malloc_r>
 800b0b0:	b922      	cbnz	r2, 800b0bc <_realloc_r+0x20>
 800b0b2:	f7fd fd2d 	bl	8008b10 <_free_r>
 800b0b6:	4625      	mov	r5, r4
 800b0b8:	4628      	mov	r0, r5
 800b0ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0bc:	f000 faa8 	bl	800b610 <_malloc_usable_size_r>
 800b0c0:	42a0      	cmp	r0, r4
 800b0c2:	d20f      	bcs.n	800b0e4 <_realloc_r+0x48>
 800b0c4:	4621      	mov	r1, r4
 800b0c6:	4638      	mov	r0, r7
 800b0c8:	f7fd fd72 	bl	8008bb0 <_malloc_r>
 800b0cc:	4605      	mov	r5, r0
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d0f2      	beq.n	800b0b8 <_realloc_r+0x1c>
 800b0d2:	4631      	mov	r1, r6
 800b0d4:	4622      	mov	r2, r4
 800b0d6:	f7fd fd05 	bl	8008ae4 <memcpy>
 800b0da:	4631      	mov	r1, r6
 800b0dc:	4638      	mov	r0, r7
 800b0de:	f7fd fd17 	bl	8008b10 <_free_r>
 800b0e2:	e7e9      	b.n	800b0b8 <_realloc_r+0x1c>
 800b0e4:	4635      	mov	r5, r6
 800b0e6:	e7e7      	b.n	800b0b8 <_realloc_r+0x1c>

0800b0e8 <__sfputc_r>:
 800b0e8:	6893      	ldr	r3, [r2, #8]
 800b0ea:	3b01      	subs	r3, #1
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	b410      	push	{r4}
 800b0f0:	6093      	str	r3, [r2, #8]
 800b0f2:	da08      	bge.n	800b106 <__sfputc_r+0x1e>
 800b0f4:	6994      	ldr	r4, [r2, #24]
 800b0f6:	42a3      	cmp	r3, r4
 800b0f8:	db01      	blt.n	800b0fe <__sfputc_r+0x16>
 800b0fa:	290a      	cmp	r1, #10
 800b0fc:	d103      	bne.n	800b106 <__sfputc_r+0x1e>
 800b0fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b102:	f000 b94b 	b.w	800b39c <__swbuf_r>
 800b106:	6813      	ldr	r3, [r2, #0]
 800b108:	1c58      	adds	r0, r3, #1
 800b10a:	6010      	str	r0, [r2, #0]
 800b10c:	7019      	strb	r1, [r3, #0]
 800b10e:	4608      	mov	r0, r1
 800b110:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b114:	4770      	bx	lr

0800b116 <__sfputs_r>:
 800b116:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b118:	4606      	mov	r6, r0
 800b11a:	460f      	mov	r7, r1
 800b11c:	4614      	mov	r4, r2
 800b11e:	18d5      	adds	r5, r2, r3
 800b120:	42ac      	cmp	r4, r5
 800b122:	d101      	bne.n	800b128 <__sfputs_r+0x12>
 800b124:	2000      	movs	r0, #0
 800b126:	e007      	b.n	800b138 <__sfputs_r+0x22>
 800b128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b12c:	463a      	mov	r2, r7
 800b12e:	4630      	mov	r0, r6
 800b130:	f7ff ffda 	bl	800b0e8 <__sfputc_r>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	d1f3      	bne.n	800b120 <__sfputs_r+0xa>
 800b138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b13c <_vfiprintf_r>:
 800b13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b140:	460d      	mov	r5, r1
 800b142:	b09d      	sub	sp, #116	; 0x74
 800b144:	4614      	mov	r4, r2
 800b146:	4698      	mov	r8, r3
 800b148:	4606      	mov	r6, r0
 800b14a:	b118      	cbz	r0, 800b154 <_vfiprintf_r+0x18>
 800b14c:	6983      	ldr	r3, [r0, #24]
 800b14e:	b90b      	cbnz	r3, 800b154 <_vfiprintf_r+0x18>
 800b150:	f7fd fbfa 	bl	8008948 <__sinit>
 800b154:	4b89      	ldr	r3, [pc, #548]	; (800b37c <_vfiprintf_r+0x240>)
 800b156:	429d      	cmp	r5, r3
 800b158:	d11b      	bne.n	800b192 <_vfiprintf_r+0x56>
 800b15a:	6875      	ldr	r5, [r6, #4]
 800b15c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b15e:	07d9      	lsls	r1, r3, #31
 800b160:	d405      	bmi.n	800b16e <_vfiprintf_r+0x32>
 800b162:	89ab      	ldrh	r3, [r5, #12]
 800b164:	059a      	lsls	r2, r3, #22
 800b166:	d402      	bmi.n	800b16e <_vfiprintf_r+0x32>
 800b168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b16a:	f7fd fcb0 	bl	8008ace <__retarget_lock_acquire_recursive>
 800b16e:	89ab      	ldrh	r3, [r5, #12]
 800b170:	071b      	lsls	r3, r3, #28
 800b172:	d501      	bpl.n	800b178 <_vfiprintf_r+0x3c>
 800b174:	692b      	ldr	r3, [r5, #16]
 800b176:	b9eb      	cbnz	r3, 800b1b4 <_vfiprintf_r+0x78>
 800b178:	4629      	mov	r1, r5
 800b17a:	4630      	mov	r0, r6
 800b17c:	f000 f96e 	bl	800b45c <__swsetup_r>
 800b180:	b1c0      	cbz	r0, 800b1b4 <_vfiprintf_r+0x78>
 800b182:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b184:	07dc      	lsls	r4, r3, #31
 800b186:	d50e      	bpl.n	800b1a6 <_vfiprintf_r+0x6a>
 800b188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b18c:	b01d      	add	sp, #116	; 0x74
 800b18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b192:	4b7b      	ldr	r3, [pc, #492]	; (800b380 <_vfiprintf_r+0x244>)
 800b194:	429d      	cmp	r5, r3
 800b196:	d101      	bne.n	800b19c <_vfiprintf_r+0x60>
 800b198:	68b5      	ldr	r5, [r6, #8]
 800b19a:	e7df      	b.n	800b15c <_vfiprintf_r+0x20>
 800b19c:	4b79      	ldr	r3, [pc, #484]	; (800b384 <_vfiprintf_r+0x248>)
 800b19e:	429d      	cmp	r5, r3
 800b1a0:	bf08      	it	eq
 800b1a2:	68f5      	ldreq	r5, [r6, #12]
 800b1a4:	e7da      	b.n	800b15c <_vfiprintf_r+0x20>
 800b1a6:	89ab      	ldrh	r3, [r5, #12]
 800b1a8:	0598      	lsls	r0, r3, #22
 800b1aa:	d4ed      	bmi.n	800b188 <_vfiprintf_r+0x4c>
 800b1ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1ae:	f7fd fc8f 	bl	8008ad0 <__retarget_lock_release_recursive>
 800b1b2:	e7e9      	b.n	800b188 <_vfiprintf_r+0x4c>
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b1b8:	2320      	movs	r3, #32
 800b1ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1be:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1c2:	2330      	movs	r3, #48	; 0x30
 800b1c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b388 <_vfiprintf_r+0x24c>
 800b1c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1cc:	f04f 0901 	mov.w	r9, #1
 800b1d0:	4623      	mov	r3, r4
 800b1d2:	469a      	mov	sl, r3
 800b1d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1d8:	b10a      	cbz	r2, 800b1de <_vfiprintf_r+0xa2>
 800b1da:	2a25      	cmp	r2, #37	; 0x25
 800b1dc:	d1f9      	bne.n	800b1d2 <_vfiprintf_r+0x96>
 800b1de:	ebba 0b04 	subs.w	fp, sl, r4
 800b1e2:	d00b      	beq.n	800b1fc <_vfiprintf_r+0xc0>
 800b1e4:	465b      	mov	r3, fp
 800b1e6:	4622      	mov	r2, r4
 800b1e8:	4629      	mov	r1, r5
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	f7ff ff93 	bl	800b116 <__sfputs_r>
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	f000 80aa 	beq.w	800b34a <_vfiprintf_r+0x20e>
 800b1f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1f8:	445a      	add	r2, fp
 800b1fa:	9209      	str	r2, [sp, #36]	; 0x24
 800b1fc:	f89a 3000 	ldrb.w	r3, [sl]
 800b200:	2b00      	cmp	r3, #0
 800b202:	f000 80a2 	beq.w	800b34a <_vfiprintf_r+0x20e>
 800b206:	2300      	movs	r3, #0
 800b208:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b20c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b210:	f10a 0a01 	add.w	sl, sl, #1
 800b214:	9304      	str	r3, [sp, #16]
 800b216:	9307      	str	r3, [sp, #28]
 800b218:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b21c:	931a      	str	r3, [sp, #104]	; 0x68
 800b21e:	4654      	mov	r4, sl
 800b220:	2205      	movs	r2, #5
 800b222:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b226:	4858      	ldr	r0, [pc, #352]	; (800b388 <_vfiprintf_r+0x24c>)
 800b228:	f7f4 ffe2 	bl	80001f0 <memchr>
 800b22c:	9a04      	ldr	r2, [sp, #16]
 800b22e:	b9d8      	cbnz	r0, 800b268 <_vfiprintf_r+0x12c>
 800b230:	06d1      	lsls	r1, r2, #27
 800b232:	bf44      	itt	mi
 800b234:	2320      	movmi	r3, #32
 800b236:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b23a:	0713      	lsls	r3, r2, #28
 800b23c:	bf44      	itt	mi
 800b23e:	232b      	movmi	r3, #43	; 0x2b
 800b240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b244:	f89a 3000 	ldrb.w	r3, [sl]
 800b248:	2b2a      	cmp	r3, #42	; 0x2a
 800b24a:	d015      	beq.n	800b278 <_vfiprintf_r+0x13c>
 800b24c:	9a07      	ldr	r2, [sp, #28]
 800b24e:	4654      	mov	r4, sl
 800b250:	2000      	movs	r0, #0
 800b252:	f04f 0c0a 	mov.w	ip, #10
 800b256:	4621      	mov	r1, r4
 800b258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b25c:	3b30      	subs	r3, #48	; 0x30
 800b25e:	2b09      	cmp	r3, #9
 800b260:	d94e      	bls.n	800b300 <_vfiprintf_r+0x1c4>
 800b262:	b1b0      	cbz	r0, 800b292 <_vfiprintf_r+0x156>
 800b264:	9207      	str	r2, [sp, #28]
 800b266:	e014      	b.n	800b292 <_vfiprintf_r+0x156>
 800b268:	eba0 0308 	sub.w	r3, r0, r8
 800b26c:	fa09 f303 	lsl.w	r3, r9, r3
 800b270:	4313      	orrs	r3, r2
 800b272:	9304      	str	r3, [sp, #16]
 800b274:	46a2      	mov	sl, r4
 800b276:	e7d2      	b.n	800b21e <_vfiprintf_r+0xe2>
 800b278:	9b03      	ldr	r3, [sp, #12]
 800b27a:	1d19      	adds	r1, r3, #4
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	9103      	str	r1, [sp, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	bfbb      	ittet	lt
 800b284:	425b      	neglt	r3, r3
 800b286:	f042 0202 	orrlt.w	r2, r2, #2
 800b28a:	9307      	strge	r3, [sp, #28]
 800b28c:	9307      	strlt	r3, [sp, #28]
 800b28e:	bfb8      	it	lt
 800b290:	9204      	strlt	r2, [sp, #16]
 800b292:	7823      	ldrb	r3, [r4, #0]
 800b294:	2b2e      	cmp	r3, #46	; 0x2e
 800b296:	d10c      	bne.n	800b2b2 <_vfiprintf_r+0x176>
 800b298:	7863      	ldrb	r3, [r4, #1]
 800b29a:	2b2a      	cmp	r3, #42	; 0x2a
 800b29c:	d135      	bne.n	800b30a <_vfiprintf_r+0x1ce>
 800b29e:	9b03      	ldr	r3, [sp, #12]
 800b2a0:	1d1a      	adds	r2, r3, #4
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	9203      	str	r2, [sp, #12]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	bfb8      	it	lt
 800b2aa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b2ae:	3402      	adds	r4, #2
 800b2b0:	9305      	str	r3, [sp, #20]
 800b2b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b398 <_vfiprintf_r+0x25c>
 800b2b6:	7821      	ldrb	r1, [r4, #0]
 800b2b8:	2203      	movs	r2, #3
 800b2ba:	4650      	mov	r0, sl
 800b2bc:	f7f4 ff98 	bl	80001f0 <memchr>
 800b2c0:	b140      	cbz	r0, 800b2d4 <_vfiprintf_r+0x198>
 800b2c2:	2340      	movs	r3, #64	; 0x40
 800b2c4:	eba0 000a 	sub.w	r0, r0, sl
 800b2c8:	fa03 f000 	lsl.w	r0, r3, r0
 800b2cc:	9b04      	ldr	r3, [sp, #16]
 800b2ce:	4303      	orrs	r3, r0
 800b2d0:	3401      	adds	r4, #1
 800b2d2:	9304      	str	r3, [sp, #16]
 800b2d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2d8:	482c      	ldr	r0, [pc, #176]	; (800b38c <_vfiprintf_r+0x250>)
 800b2da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2de:	2206      	movs	r2, #6
 800b2e0:	f7f4 ff86 	bl	80001f0 <memchr>
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	d03f      	beq.n	800b368 <_vfiprintf_r+0x22c>
 800b2e8:	4b29      	ldr	r3, [pc, #164]	; (800b390 <_vfiprintf_r+0x254>)
 800b2ea:	bb1b      	cbnz	r3, 800b334 <_vfiprintf_r+0x1f8>
 800b2ec:	9b03      	ldr	r3, [sp, #12]
 800b2ee:	3307      	adds	r3, #7
 800b2f0:	f023 0307 	bic.w	r3, r3, #7
 800b2f4:	3308      	adds	r3, #8
 800b2f6:	9303      	str	r3, [sp, #12]
 800b2f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2fa:	443b      	add	r3, r7
 800b2fc:	9309      	str	r3, [sp, #36]	; 0x24
 800b2fe:	e767      	b.n	800b1d0 <_vfiprintf_r+0x94>
 800b300:	fb0c 3202 	mla	r2, ip, r2, r3
 800b304:	460c      	mov	r4, r1
 800b306:	2001      	movs	r0, #1
 800b308:	e7a5      	b.n	800b256 <_vfiprintf_r+0x11a>
 800b30a:	2300      	movs	r3, #0
 800b30c:	3401      	adds	r4, #1
 800b30e:	9305      	str	r3, [sp, #20]
 800b310:	4619      	mov	r1, r3
 800b312:	f04f 0c0a 	mov.w	ip, #10
 800b316:	4620      	mov	r0, r4
 800b318:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b31c:	3a30      	subs	r2, #48	; 0x30
 800b31e:	2a09      	cmp	r2, #9
 800b320:	d903      	bls.n	800b32a <_vfiprintf_r+0x1ee>
 800b322:	2b00      	cmp	r3, #0
 800b324:	d0c5      	beq.n	800b2b2 <_vfiprintf_r+0x176>
 800b326:	9105      	str	r1, [sp, #20]
 800b328:	e7c3      	b.n	800b2b2 <_vfiprintf_r+0x176>
 800b32a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b32e:	4604      	mov	r4, r0
 800b330:	2301      	movs	r3, #1
 800b332:	e7f0      	b.n	800b316 <_vfiprintf_r+0x1da>
 800b334:	ab03      	add	r3, sp, #12
 800b336:	9300      	str	r3, [sp, #0]
 800b338:	462a      	mov	r2, r5
 800b33a:	4b16      	ldr	r3, [pc, #88]	; (800b394 <_vfiprintf_r+0x258>)
 800b33c:	a904      	add	r1, sp, #16
 800b33e:	4630      	mov	r0, r6
 800b340:	f7fd fd30 	bl	8008da4 <_printf_float>
 800b344:	4607      	mov	r7, r0
 800b346:	1c78      	adds	r0, r7, #1
 800b348:	d1d6      	bne.n	800b2f8 <_vfiprintf_r+0x1bc>
 800b34a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b34c:	07d9      	lsls	r1, r3, #31
 800b34e:	d405      	bmi.n	800b35c <_vfiprintf_r+0x220>
 800b350:	89ab      	ldrh	r3, [r5, #12]
 800b352:	059a      	lsls	r2, r3, #22
 800b354:	d402      	bmi.n	800b35c <_vfiprintf_r+0x220>
 800b356:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b358:	f7fd fbba 	bl	8008ad0 <__retarget_lock_release_recursive>
 800b35c:	89ab      	ldrh	r3, [r5, #12]
 800b35e:	065b      	lsls	r3, r3, #25
 800b360:	f53f af12 	bmi.w	800b188 <_vfiprintf_r+0x4c>
 800b364:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b366:	e711      	b.n	800b18c <_vfiprintf_r+0x50>
 800b368:	ab03      	add	r3, sp, #12
 800b36a:	9300      	str	r3, [sp, #0]
 800b36c:	462a      	mov	r2, r5
 800b36e:	4b09      	ldr	r3, [pc, #36]	; (800b394 <_vfiprintf_r+0x258>)
 800b370:	a904      	add	r1, sp, #16
 800b372:	4630      	mov	r0, r6
 800b374:	f7fd ffba 	bl	80092ec <_printf_i>
 800b378:	e7e4      	b.n	800b344 <_vfiprintf_r+0x208>
 800b37a:	bf00      	nop
 800b37c:	0800b8f4 	.word	0x0800b8f4
 800b380:	0800b914 	.word	0x0800b914
 800b384:	0800b8d4 	.word	0x0800b8d4
 800b388:	0800bb5c 	.word	0x0800bb5c
 800b38c:	0800bb66 	.word	0x0800bb66
 800b390:	08008da5 	.word	0x08008da5
 800b394:	0800b117 	.word	0x0800b117
 800b398:	0800bb62 	.word	0x0800bb62

0800b39c <__swbuf_r>:
 800b39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b39e:	460e      	mov	r6, r1
 800b3a0:	4614      	mov	r4, r2
 800b3a2:	4605      	mov	r5, r0
 800b3a4:	b118      	cbz	r0, 800b3ae <__swbuf_r+0x12>
 800b3a6:	6983      	ldr	r3, [r0, #24]
 800b3a8:	b90b      	cbnz	r3, 800b3ae <__swbuf_r+0x12>
 800b3aa:	f7fd facd 	bl	8008948 <__sinit>
 800b3ae:	4b21      	ldr	r3, [pc, #132]	; (800b434 <__swbuf_r+0x98>)
 800b3b0:	429c      	cmp	r4, r3
 800b3b2:	d12b      	bne.n	800b40c <__swbuf_r+0x70>
 800b3b4:	686c      	ldr	r4, [r5, #4]
 800b3b6:	69a3      	ldr	r3, [r4, #24]
 800b3b8:	60a3      	str	r3, [r4, #8]
 800b3ba:	89a3      	ldrh	r3, [r4, #12]
 800b3bc:	071a      	lsls	r2, r3, #28
 800b3be:	d52f      	bpl.n	800b420 <__swbuf_r+0x84>
 800b3c0:	6923      	ldr	r3, [r4, #16]
 800b3c2:	b36b      	cbz	r3, 800b420 <__swbuf_r+0x84>
 800b3c4:	6923      	ldr	r3, [r4, #16]
 800b3c6:	6820      	ldr	r0, [r4, #0]
 800b3c8:	1ac0      	subs	r0, r0, r3
 800b3ca:	6963      	ldr	r3, [r4, #20]
 800b3cc:	b2f6      	uxtb	r6, r6
 800b3ce:	4283      	cmp	r3, r0
 800b3d0:	4637      	mov	r7, r6
 800b3d2:	dc04      	bgt.n	800b3de <__swbuf_r+0x42>
 800b3d4:	4621      	mov	r1, r4
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	f7ff f8ac 	bl	800a534 <_fflush_r>
 800b3dc:	bb30      	cbnz	r0, 800b42c <__swbuf_r+0x90>
 800b3de:	68a3      	ldr	r3, [r4, #8]
 800b3e0:	3b01      	subs	r3, #1
 800b3e2:	60a3      	str	r3, [r4, #8]
 800b3e4:	6823      	ldr	r3, [r4, #0]
 800b3e6:	1c5a      	adds	r2, r3, #1
 800b3e8:	6022      	str	r2, [r4, #0]
 800b3ea:	701e      	strb	r6, [r3, #0]
 800b3ec:	6963      	ldr	r3, [r4, #20]
 800b3ee:	3001      	adds	r0, #1
 800b3f0:	4283      	cmp	r3, r0
 800b3f2:	d004      	beq.n	800b3fe <__swbuf_r+0x62>
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	07db      	lsls	r3, r3, #31
 800b3f8:	d506      	bpl.n	800b408 <__swbuf_r+0x6c>
 800b3fa:	2e0a      	cmp	r6, #10
 800b3fc:	d104      	bne.n	800b408 <__swbuf_r+0x6c>
 800b3fe:	4621      	mov	r1, r4
 800b400:	4628      	mov	r0, r5
 800b402:	f7ff f897 	bl	800a534 <_fflush_r>
 800b406:	b988      	cbnz	r0, 800b42c <__swbuf_r+0x90>
 800b408:	4638      	mov	r0, r7
 800b40a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b40c:	4b0a      	ldr	r3, [pc, #40]	; (800b438 <__swbuf_r+0x9c>)
 800b40e:	429c      	cmp	r4, r3
 800b410:	d101      	bne.n	800b416 <__swbuf_r+0x7a>
 800b412:	68ac      	ldr	r4, [r5, #8]
 800b414:	e7cf      	b.n	800b3b6 <__swbuf_r+0x1a>
 800b416:	4b09      	ldr	r3, [pc, #36]	; (800b43c <__swbuf_r+0xa0>)
 800b418:	429c      	cmp	r4, r3
 800b41a:	bf08      	it	eq
 800b41c:	68ec      	ldreq	r4, [r5, #12]
 800b41e:	e7ca      	b.n	800b3b6 <__swbuf_r+0x1a>
 800b420:	4621      	mov	r1, r4
 800b422:	4628      	mov	r0, r5
 800b424:	f000 f81a 	bl	800b45c <__swsetup_r>
 800b428:	2800      	cmp	r0, #0
 800b42a:	d0cb      	beq.n	800b3c4 <__swbuf_r+0x28>
 800b42c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b430:	e7ea      	b.n	800b408 <__swbuf_r+0x6c>
 800b432:	bf00      	nop
 800b434:	0800b8f4 	.word	0x0800b8f4
 800b438:	0800b914 	.word	0x0800b914
 800b43c:	0800b8d4 	.word	0x0800b8d4

0800b440 <__ascii_wctomb>:
 800b440:	b149      	cbz	r1, 800b456 <__ascii_wctomb+0x16>
 800b442:	2aff      	cmp	r2, #255	; 0xff
 800b444:	bf85      	ittet	hi
 800b446:	238a      	movhi	r3, #138	; 0x8a
 800b448:	6003      	strhi	r3, [r0, #0]
 800b44a:	700a      	strbls	r2, [r1, #0]
 800b44c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b450:	bf98      	it	ls
 800b452:	2001      	movls	r0, #1
 800b454:	4770      	bx	lr
 800b456:	4608      	mov	r0, r1
 800b458:	4770      	bx	lr
	...

0800b45c <__swsetup_r>:
 800b45c:	4b32      	ldr	r3, [pc, #200]	; (800b528 <__swsetup_r+0xcc>)
 800b45e:	b570      	push	{r4, r5, r6, lr}
 800b460:	681d      	ldr	r5, [r3, #0]
 800b462:	4606      	mov	r6, r0
 800b464:	460c      	mov	r4, r1
 800b466:	b125      	cbz	r5, 800b472 <__swsetup_r+0x16>
 800b468:	69ab      	ldr	r3, [r5, #24]
 800b46a:	b913      	cbnz	r3, 800b472 <__swsetup_r+0x16>
 800b46c:	4628      	mov	r0, r5
 800b46e:	f7fd fa6b 	bl	8008948 <__sinit>
 800b472:	4b2e      	ldr	r3, [pc, #184]	; (800b52c <__swsetup_r+0xd0>)
 800b474:	429c      	cmp	r4, r3
 800b476:	d10f      	bne.n	800b498 <__swsetup_r+0x3c>
 800b478:	686c      	ldr	r4, [r5, #4]
 800b47a:	89a3      	ldrh	r3, [r4, #12]
 800b47c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b480:	0719      	lsls	r1, r3, #28
 800b482:	d42c      	bmi.n	800b4de <__swsetup_r+0x82>
 800b484:	06dd      	lsls	r5, r3, #27
 800b486:	d411      	bmi.n	800b4ac <__swsetup_r+0x50>
 800b488:	2309      	movs	r3, #9
 800b48a:	6033      	str	r3, [r6, #0]
 800b48c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b490:	81a3      	strh	r3, [r4, #12]
 800b492:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b496:	e03e      	b.n	800b516 <__swsetup_r+0xba>
 800b498:	4b25      	ldr	r3, [pc, #148]	; (800b530 <__swsetup_r+0xd4>)
 800b49a:	429c      	cmp	r4, r3
 800b49c:	d101      	bne.n	800b4a2 <__swsetup_r+0x46>
 800b49e:	68ac      	ldr	r4, [r5, #8]
 800b4a0:	e7eb      	b.n	800b47a <__swsetup_r+0x1e>
 800b4a2:	4b24      	ldr	r3, [pc, #144]	; (800b534 <__swsetup_r+0xd8>)
 800b4a4:	429c      	cmp	r4, r3
 800b4a6:	bf08      	it	eq
 800b4a8:	68ec      	ldreq	r4, [r5, #12]
 800b4aa:	e7e6      	b.n	800b47a <__swsetup_r+0x1e>
 800b4ac:	0758      	lsls	r0, r3, #29
 800b4ae:	d512      	bpl.n	800b4d6 <__swsetup_r+0x7a>
 800b4b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4b2:	b141      	cbz	r1, 800b4c6 <__swsetup_r+0x6a>
 800b4b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4b8:	4299      	cmp	r1, r3
 800b4ba:	d002      	beq.n	800b4c2 <__swsetup_r+0x66>
 800b4bc:	4630      	mov	r0, r6
 800b4be:	f7fd fb27 	bl	8008b10 <_free_r>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	6363      	str	r3, [r4, #52]	; 0x34
 800b4c6:	89a3      	ldrh	r3, [r4, #12]
 800b4c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b4cc:	81a3      	strh	r3, [r4, #12]
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	6063      	str	r3, [r4, #4]
 800b4d2:	6923      	ldr	r3, [r4, #16]
 800b4d4:	6023      	str	r3, [r4, #0]
 800b4d6:	89a3      	ldrh	r3, [r4, #12]
 800b4d8:	f043 0308 	orr.w	r3, r3, #8
 800b4dc:	81a3      	strh	r3, [r4, #12]
 800b4de:	6923      	ldr	r3, [r4, #16]
 800b4e0:	b94b      	cbnz	r3, 800b4f6 <__swsetup_r+0x9a>
 800b4e2:	89a3      	ldrh	r3, [r4, #12]
 800b4e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b4e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4ec:	d003      	beq.n	800b4f6 <__swsetup_r+0x9a>
 800b4ee:	4621      	mov	r1, r4
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	f000 f84d 	bl	800b590 <__smakebuf_r>
 800b4f6:	89a0      	ldrh	r0, [r4, #12]
 800b4f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b4fc:	f010 0301 	ands.w	r3, r0, #1
 800b500:	d00a      	beq.n	800b518 <__swsetup_r+0xbc>
 800b502:	2300      	movs	r3, #0
 800b504:	60a3      	str	r3, [r4, #8]
 800b506:	6963      	ldr	r3, [r4, #20]
 800b508:	425b      	negs	r3, r3
 800b50a:	61a3      	str	r3, [r4, #24]
 800b50c:	6923      	ldr	r3, [r4, #16]
 800b50e:	b943      	cbnz	r3, 800b522 <__swsetup_r+0xc6>
 800b510:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b514:	d1ba      	bne.n	800b48c <__swsetup_r+0x30>
 800b516:	bd70      	pop	{r4, r5, r6, pc}
 800b518:	0781      	lsls	r1, r0, #30
 800b51a:	bf58      	it	pl
 800b51c:	6963      	ldrpl	r3, [r4, #20]
 800b51e:	60a3      	str	r3, [r4, #8]
 800b520:	e7f4      	b.n	800b50c <__swsetup_r+0xb0>
 800b522:	2000      	movs	r0, #0
 800b524:	e7f7      	b.n	800b516 <__swsetup_r+0xba>
 800b526:	bf00      	nop
 800b528:	20000010 	.word	0x20000010
 800b52c:	0800b8f4 	.word	0x0800b8f4
 800b530:	0800b914 	.word	0x0800b914
 800b534:	0800b8d4 	.word	0x0800b8d4

0800b538 <abort>:
 800b538:	b508      	push	{r3, lr}
 800b53a:	2006      	movs	r0, #6
 800b53c:	f000 f898 	bl	800b670 <raise>
 800b540:	2001      	movs	r0, #1
 800b542:	f7f7 f823 	bl	800258c <_exit>

0800b546 <__swhatbuf_r>:
 800b546:	b570      	push	{r4, r5, r6, lr}
 800b548:	460e      	mov	r6, r1
 800b54a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b54e:	2900      	cmp	r1, #0
 800b550:	b096      	sub	sp, #88	; 0x58
 800b552:	4614      	mov	r4, r2
 800b554:	461d      	mov	r5, r3
 800b556:	da07      	bge.n	800b568 <__swhatbuf_r+0x22>
 800b558:	2300      	movs	r3, #0
 800b55a:	602b      	str	r3, [r5, #0]
 800b55c:	89b3      	ldrh	r3, [r6, #12]
 800b55e:	061a      	lsls	r2, r3, #24
 800b560:	d410      	bmi.n	800b584 <__swhatbuf_r+0x3e>
 800b562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b566:	e00e      	b.n	800b586 <__swhatbuf_r+0x40>
 800b568:	466a      	mov	r2, sp
 800b56a:	f000 f89d 	bl	800b6a8 <_fstat_r>
 800b56e:	2800      	cmp	r0, #0
 800b570:	dbf2      	blt.n	800b558 <__swhatbuf_r+0x12>
 800b572:	9a01      	ldr	r2, [sp, #4]
 800b574:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b578:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b57c:	425a      	negs	r2, r3
 800b57e:	415a      	adcs	r2, r3
 800b580:	602a      	str	r2, [r5, #0]
 800b582:	e7ee      	b.n	800b562 <__swhatbuf_r+0x1c>
 800b584:	2340      	movs	r3, #64	; 0x40
 800b586:	2000      	movs	r0, #0
 800b588:	6023      	str	r3, [r4, #0]
 800b58a:	b016      	add	sp, #88	; 0x58
 800b58c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b590 <__smakebuf_r>:
 800b590:	898b      	ldrh	r3, [r1, #12]
 800b592:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b594:	079d      	lsls	r5, r3, #30
 800b596:	4606      	mov	r6, r0
 800b598:	460c      	mov	r4, r1
 800b59a:	d507      	bpl.n	800b5ac <__smakebuf_r+0x1c>
 800b59c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b5a0:	6023      	str	r3, [r4, #0]
 800b5a2:	6123      	str	r3, [r4, #16]
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	6163      	str	r3, [r4, #20]
 800b5a8:	b002      	add	sp, #8
 800b5aa:	bd70      	pop	{r4, r5, r6, pc}
 800b5ac:	ab01      	add	r3, sp, #4
 800b5ae:	466a      	mov	r2, sp
 800b5b0:	f7ff ffc9 	bl	800b546 <__swhatbuf_r>
 800b5b4:	9900      	ldr	r1, [sp, #0]
 800b5b6:	4605      	mov	r5, r0
 800b5b8:	4630      	mov	r0, r6
 800b5ba:	f7fd faf9 	bl	8008bb0 <_malloc_r>
 800b5be:	b948      	cbnz	r0, 800b5d4 <__smakebuf_r+0x44>
 800b5c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5c4:	059a      	lsls	r2, r3, #22
 800b5c6:	d4ef      	bmi.n	800b5a8 <__smakebuf_r+0x18>
 800b5c8:	f023 0303 	bic.w	r3, r3, #3
 800b5cc:	f043 0302 	orr.w	r3, r3, #2
 800b5d0:	81a3      	strh	r3, [r4, #12]
 800b5d2:	e7e3      	b.n	800b59c <__smakebuf_r+0xc>
 800b5d4:	4b0d      	ldr	r3, [pc, #52]	; (800b60c <__smakebuf_r+0x7c>)
 800b5d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b5d8:	89a3      	ldrh	r3, [r4, #12]
 800b5da:	6020      	str	r0, [r4, #0]
 800b5dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5e0:	81a3      	strh	r3, [r4, #12]
 800b5e2:	9b00      	ldr	r3, [sp, #0]
 800b5e4:	6163      	str	r3, [r4, #20]
 800b5e6:	9b01      	ldr	r3, [sp, #4]
 800b5e8:	6120      	str	r0, [r4, #16]
 800b5ea:	b15b      	cbz	r3, 800b604 <__smakebuf_r+0x74>
 800b5ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5f0:	4630      	mov	r0, r6
 800b5f2:	f000 f86b 	bl	800b6cc <_isatty_r>
 800b5f6:	b128      	cbz	r0, 800b604 <__smakebuf_r+0x74>
 800b5f8:	89a3      	ldrh	r3, [r4, #12]
 800b5fa:	f023 0303 	bic.w	r3, r3, #3
 800b5fe:	f043 0301 	orr.w	r3, r3, #1
 800b602:	81a3      	strh	r3, [r4, #12]
 800b604:	89a0      	ldrh	r0, [r4, #12]
 800b606:	4305      	orrs	r5, r0
 800b608:	81a5      	strh	r5, [r4, #12]
 800b60a:	e7cd      	b.n	800b5a8 <__smakebuf_r+0x18>
 800b60c:	080088e1 	.word	0x080088e1

0800b610 <_malloc_usable_size_r>:
 800b610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b614:	1f18      	subs	r0, r3, #4
 800b616:	2b00      	cmp	r3, #0
 800b618:	bfbc      	itt	lt
 800b61a:	580b      	ldrlt	r3, [r1, r0]
 800b61c:	18c0      	addlt	r0, r0, r3
 800b61e:	4770      	bx	lr

0800b620 <_raise_r>:
 800b620:	291f      	cmp	r1, #31
 800b622:	b538      	push	{r3, r4, r5, lr}
 800b624:	4604      	mov	r4, r0
 800b626:	460d      	mov	r5, r1
 800b628:	d904      	bls.n	800b634 <_raise_r+0x14>
 800b62a:	2316      	movs	r3, #22
 800b62c:	6003      	str	r3, [r0, #0]
 800b62e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b632:	bd38      	pop	{r3, r4, r5, pc}
 800b634:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b636:	b112      	cbz	r2, 800b63e <_raise_r+0x1e>
 800b638:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b63c:	b94b      	cbnz	r3, 800b652 <_raise_r+0x32>
 800b63e:	4620      	mov	r0, r4
 800b640:	f000 f830 	bl	800b6a4 <_getpid_r>
 800b644:	462a      	mov	r2, r5
 800b646:	4601      	mov	r1, r0
 800b648:	4620      	mov	r0, r4
 800b64a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b64e:	f000 b817 	b.w	800b680 <_kill_r>
 800b652:	2b01      	cmp	r3, #1
 800b654:	d00a      	beq.n	800b66c <_raise_r+0x4c>
 800b656:	1c59      	adds	r1, r3, #1
 800b658:	d103      	bne.n	800b662 <_raise_r+0x42>
 800b65a:	2316      	movs	r3, #22
 800b65c:	6003      	str	r3, [r0, #0]
 800b65e:	2001      	movs	r0, #1
 800b660:	e7e7      	b.n	800b632 <_raise_r+0x12>
 800b662:	2400      	movs	r4, #0
 800b664:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b668:	4628      	mov	r0, r5
 800b66a:	4798      	blx	r3
 800b66c:	2000      	movs	r0, #0
 800b66e:	e7e0      	b.n	800b632 <_raise_r+0x12>

0800b670 <raise>:
 800b670:	4b02      	ldr	r3, [pc, #8]	; (800b67c <raise+0xc>)
 800b672:	4601      	mov	r1, r0
 800b674:	6818      	ldr	r0, [r3, #0]
 800b676:	f7ff bfd3 	b.w	800b620 <_raise_r>
 800b67a:	bf00      	nop
 800b67c:	20000010 	.word	0x20000010

0800b680 <_kill_r>:
 800b680:	b538      	push	{r3, r4, r5, lr}
 800b682:	4d07      	ldr	r5, [pc, #28]	; (800b6a0 <_kill_r+0x20>)
 800b684:	2300      	movs	r3, #0
 800b686:	4604      	mov	r4, r0
 800b688:	4608      	mov	r0, r1
 800b68a:	4611      	mov	r1, r2
 800b68c:	602b      	str	r3, [r5, #0]
 800b68e:	f7f6 ff6d 	bl	800256c <_kill>
 800b692:	1c43      	adds	r3, r0, #1
 800b694:	d102      	bne.n	800b69c <_kill_r+0x1c>
 800b696:	682b      	ldr	r3, [r5, #0]
 800b698:	b103      	cbz	r3, 800b69c <_kill_r+0x1c>
 800b69a:	6023      	str	r3, [r4, #0]
 800b69c:	bd38      	pop	{r3, r4, r5, pc}
 800b69e:	bf00      	nop
 800b6a0:	20004eb0 	.word	0x20004eb0

0800b6a4 <_getpid_r>:
 800b6a4:	f7f6 bf5a 	b.w	800255c <_getpid>

0800b6a8 <_fstat_r>:
 800b6a8:	b538      	push	{r3, r4, r5, lr}
 800b6aa:	4d07      	ldr	r5, [pc, #28]	; (800b6c8 <_fstat_r+0x20>)
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	4608      	mov	r0, r1
 800b6b2:	4611      	mov	r1, r2
 800b6b4:	602b      	str	r3, [r5, #0]
 800b6b6:	f7f6 ffb8 	bl	800262a <_fstat>
 800b6ba:	1c43      	adds	r3, r0, #1
 800b6bc:	d102      	bne.n	800b6c4 <_fstat_r+0x1c>
 800b6be:	682b      	ldr	r3, [r5, #0]
 800b6c0:	b103      	cbz	r3, 800b6c4 <_fstat_r+0x1c>
 800b6c2:	6023      	str	r3, [r4, #0]
 800b6c4:	bd38      	pop	{r3, r4, r5, pc}
 800b6c6:	bf00      	nop
 800b6c8:	20004eb0 	.word	0x20004eb0

0800b6cc <_isatty_r>:
 800b6cc:	b538      	push	{r3, r4, r5, lr}
 800b6ce:	4d06      	ldr	r5, [pc, #24]	; (800b6e8 <_isatty_r+0x1c>)
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	4604      	mov	r4, r0
 800b6d4:	4608      	mov	r0, r1
 800b6d6:	602b      	str	r3, [r5, #0]
 800b6d8:	f7f6 ffb7 	bl	800264a <_isatty>
 800b6dc:	1c43      	adds	r3, r0, #1
 800b6de:	d102      	bne.n	800b6e6 <_isatty_r+0x1a>
 800b6e0:	682b      	ldr	r3, [r5, #0]
 800b6e2:	b103      	cbz	r3, 800b6e6 <_isatty_r+0x1a>
 800b6e4:	6023      	str	r3, [r4, #0]
 800b6e6:	bd38      	pop	{r3, r4, r5, pc}
 800b6e8:	20004eb0 	.word	0x20004eb0

0800b6ec <_init>:
 800b6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ee:	bf00      	nop
 800b6f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6f2:	bc08      	pop	{r3}
 800b6f4:	469e      	mov	lr, r3
 800b6f6:	4770      	bx	lr

0800b6f8 <_fini>:
 800b6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6fa:	bf00      	nop
 800b6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6fe:	bc08      	pop	{r3}
 800b700:	469e      	mov	lr, r3
 800b702:	4770      	bx	lr
