{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1550879622471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1550879622744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550879622814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550879622814 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1550879623071 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1550879625223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1550879627531 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1550879628995 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1550879650714 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1550879652798 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1550879652798 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 1 global CLKCTRL_G6 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1550879652802 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 8885 global CLKCTRL_G7 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 8885 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1550879652802 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G9 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1550879652802 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1153 global CLKCTRL_G5 " "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1153 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1550879652802 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1550879652802 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 2120 global CLKCTRL_G4 " "fpga_clk_50~inputCLKENA0 with 2120 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1550879652803 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1550879652803 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550879654464 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1550879668148 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1550879668148 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879668541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 5 altera_reserved_tck port or pin or register or keeper or net " "Ignored filter at top.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 5 Argument <targets> is not an object ID " "Ignored create_clock at top.sdc(5): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668545 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 6 altera_reserved_tdi port " "Ignored filter at top.sdc(6): altera_reserved_tdi could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 6 altera_reserved_tck clock " "Ignored filter at top.sdc(6): altera_reserved_tck could not be matched with a clock" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 6 Argument <targets> is an empty collection " "Ignored set_input_delay at top.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668546 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at top.sdc(6): Argument -clock is not an object ID" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 7 altera_reserved_tms port " "Ignored filter at top.sdc(7): altera_reserved_tms could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 7 Argument <targets> is an empty collection " "Ignored set_input_delay at top.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668547 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 7 Argument -clock is not an object ID " "Ignored set_input_delay at top.sdc(7): Argument -clock is not an object ID" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 8 altera_reserved_tdo port " "Ignored filter at top.sdc(8): altera_reserved_tdo could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 8 Argument <targets> is an empty collection " "Ignored set_output_delay at top.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668548 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 8 Argument -clock is not an object ID " "Ignored set_output_delay at top.sdc(8): Argument -clock is not an object ID" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 14 fpga_button_pio\[0\] port " "Ignored filter at top.sdc(14): fpga_button_pio\[0\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_button_pio\[0\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_button_pio\[0\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668554 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 15 fpga_button_pio\[1\] port " "Ignored filter at top.sdc(15): fpga_button_pio\[1\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_button_pio\[1\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_button_pio\[1\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668555 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 16 fpga_dipsw_pio\[0\] port " "Ignored filter at top.sdc(16): fpga_dipsw_pio\[0\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[0\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[0\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668556 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 17 fpga_dipsw_pio\[1\] port " "Ignored filter at top.sdc(17): fpga_dipsw_pio\[1\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[1\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[1\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668557 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 18 fpga_dipsw_pio\[2\] port " "Ignored filter at top.sdc(18): fpga_dipsw_pio\[2\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[2\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[2\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668558 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 19 fpga_dipsw_pio\[3\] port " "Ignored filter at top.sdc(19): fpga_dipsw_pio\[3\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_dipsw_pio\[3\]\}\] -to * " "set_false_path -from \[get_ports \{fpga_dipsw_pio\[3\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668558 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 20 fpga_led_pio\[0\] port " "Ignored filter at top.sdc(20): fpga_led_pio\[0\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(20): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[0\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[0\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668559 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 21 fpga_led_pio\[1\] port " "Ignored filter at top.sdc(21): fpga_led_pio\[1\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[1\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[1\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668560 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 22 fpga_led_pio\[2\] port " "Ignored filter at top.sdc(22): fpga_led_pio\[2\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[2\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[2\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668561 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 23 fpga_led_pio\[3\] port " "Ignored filter at top.sdc(23): fpga_led_pio\[3\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{fpga_led_pio\[3\]\}\] " "set_false_path -from * -to \[get_ports \{fpga_led_pio\[3\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668562 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 26 hps_emac1_TX_CLK port " "Ignored filter at top.sdc(26): hps_emac1_TX_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668562 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 27 hps_emac1_TXD0 port " "Ignored filter at top.sdc(27): hps_emac1_TXD0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668563 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 28 hps_emac1_TXD1 port " "Ignored filter at top.sdc(28): hps_emac1_TXD1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668564 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 29 hps_emac1_TXD2 port " "Ignored filter at top.sdc(29): hps_emac1_TXD2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668565 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 30 hps_emac1_TXD3 port " "Ignored filter at top.sdc(30): hps_emac1_TXD3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668566 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 31 hps_emac1_MDC port " "Ignored filter at top.sdc(31): hps_emac1_MDC could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668567 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 32 hps_emac1_TX_CTL port " "Ignored filter at top.sdc(32): hps_emac1_TX_CTL could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668567 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 33 hps_qspi_SS0 port " "Ignored filter at top.sdc(33): hps_qspi_SS0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 33 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668568 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 34 hps_qspi_CLK port " "Ignored filter at top.sdc(34): hps_qspi_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668569 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 35 hps_sdio_CLK port " "Ignored filter at top.sdc(35): hps_sdio_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(35): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668570 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 36 hps_usb1_STP port " "Ignored filter at top.sdc(36): hps_usb1_STP could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668571 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 37 hps_spim0_CLK port " "Ignored filter at top.sdc(37): hps_spim0_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668572 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 38 hps_spim0_MOSI port " "Ignored filter at top.sdc(38): hps_spim0_MOSI could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668572 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 39 hps_spim0_SS0 port " "Ignored filter at top.sdc(39): hps_spim0_SS0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\]  " "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668573 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 40 hps_uart0_TX port " "Ignored filter at top.sdc(40): hps_uart0_TX could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\]  " "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668574 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 41 hps_can0_TX port " "Ignored filter at top.sdc(41): hps_can0_TX could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 41 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\]  " "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668575 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 42 hps_trace_CLK port " "Ignored filter at top.sdc(42): hps_trace_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_CLK\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_CLK\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668576 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 43 hps_trace_D0 port " "Ignored filter at top.sdc(43): hps_trace_D0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668576 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 44 hps_trace_D1 port " "Ignored filter at top.sdc(44): hps_trace_D1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D1\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668577 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 45 hps_trace_D2 port " "Ignored filter at top.sdc(45): hps_trace_D2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D2\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668578 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 46 hps_trace_D3 port " "Ignored filter at top.sdc(46): hps_trace_D3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D3\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668579 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 47 hps_trace_D4 port " "Ignored filter at top.sdc(47): hps_trace_D4 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D4\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D4\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668580 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 48 hps_trace_D5 port " "Ignored filter at top.sdc(48): hps_trace_D5 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D5\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D5\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668581 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 49 hps_trace_D6 port " "Ignored filter at top.sdc(49): hps_trace_D6 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D6\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D6\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668581 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 50 hps_trace_D7 port " "Ignored filter at top.sdc(50): hps_trace_D7 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_trace_D7\}\]  " "set_false_path -from * -to \[get_ports \{hps_trace_D7\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668582 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 52 hps_emac1_MDIO port " "Ignored filter at top.sdc(52): hps_emac1_MDIO could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\]  " "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668583 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 53 hps_qspi_IO0 port " "Ignored filter at top.sdc(53): hps_qspi_IO0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668584 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 54 hps_qspi_IO1 port " "Ignored filter at top.sdc(54): hps_qspi_IO1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668585 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 55 hps_qspi_IO2 port " "Ignored filter at top.sdc(55): hps_qspi_IO2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668586 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 56 hps_qspi_IO3 port " "Ignored filter at top.sdc(56): hps_qspi_IO3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\]  " "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668587 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 57 hps_sdio_CMD port " "Ignored filter at top.sdc(57): hps_sdio_CMD could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668587 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 58 hps_sdio_D0 port " "Ignored filter at top.sdc(58): hps_sdio_D0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668588 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 59 hps_sdio_D1 port " "Ignored filter at top.sdc(59): hps_sdio_D1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668588 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 60 hps_sdio_D2 port " "Ignored filter at top.sdc(60): hps_sdio_D2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668589 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 61 hps_sdio_D3 port " "Ignored filter at top.sdc(61): hps_sdio_D3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668590 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 62 hps_usb1_D0 port " "Ignored filter at top.sdc(62): hps_usb1_D0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668590 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 63 hps_usb1_D1 port " "Ignored filter at top.sdc(63): hps_usb1_D1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668591 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 64 hps_usb1_D2 port " "Ignored filter at top.sdc(64): hps_usb1_D2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668591 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 65 hps_usb1_D3 port " "Ignored filter at top.sdc(65): hps_usb1_D3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668592 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 66 hps_usb1_D4 port " "Ignored filter at top.sdc(66): hps_usb1_D4 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668593 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 67 hps_usb1_D5 port " "Ignored filter at top.sdc(67): hps_usb1_D5 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668593 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 68 hps_usb1_D6 port " "Ignored filter at top.sdc(68): hps_usb1_D6 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668594 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 69 hps_usb1_D7 port " "Ignored filter at top.sdc(69): hps_usb1_D7 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\]  " "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668594 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 70 hps_i2c0_SDA port " "Ignored filter at top.sdc(70): hps_i2c0_SDA could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\]  " "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668595 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 71 hps_i2c0_SCL port " "Ignored filter at top.sdc(71): hps_i2c0_SCL could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SCL\}\]  " "set_false_path -from * -to \[get_ports \{hps_i2c0_SCL\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668596 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 72 hps_gpio_GPIO09 port " "Ignored filter at top.sdc(72): hps_gpio_GPIO09 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668596 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 73 hps_gpio_GPIO35 port " "Ignored filter at top.sdc(73): hps_gpio_GPIO35 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668597 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 74 hps_gpio_GPIO41 port " "Ignored filter at top.sdc(74): hps_gpio_GPIO41 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO41\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO41\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668597 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 75 hps_gpio_GPIO42 port " "Ignored filter at top.sdc(75): hps_gpio_GPIO42 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO42\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO42\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668598 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 76 hps_gpio_GPIO43 port " "Ignored filter at top.sdc(76): hps_gpio_GPIO43 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO43\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO43\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668599 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 77 hps_gpio_GPIO44 port " "Ignored filter at top.sdc(77): hps_gpio_GPIO44 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO44\}\]  " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO44\}\] " {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668599 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668599 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO0\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO0\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668600 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO1\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO1\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668600 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO2\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO2\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668600 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO3\}\] -to * " "set_false_path -from \[get_ports \{hps_qspi_IO3\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668601 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_CMD\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_CMD\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668601 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D0\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D0\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668601 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D1\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D1\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668602 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D2\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D2\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668602 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D3\}\] -to * " "set_false_path -from \[get_ports \{hps_sdio_D3\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668602 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D0\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D0\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668603 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 90 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(90): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D1\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D1\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668603 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D2\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D2\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668603 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 92 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(92): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D3\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D3\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668604 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D4\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D4\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668604 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D5\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D5\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668604 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D6\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D6\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668605 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D7\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_D7\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668605 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SDA\}\] -to * " "set_false_path -from \[get_ports \{hps_i2c0_SDA\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668606 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\] -to * " "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668606 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668606 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668606 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO41\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO41\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668607 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO42\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO42\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668607 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO43\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO43\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668607 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO44\}\] -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO44\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668608 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 106 hps_usb1_CLK port " "Ignored filter at top.sdc(106): hps_usb1_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 106 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_CLK\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_CLK\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668608 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 107 hps_usb1_DIR port " "Ignored filter at top.sdc(107): hps_usb1_DIR could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_DIR\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_DIR\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668609 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 108 hps_usb1_NXT port " "Ignored filter at top.sdc(108): hps_usb1_NXT could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_NXT\}\] -to * " "set_false_path -from \[get_ports \{hps_usb1_NXT\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668609 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 109 hps_spim0_MISO port " "Ignored filter at top.sdc(109): hps_spim0_MISO could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim0_MISO\}\] -to * " "set_false_path -from \[get_ports \{hps_spim0_MISO\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668610 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668610 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 110 hps_uart0_RX port " "Ignored filter at top.sdc(110): hps_uart0_RX could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_uart0_RX\}\] -to * " "set_false_path -from \[get_ports \{hps_uart0_RX\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668610 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668610 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 111 hps_can0_RX port " "Ignored filter at top.sdc(111): hps_can0_RX could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 111 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_can0_RX\}\] -to * " "set_false_path -from \[get_ports \{hps_can0_RX\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668611 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 121 led\[0\] port " "Ignored filter at top.sdc(121): led\[0\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 121 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[0\]\}\] -to * " "set_false_path -from \[get_ports \{led\[0\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668612 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 122 led\[1\] port " "Ignored filter at top.sdc(122): led\[1\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 122 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[1\]\}\] -to * " "set_false_path -from \[get_ports \{led\[1\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668613 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 123 led\[2\] port " "Ignored filter at top.sdc(123): led\[2\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 123 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[2\]\}\] -to * " "set_false_path -from \[get_ports \{led\[2\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668613 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 124 led\[3\] port " "Ignored filter at top.sdc(124): led\[3\] could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 124 Argument <from> is an empty collection " "Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{led\[3\]\}\] -to * " "set_false_path -from \[get_ports \{led\[3\]\}\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668614 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 140 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(140): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[0\]\}\] " "set_false_path -from * -to \[get_ports \{led\[0\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668615 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 141 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(141): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[1\]\}\] " "set_false_path -from * -to \[get_ports \{led\[1\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668615 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 142 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(142): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[2\]\}\] " "set_false_path -from * -to \[get_ports \{led\[2\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668616 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 143 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(143): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{led\[3\]\}\] " "set_false_path -from * -to \[get_ports \{led\[3\]\}\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668616 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 158 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(158): system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 158 Argument <from> is not an object ID " "Ignored set_false_path at top.sdc(158): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\]\} -to * " "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter2x_a\[15\]\} -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668620 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 159 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(159): system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 159 Argument <from> is not an object ID " "Ignored set_false_path at top.sdc(159): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\]\} -to * " "set_false_path -from \{system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\|counter_a\[15\]\} -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668623 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 163 system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(163): system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879668626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay top.sdc 163 Argument <from> is not an object ID " "Ignored set_min_delay at top.sdc(163): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 0.5 " "set_min_delay -from system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 0.5" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668626 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay top.sdc 164 Argument <to> is not an object ID " "Ignored set_min_delay at top.sdc(164): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -to system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 1.0 " "set_min_delay -to system:the_system\|system_fpga_sdram:fpga_sdram\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_* 1.0" {  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668627 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/top.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879668627 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1550879668640 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1550879668640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1550879668641 ""}
{ "Info" "ISTA_SDC_FOUND" "top_clean.sdc " "Reading SDC File: 'top_clean.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879668641 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879668641 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/mem_org_mode.sdc " "Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879668802 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879668817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1550879668823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 303 memory_mem_ck clock " "Ignored filter at hps_sdram_p0.sdc(303): memory_mem_ck could not be matched with a clock" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty hps_sdram_p0.sdc 303 Argument -to with value \[get_clocks \{memory_mem_ck\}\] contains zero elements " "Ignored set_clock_uncertainty at hps_sdram_p0.sdc(303): Argument -to with value \[get_clocks \{memory_mem_ck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER) " "set_clock_uncertainty -to \[ get_clocks \$ck_pin \] \$t(WL_JITTER)" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671063 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 303 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 529 *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(529): *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 529 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(529): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671295 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 530 *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(530): *:the_system\|*:acl_iface\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 530 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(530): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671307 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/hps_sdram_p0.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671307 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc " "Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879671314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671314 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671315 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671316 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671317 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671318 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671319 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671320 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671320 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671321 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671322 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671323 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671324 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671325 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671326 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671327 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671328 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671328 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671329 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671330 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671330 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671331 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671332 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671333 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671333 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671334 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671335 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671336 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 28 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671336 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 29 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671337 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671338 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 31 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671339 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671339 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_acl_iface_hps_hps_io_border.sdc 33 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1550879671340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671340 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_acl_iface_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671341 ""}  } { { "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" "" { Text "/home/pmallya/csc456/bin_vectorAdd/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1550879671341 ""}
{ "Info" "ISTA_SDC_FOUND" "top_post.sdc " "Reading SDC File: 'top_post.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550879671341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1550879671342 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "async_counter_30:AC30\|count_a\[14\] " "Node: async_counter_30:AC30\|count_a\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register async_counter_30:AC30\|count_b\[0\] async_counter_30:AC30\|count_a\[14\] " "Register async_counter_30:AC30\|count_b\[0\] is being clocked by async_counter_30:AC30\|count_a\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1550879671447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1550879671447 "|top|async_counter_30:AC30|count_a[14]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_751 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_751" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|rd_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|f2sdram\|wr_clk_3  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426 " "From: the_system\|acl_iface\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3426" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: the_system\|acl_iface\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: the_system\|acl_iface\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1550879671551 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1550879671551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1550879672044 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1550879672044 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1550879672091 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1550879672091 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1550879672096 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 300.000      i2c_scl " " 300.000      i2c_scl" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.140 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "   7.140 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.570 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "   3.570 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.785 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.785 the_system\|acl_iface\|acl_kernel_clk\|kernel_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 the_system\|acl_iface\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 the_system\|acl_iface\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550879672097 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1550879672097 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550879673170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550879673473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1550879673489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550879673576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550879673752 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1550879673929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1550879673930 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1550879674022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1550879682963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "960 EC " "Packed 960 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1550879683051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1550879683051 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dm\[4\] " "Node \"memory_mem_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[32\] " "Node \"memory_mem_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[33\] " "Node \"memory_mem_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[34\] " "Node \"memory_mem_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[35\] " "Node \"memory_mem_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[36\] " "Node \"memory_mem_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[37\] " "Node \"memory_mem_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[38\] " "Node \"memory_mem_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dq\[39\] " "Node \"memory_mem_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dqs\[4\] " "Node \"memory_mem_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memory_mem_dqs_n\[4\] " "Node \"memory_mem_dqs_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1550879687507 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1550879687507 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:01 " "Fitter preparation operations ending: elapsed time is 00:01:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550879687511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1550879700315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550879719267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1550879719642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1550879809557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:30 " "Fitter placement operations ending: elapsed time is 00:01:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550879809557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1550879827621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y46 X44_Y57 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y46 to location X44_Y57" {  } { { "loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y46 to location X44_Y57"} { { 11 { 0 ""} 33 46 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1550879879158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1550879879158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:51 " "Fitter routing operations ending: elapsed time is 00:02:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550880010656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "62.30 " "Total time spent on timing analysis during the Fitter is 62.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1550880035761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550880036828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550880066145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550880066424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550880093987 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:51 " "Fitter post-fit operations ending: elapsed time is 00:01:51" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550880146421 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1550880148406 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 885 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 893 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 886 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 887 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 888 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 889 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 890 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 891 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 892 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 894 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 895 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 896 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 897 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 898 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 899 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[2\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 900 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 901 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 902 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 903 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 904 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 905 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 906 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 907 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[4\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 908 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 909 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 910 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 911 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 912 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 913 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 914 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 915 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\] " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|phy_ddio_dqslogic_oct\[6\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 57 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 916 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 58 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 917 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 58 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 918 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 58 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 919 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 58 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 920 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 59 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 921 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 59 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 922 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 59 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 923 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "top.v" "" { Text "/home/pmallya/csc456/bin_vectorAdd/top.v" 59 0 0 } } { "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pmallya/csc456/bin_vectorAdd/" { { 0 { 0 ""} 0 924 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1550880148626 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1550880148626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pmallya/csc456/bin_vectorAdd/top.fit.smsg " "Generated suppressed messages file /home/pmallya/csc456/bin_vectorAdd/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1550880154040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 273 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2877 " "Peak virtual memory: 2877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550880164882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 19:02:44 2019 " "Processing ended: Fri Feb 22 19:02:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550880164882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:06 " "Elapsed time: 00:09:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550880164882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:58 " "Total CPU time (on all processors): 00:12:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550880164882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1550880164882 ""}
