--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_rst_gen_map/clockgen1_map/dcm/CLKIN
  Logical resource: clk_rst_gen_map/clockgen1_map/dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_rst_gen_map/clockgen1_map/dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_rst_gen_map/clockgen1_map/dcm/CLKIN
  Logical resource: clk_rst_gen_map/clockgen1_map/dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_rst_gen_map/clockgen1_map/dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_rst_gen_map/clockgen2_map/dcm/CLKIN
  Logical resource: clk_rst_gen_map/clockgen2_map/dcm/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_rst_gen_map/clockgen2_map/dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"clk_rst_gen_map/clockgen2_map/CLK_OBUF" derived from  NET 
"clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS 
and duty cycle corrected to HIGH 25 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8777038 paths analyzed, 7722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.254ns.
--------------------------------------------------------------------------------

Paths for end point Data_MEM_map/Dout_12 (SLICE_X36Y47.C2), 2764 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.365ns (Levels of Logic = 10)
  Clock Path Skew:      -0.535ns (-1.981 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.CMUX    Topac                 0.528   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X33Y48.A4      net (fanout=1281)     4.078   ALU_result<2>
    SLICE_X33Y48.A       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89
    SLICE_X36Y47.C2      net (fanout=1)        0.837   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89
    SLICE_X36Y47.CLK     Tas                   0.412   Data_MEM_map/Dout<12>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2_G
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2
                                                       Data_MEM_map/Dout_12
    -------------------------------------------------  ---------------------------
    Total                                     14.365ns (4.473ns logic, 9.892ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.362ns (Levels of Logic = 10)
  Clock Path Skew:      -0.535ns (-1.981 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.277   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lut<2>
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.CMUX    Topac                 0.528   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X33Y48.A4      net (fanout=1281)     4.078   ALU_result<2>
    SLICE_X33Y48.A       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89
    SLICE_X36Y47.C2      net (fanout=1)        0.837   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89
    SLICE_X36Y47.CLK     Tas                   0.412   Data_MEM_map/Dout<12>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2_G
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2
                                                       Data_MEM_map/Dout_12
    -------------------------------------------------  ---------------------------
    Total                                     14.362ns (4.470ns logic, 9.892ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.326ns (Levels of Logic = 10)
  Clock Path Skew:      -0.535ns (-1.981 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.C6      net (fanout=2)        0.546   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.C       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_rs_lut<0>
    SLICE_X42Y30.A3      net (fanout=1)        0.668   ALU_map/Mmux__n0035_rs_lut<0>
    SLICE_X42Y30.CMUX    Topac                 0.533   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_lut<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X33Y48.A4      net (fanout=1281)     4.078   ALU_result<2>
    SLICE_X33Y48.A       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89
    SLICE_X36Y47.C2      net (fanout=1)        0.837   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89
    SLICE_X36Y47.CLK     Tas                   0.412   Data_MEM_map/Dout<12>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2_G
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2
                                                       Data_MEM_map/Dout_12
    -------------------------------------------------  ---------------------------
    Total                                     14.326ns (4.478ns logic, 9.848ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point Data_MEM_map/Dout_15 (SLICE_X38Y47.C4), 2764 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.289ns (Levels of Logic = 10)
  Clock Path Skew:      -0.535ns (-1.981 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.CMUX    Topac                 0.528   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X33Y48.B4      net (fanout=1281)     4.132   ALU_result<2>
    SLICE_X33Y48.B       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
    SLICE_X38Y47.C4      net (fanout=1)        0.746   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
    SLICE_X38Y47.CLK     Tas                   0.373   Data_MEM_map/Dout<15>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5_G
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5
                                                       Data_MEM_map/Dout_15
    -------------------------------------------------  ---------------------------
    Total                                     14.289ns (4.434ns logic, 9.855ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.286ns (Levels of Logic = 10)
  Clock Path Skew:      -0.535ns (-1.981 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.277   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lut<2>
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.CMUX    Topac                 0.528   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X33Y48.B4      net (fanout=1281)     4.132   ALU_result<2>
    SLICE_X33Y48.B       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
    SLICE_X38Y47.C4      net (fanout=1)        0.746   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
    SLICE_X38Y47.CLK     Tas                   0.373   Data_MEM_map/Dout<15>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5_G
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5
                                                       Data_MEM_map/Dout_15
    -------------------------------------------------  ---------------------------
    Total                                     14.286ns (4.431ns logic, 9.855ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.250ns (Levels of Logic = 10)
  Clock Path Skew:      -0.535ns (-1.981 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.C6      net (fanout=2)        0.546   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.C       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_rs_lut<0>
    SLICE_X42Y30.A3      net (fanout=1)        0.668   ALU_map/Mmux__n0035_rs_lut<0>
    SLICE_X42Y30.CMUX    Topac                 0.533   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_lut<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X33Y48.B4      net (fanout=1281)     4.132   ALU_result<2>
    SLICE_X33Y48.B       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
    SLICE_X38Y47.C4      net (fanout=1)        0.746   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818
    SLICE_X38Y47.CLK     Tas                   0.373   Data_MEM_map/Dout<15>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5_G
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5
                                                       Data_MEM_map/Dout_15
    -------------------------------------------------  ---------------------------
    Total                                     14.250ns (4.439ns logic, 9.811ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point Data_MEM_map/Dout_11 (SLICE_X26Y37.D4), 2764 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.154ns (Levels of Logic = 10)
  Clock Path Skew:      -0.522ns (-1.968 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.CMUX    Topac                 0.528   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X25Y40.B4      net (fanout=1281)     4.049   ALU_result<2>
    SLICE_X25Y40.B       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
    SLICE_X26Y37.D4      net (fanout=1)        0.687   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
    SLICE_X26Y37.CLK     Tas                   0.380   Data_MEM_map/Dout<11>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1_F
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1
                                                       Data_MEM_map/Dout_11
    -------------------------------------------------  ---------------------------
    Total                                     14.154ns (4.441ns logic, 9.713ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.151ns (Levels of Logic = 10)
  Clock Path Skew:      -0.522ns (-1.968 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.277   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lut<2>
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.CMUX    Topac                 0.528   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X25Y40.B4      net (fanout=1281)     4.049   ALU_result<2>
    SLICE_X25Y40.B       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
    SLICE_X26Y37.D4      net (fanout=1)        0.687   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
    SLICE_X26Y37.CLK     Tas                   0.380   Data_MEM_map/Dout<11>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1_F
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1
                                                       Data_MEM_map/Dout_11
    -------------------------------------------------  ---------------------------
    Total                                     14.151ns (4.438ns logic, 9.713ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG_FILE_map/Mram_RAM1 (RAM)
  Destination:          Data_MEM_map/Dout_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.115ns (Levels of Logic = 10)
  Clock Path Skew:      -0.522ns (-1.968 - -1.446)
  Source Clock:         cclk falling at 50.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: REG_FILE_map/Mram_RAM1 to Data_MEM_map/Dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOADO4   Trcko_DOA             1.850   REG_FILE_map/Mram_RAM1
                                                       REG_FILE_map/Mram_RAM1
    SLICE_X39Y28.B4      net (fanout=34)       1.204   Read_data_2<4>
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.C6      net (fanout=2)        0.546   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.C       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_rs_lut<0>
    SLICE_X42Y30.A3      net (fanout=1)        0.668   ALU_map/Mmux__n0035_rs_lut<0>
    SLICE_X42Y30.CMUX    Topac                 0.533   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_lut<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X44Y18.C4      net (fanout=2)        1.152   ALU_map/_n0035<2>
    SLICE_X44Y18.C       Tilo                  0.204   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91
                                                       ALU_map/Mmux_result231
    SLICE_X25Y40.B4      net (fanout=1281)     4.049   ALU_result<2>
    SLICE_X25Y40.B       Tilo                  0.259   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
    SLICE_X26Y37.D4      net (fanout=1)        0.687   Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98
    SLICE_X26Y37.CLK     Tas                   0.380   Data_MEM_map/Dout<11>
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1_F
                                                       Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1
                                                       Data_MEM_map/Dout_11
    -------------------------------------------------  ---------------------------
    Total                                     14.115ns (4.446ns logic, 9.669ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_rst_gen_map/clockgen2_map/CLK_OBUF" derived from
 NET "clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS 

--------------------------------------------------------------------------------

Paths for end point Data_MEM_map/RAM_11_23 (SLICE_X28Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data_MEM_map/RAM_11_23 (FF)
  Destination:          Data_MEM_map/RAM_11_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data_MEM_map/RAM_11_23 to Data_MEM_map/RAM_11_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.DQ      Tcko                  0.200   Data_MEM_map/RAM_11<23>
                                                       Data_MEM_map/RAM_11_23
    SLICE_X28Y31.D6      net (fanout=2)        0.021   Data_MEM_map/RAM_11<23>
    SLICE_X28Y31.CLK     Tah         (-Th)    -0.190   Data_MEM_map/RAM_11<23>
                                                       Data_MEM_map/RAM_11_23_dpot
                                                       Data_MEM_map/RAM_11_23
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point Data_MEM_map/RAM_29_30 (SLICE_X32Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data_MEM_map/RAM_29_30 (FF)
  Destination:          Data_MEM_map/RAM_29_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data_MEM_map/RAM_29_30 to Data_MEM_map/RAM_29_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.DQ      Tcko                  0.200   Data_MEM_map/RAM_29<30>
                                                       Data_MEM_map/RAM_29_30
    SLICE_X32Y13.D6      net (fanout=2)        0.021   Data_MEM_map/RAM_29<30>
    SLICE_X32Y13.CLK     Tah         (-Th)    -0.190   Data_MEM_map/RAM_29<30>
                                                       Data_MEM_map/RAM_29_30_dpot
                                                       Data_MEM_map/RAM_29_30
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point Data_MEM_map/RAM_15_24 (SLICE_X32Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data_MEM_map/RAM_15_24 (FF)
  Destination:          Data_MEM_map/RAM_15_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    mclk falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data_MEM_map/RAM_15_24 to Data_MEM_map/RAM_15_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.AQ      Tcko                  0.200   Data_MEM_map/RAM_15<27>
                                                       Data_MEM_map/RAM_15_24
    SLICE_X32Y18.A6      net (fanout=2)        0.021   Data_MEM_map/RAM_15<24>
    SLICE_X32Y18.CLK     Tah         (-Th)    -0.190   Data_MEM_map/RAM_15<27>
                                                       Data_MEM_map/RAM_15_24_dpot
                                                       Data_MEM_map/RAM_15_24
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_rst_gen_map/clockgen2_map/CLK_OBUF" derived from
 NET "clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS 

--------------------------------------------------------------------------------
Slack: 47.330ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_rst_gen_map/clockgen2_map/dcm/CLKFX
  Logical resource: clk_rst_gen_map/clockgen2_map/dcm/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_rst_gen_map/clockgen2_map/CLK_OBUF
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_rst_gen_map/clockgen2_map/obuf/I0
  Logical resource: clk_rst_gen_map/clockgen2_map/obuf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_rst_gen_map/clockgen2_map/CLK_OBUF
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Data_MEM_map/RAM_7<11>/CLK
  Logical resource: Data_MEM_map/RAM_7_8/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"clk_rst_gen_map/clockgen1_map/CLK_OBUF" derived from  NET 
"clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;  multiplied by 10.00 to 100 nS 
and duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3350971 paths analyzed, 312 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  56.636ns.
--------------------------------------------------------------------------------

Paths for end point PC_map/PCout_31 (SLICE_X46Y47.A6), 83411 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_29 (FF)
  Destination:          PC_map/PCout_31 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.286ns (Levels of Logic = 18)
  Clock Path Skew:      -0.146ns (-1.791 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_29 to PC_map/PCout_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.DMUX    Tshcko                0.455   Inst_MEM_map/Dout<22>
                                                       Inst_MEM_map/Dout_29
    SLICE_X43Y38.C1      net (fanout=12)       0.637   Inst_MEM_map/Dout<29>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X46Y47.A6      net (fanout=30)       1.284   Branch_Zero_out_OR_109_o
    SLICE_X46Y47.CLK     Tas                   0.341   PC_map/PCout<31>
                                                       Mmux_PCin252
                                                       PC_map/PCout_31
    -------------------------------------------------  ---------------------------
    Total                                     12.286ns (4.059ns logic, 8.227ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_29 (FF)
  Destination:          PC_map/PCout_31 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.283ns (Levels of Logic = 18)
  Clock Path Skew:      -0.146ns (-1.791 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_29 to PC_map/PCout_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.DMUX    Tshcko                0.455   Inst_MEM_map/Dout<22>
                                                       Inst_MEM_map/Dout_29
    SLICE_X43Y38.C1      net (fanout=12)       0.637   Inst_MEM_map/Dout<29>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.277   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lut<2>
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X46Y47.A6      net (fanout=30)       1.284   Branch_Zero_out_OR_109_o
    SLICE_X46Y47.CLK     Tas                   0.341   PC_map/PCout<31>
                                                       Mmux_PCin252
                                                       PC_map/PCout_31
    -------------------------------------------------  ---------------------------
    Total                                     12.283ns (4.056ns logic, 8.227ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_26 (FF)
  Destination:          PC_map/PCout_31 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.269ns (Levels of Logic = 18)
  Clock Path Skew:      -0.146ns (-1.791 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_26 to PC_map/PCout_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.AMUX    Tshcko                0.461   Inst_MEM_map/Dout<24>
                                                       Inst_MEM_map/Dout_26
    SLICE_X43Y38.C2      net (fanout=11)       0.614   Inst_MEM_map/Dout<26>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X46Y47.A6      net (fanout=30)       1.284   Branch_Zero_out_OR_109_o
    SLICE_X46Y47.CLK     Tas                   0.341   PC_map/PCout<31>
                                                       Mmux_PCin252
                                                       PC_map/PCout_31
    -------------------------------------------------  ---------------------------
    Total                                     12.269ns (4.065ns logic, 8.204ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point PC_map/PCout_24 (SLICE_X45Y44.B4), 83411 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_29 (FF)
  Destination:          PC_map/PCout_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.249ns (Levels of Logic = 18)
  Clock Path Skew:      -0.148ns (-1.793 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_29 to PC_map/PCout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.DMUX    Tshcko                0.455   Inst_MEM_map/Dout<22>
                                                       Inst_MEM_map/Dout_29
    SLICE_X43Y38.C1      net (fanout=12)       0.637   Inst_MEM_map/Dout<29>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X45Y44.B4      net (fanout=30)       1.266   Branch_Zero_out_OR_109_o
    SLICE_X45Y44.CLK     Tas                   0.322   PC_map/PCout<26>
                                                       Mmux_PCin172
                                                       PC_map/PCout_24
    -------------------------------------------------  ---------------------------
    Total                                     12.249ns (4.040ns logic, 8.209ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_29 (FF)
  Destination:          PC_map/PCout_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.246ns (Levels of Logic = 18)
  Clock Path Skew:      -0.148ns (-1.793 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_29 to PC_map/PCout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.DMUX    Tshcko                0.455   Inst_MEM_map/Dout<22>
                                                       Inst_MEM_map/Dout_29
    SLICE_X43Y38.C1      net (fanout=12)       0.637   Inst_MEM_map/Dout<29>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.277   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lut<2>
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X45Y44.B4      net (fanout=30)       1.266   Branch_Zero_out_OR_109_o
    SLICE_X45Y44.CLK     Tas                   0.322   PC_map/PCout<26>
                                                       Mmux_PCin172
                                                       PC_map/PCout_24
    -------------------------------------------------  ---------------------------
    Total                                     12.246ns (4.037ns logic, 8.209ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_26 (FF)
  Destination:          PC_map/PCout_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.232ns (Levels of Logic = 18)
  Clock Path Skew:      -0.148ns (-1.793 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_26 to PC_map/PCout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.AMUX    Tshcko                0.461   Inst_MEM_map/Dout<24>
                                                       Inst_MEM_map/Dout_26
    SLICE_X43Y38.C2      net (fanout=11)       0.614   Inst_MEM_map/Dout<26>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X45Y44.B4      net (fanout=30)       1.266   Branch_Zero_out_OR_109_o
    SLICE_X45Y44.CLK     Tas                   0.322   PC_map/PCout<26>
                                                       Mmux_PCin172
                                                       PC_map/PCout_24
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (4.046ns logic, 8.186ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point PC_map/PCout_27 (SLICE_X43Y46.A4), 83411 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_29 (FF)
  Destination:          PC_map/PCout_27 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.244ns (Levels of Logic = 18)
  Clock Path Skew:      -0.146ns (-1.791 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_29 to PC_map/PCout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.DMUX    Tshcko                0.455   Inst_MEM_map/Dout<22>
                                                       Inst_MEM_map/Dout_29
    SLICE_X43Y38.C1      net (fanout=12)       0.637   Inst_MEM_map/Dout<29>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X43Y46.A4      net (fanout=30)       1.261   Branch_Zero_out_OR_109_o
    SLICE_X43Y46.CLK     Tas                   0.322   PC_map/PCout<30>
                                                       Mmux_PCin202
                                                       PC_map/PCout_27
    -------------------------------------------------  ---------------------------
    Total                                     12.244ns (4.040ns logic, 8.204ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_29 (FF)
  Destination:          PC_map/PCout_27 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.241ns (Levels of Logic = 18)
  Clock Path Skew:      -0.146ns (-1.791 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_29 to PC_map/PCout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.DMUX    Tshcko                0.455   Inst_MEM_map/Dout<22>
                                                       Inst_MEM_map/Dout_29
    SLICE_X43Y38.C1      net (fanout=12)       0.637   Inst_MEM_map/Dout<29>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.277   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lut<2>
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X43Y46.A4      net (fanout=30)       1.261   Branch_Zero_out_OR_109_o
    SLICE_X43Y46.CLK     Tas                   0.322   PC_map/PCout<30>
                                                       Mmux_PCin202
                                                       PC_map/PCout_27
    -------------------------------------------------  ---------------------------
    Total                                     12.241ns (4.037ns logic, 8.204ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MEM_map/Dout_26 (FF)
  Destination:          PC_map/PCout_27 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.227ns (Levels of Logic = 18)
  Clock Path Skew:      -0.146ns (-1.791 - -1.645)
  Source Clock:         mclk falling at 75.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    1.727ns

  Clock Uncertainty:          1.727ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.505ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: Inst_MEM_map/Dout_26 to PC_map/PCout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.AMUX    Tshcko                0.461   Inst_MEM_map/Dout<24>
                                                       Inst_MEM_map/Dout_26
    SLICE_X43Y38.C2      net (fanout=11)       0.614   Inst_MEM_map/Dout<26>
    SLICE_X43Y38.C       Tilo                  0.259   Inst_MEM_map/Dout<24>
                                                       Main_control_map/Mmux_ALUSrc11_1
    SLICE_X39Y28.B5      net (fanout=14)       1.335   Main_control_map/Mmux_ALUSrc11
    SLICE_X39Y28.B       Tilo                  0.259   Data_MEM_map/RAM_27<31>
                                                       Mmux_ALU_B271
    SLICE_X44Y34.C4      net (fanout=11)       1.354   ALU_B<4>
    SLICE_X44Y34.COUT    Topcyc                0.280   ALU_map/Mcompar_slt_result<0>_cy<3>
                                                       ALU_map/Mcompar_slt_result<0>_lutdi2
                                                       ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<3>
    SLICE_X44Y35.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<7>
                                                       ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<7>
    SLICE_X44Y36.COUT    Tbyp                  0.076   ALU_map/Mcompar_slt_result<0>_cy<11>
                                                       ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.CIN     net (fanout=1)        0.003   ALU_map/Mcompar_slt_result<0>_cy<11>
    SLICE_X44Y37.DMUX    Tcind                 0.270   ALU_map/Mcompar_slt_result<0>_cy<15>
                                                       ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A3      net (fanout=2)        0.719   ALU_map/Mcompar_slt_result<0>_cy<15>
    SLICE_X45Y32.A       Tilo                  0.259   ALU_map/Mmux__n0035_rs_lut<0>
                                                       ALU_map/Mmux__n0035_A11
    SLICE_X42Y30.A5      net (fanout=1)        0.539   ALU_map/Mmux__n0035_rs_A<0>
    SLICE_X42Y30.COUT    Topcya                0.409   ALU_map/Mmux__n0035_rs_cy<3>
                                                       ALU_map/Mmux__n0035_rs_A<0>_rt
                                                       ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<3>
    SLICE_X42Y31.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<7>
                                                       ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<7>
    SLICE_X42Y32.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<11>
                                                       ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<11>
    SLICE_X42Y33.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<15>
                                                       ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<15>
    SLICE_X42Y34.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<19>
                                                       ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<19>
    SLICE_X42Y35.COUT    Tbyp                  0.076   ALU_map/Mmux__n0035_rs_cy<23>
                                                       ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.003   ALU_map/Mmux__n0035_rs_cy<23>
    SLICE_X42Y36.CMUX    Tcinc                 0.272   ALU_map/Mmux__n0035_rs_cy<27>
                                                       ALU_map/Mmux__n0035_rs_cy<27>
    SLICE_X45Y37.B2      net (fanout=1)        0.812   ALU_map/_n0035<26>
    SLICE_X45Y37.B       Tilo                  0.259   ALU_B<26>
                                                       ALU_map/Mmux_result191
    SLICE_X47Y37.C3      net (fanout=3)        0.488   ALU_result<26>
    SLICE_X47Y37.C       Tilo                  0.259   ALU_result<28>
                                                       ALU_map/Zero_out<31>3
    SLICE_X46Y38.C2      net (fanout=1)        1.032   ALU_map/Zero_out<31>2
    SLICE_X46Y38.C       Tilo                  0.205   PC_map/PCout<22>
                                                       Branch_Zero_out_OR_109_o321
    SLICE_X43Y46.A4      net (fanout=30)       1.261   Branch_Zero_out_OR_109_o
    SLICE_X43Y46.CLK     Tas                   0.322   PC_map/PCout<30>
                                                       Mmux_PCin202
                                                       PC_map/PCout_27
    -------------------------------------------------  ---------------------------
    Total                                     12.227ns (4.046ns logic, 8.181ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_rst_gen_map/clockgen1_map/CLK_OBUF" derived from
 NET "clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;
 multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point LED_3 (SLICE_X50Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LED_3 (FF)
  Destination:          LED_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cclk rising at 100.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LED_3 to LED_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y33.AQ      Tcko                  0.200   LED_6
                                                       LED_3
    SLICE_X50Y33.A6      net (fanout=2)        0.027   LED_3
    SLICE_X50Y33.CLK     Tah         (-Th)    -0.190   LED_6
                                                       LED_3_dpot
                                                       LED_3
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point LED_0 (SLICE_X50Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LED_0 (FF)
  Destination:          LED_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cclk rising at 100.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LED_0 to LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.200   LED_2
                                                       LED_0
    SLICE_X50Y36.A6      net (fanout=2)        0.027   LED_0
    SLICE_X50Y36.CLK     Tah         (-Th)    -0.190   LED_2
                                                       LED_0_dpot
                                                       LED_0
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point LED_2 (SLICE_X50Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LED_2 (FF)
  Destination:          LED_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cclk rising at 100.000ns
  Destination Clock:    cclk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LED_2 to LED_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.DQ      Tcko                  0.200   LED_2
                                                       LED_2
    SLICE_X50Y36.D6      net (fanout=2)        0.027   LED_2
    SLICE_X50Y36.CLK     Tah         (-Th)    -0.190   LED_2
                                                       LED_2_dpot
                                                       LED_2
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_rst_gen_map/clockgen1_map/CLK_OBUF" derived from
 NET "clk_rst_gen_map/clk0" PERIOD = 10 ns HIGH 50%;
 multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: REG_FILE_map/Mram_RAM/CLKAWRCLK
  Logical resource: REG_FILE_map/Mram_RAM/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: cclk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: REG_FILE_map/Mram_RAM/CLKBRDCLK
  Logical resource: REG_FILE_map/Mram_RAM/CLKBRDCLK
  Location pin: RAMB8_X2Y17.CLKBRDCLK
  Clock network: cclk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: REG_FILE_map/Mram_RAM1/CLKAWRCLK
  Logical resource: REG_FILE_map/Mram_RAM1/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: cclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_rst_gen_map/clk0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_rst_gen_map/clk0           |     10.000ns|      5.340ns|      6.651ns|            0|            0|            0|     12128009|
| clk_rst_gen_map/clockgen2_map/|     50.000ns|     33.254ns|          N/A|            0|            0|      8777038|            0|
| CLK_OBUF                      |             |             |             |             |             |             |             |
| clk_rst_gen_map/clockgen1_map/|    100.000ns|     56.636ns|          N/A|            0|            0|      3350971|            0|
| CLK_OBUF                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.480|   14.159|    4.518|   16.627|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12128009 paths, 0 nets, and 10406 connections

Design statistics:
   Minimum period:  56.636ns{1}   (Maximum frequency:  17.657MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 03 08:20:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



