# FPGA---Fabric-Design-Architecture---Course-Report
Lab 1 â€“ Counter

Simulation

 ![image](https://user-images.githubusercontent.com/86342952/160274339-5c6e189d-8c89-4898-8c9d-0dd789d651f2.png)


RTL Analysis
Open Elaborated Design

![image](https://user-images.githubusercontent.com/86342952/160274348-83ecb811-dd34-4708-a78a-b2f23308ea75.png)

 
 

I/O Planning

![image](https://user-images.githubusercontent.com/86342952/160274358-6c8b66ce-d935-4770-bd34-b9cda74cd03b.png)

 


Synthesis
Timing summary

 
![image](https://user-images.githubusercontent.com/86342952/160274367-be5b82f3-8483-4817-bf98-e6cdbaa53b3f.png)

setting user constraints

![image](https://user-images.githubusercontent.com/86342952/160276226-778a7468-32b9-4532-b91d-9b7591bc2c36.png)

Schematic

![image](https://user-images.githubusercontent.com/86342952/160276275-67ca0e32-d2e9-4698-a167-dc565c9dde87.png)

Utilization report

![image](https://user-images.githubusercontent.com/86342952/160276390-6ba6b1bb-0a6b-4af4-afc8-09398f827bf6.png)

Bitstream Generation and Loading hardware (Couldn't load the bitstream as I was using Vivado on server and it was restricted for external device connection)


![image](https://user-images.githubusercontent.com/86342952/160277048-49f9fd0d-0e02-475f-a210-b4ac39b3c66a.png)

Detailed Path Report

![image](https://user-images.githubusercontent.com/86342952/160277246-69e9f8e7-72dd-4f0f-b6af-3904e6eff00f.png)

Modified the counter, added VIO template and then simulated the design again.

Elaborated design:

![image](https://user-images.githubusercontent.com/86342952/160279132-e77e86ed-b060-4e97-87db-19502a9685ec.png)

Floor Planning window view:

![image](https://user-images.githubusercontent.com/86342952/160279169-72faf58c-69ca-46fd-9240-dc6be59146f6.png)

Clock pin view:

![image](https://user-images.githubusercontent.com/86342952/160279261-d80baf37-05ef-45ee-a310-df6202d14e47.png)




![image](https://user-images.githubusercontent.com/86342952/160279096-e9558bd9-74cc-481c-bbb8-3bc77b9fcc71.png)


Program counter on FPGA, observed output through LEDs on FPGA


- OpenFPGA Introduction 
