Verilog implementation of pipeline MIPS
