Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Tue Jun  4 17:32:31 2019
| Host              : daedalus running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku15p-ffva1760
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 250 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.545        0.000                      0                 2842        0.021        0.000                      0                 2842        1.020        0.000                       0                  1209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.563}        3.125           320.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.545        0.000                      0                 2842        0.021        0.000                      0                 2842        1.020        0.000                       0                  1209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.894ns (42.693%)  route 1.200ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 5.418 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.816ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.894     3.968 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[4]
                         net (fo=47, routed)          1.200     5.168    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/A[0]
    DSP48E2_X6Y243       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.609     5.418    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/CLK
    DSP48E2_X6Y243       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.627     6.045    
                         clock uncertainty           -0.035     6.010    
    DSP48E2_X6Y243       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.297     5.713    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.894ns (46.273%)  route 1.038ns (53.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 5.381 - 3.125 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.897ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.816ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.861     3.091    gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y113        RAMB36E2                                     r  gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y113        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.894     3.985 r  gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[4]
                         net (fo=47, routed)          1.038     5.023    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/A[0]
    DSP48E2_X6Y222       DSP_A_B_DATA                                 r  gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.572     5.381    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/CLK
    DSP48E2_X6Y222       DSP_A_B_DATA                                 r  gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.046    
                         clock uncertainty           -0.035     6.011    
    DSP48E2_X6Y222       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.297     5.714    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[3]0/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.899ns (46.340%)  route 1.041ns (53.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 5.381 - 3.125 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.897ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.816ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.861     3.091    gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y113        RAMB36E2                                     r  gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y113        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     3.990 r  gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[6]
                         net (fo=46, routed)          1.041     5.031    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[3]0/A[3]
    DSP48E2_X6Y218       DSP_A_B_DATA                                 r  gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[3]0/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.572     5.381    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[3]0/CLK
    DSP48E2_X6Y218       DSP_A_B_DATA                                 r  gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[3]0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.046    
                         clock uncertainty           -0.035     6.011    
    DSP48E2_X6Y218       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     5.755    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[3]0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.620ns (74.689%)  route 0.549ns (25.311%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 5.358 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.816ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/CLK
    DSP48E2_X6Y243       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y243       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[9])
                                                      0.212     3.286 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.286    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y243       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.359 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.359    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y243       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[8])
                                                      0.609     3.968 f  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     3.968    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_MULTIPLIER.V<8>
    DSP48E2_X6Y243       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.014 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.014    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_M_DATA.V_DATA<8>
    DSP48E2_X6Y243       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     4.585 f  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.585    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y243       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     4.694 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.549     5.243    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4]0_n_97
    SLICE_X75Y598        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.549     5.358    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X75Y598        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4][8]/C
                         clock pessimism              0.627     5.985    
                         clock uncertainty           -0.035     5.950    
    SLICE_X75Y598        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.975    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[4][8]
  -------------------------------------------------------------------
                         required time                          5.975    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[2]/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.899ns (46.508%)  route 1.034ns (53.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 5.379 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.816ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     3.973 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[6]
                         net (fo=46, routed)          1.034     5.007    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[2]/A[12]
    DSP48E2_X6Y237       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[2]/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.570     5.379    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[2]/CLK
    DSP48E2_X6Y237       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[2]/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.044    
                         clock uncertainty           -0.035     6.009    
    DSP48E2_X6Y237       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     5.751    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[2]/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.751    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.901ns (47.050%)  route 1.014ns (52.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 5.377 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.816ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.975 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[5]
                         net (fo=47, routed)          1.014     4.989    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/A[12]
    DSP48E2_X6Y235       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.568     5.377    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/CLK
    DSP48E2_X6Y235       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.042    
                         clock uncertainty           -0.035     6.007    
    DSP48E2_X6Y235       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     5.749    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.749    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.901ns (47.951%)  route 0.978ns (52.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 5.377 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.816ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.975 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[5]
                         net (fo=47, routed)          0.978     4.953    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/A[28]
    DSP48E2_X6Y235       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.568     5.377    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/CLK
    DSP48E2_X6Y235       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.042    
                         clock uncertainty           -0.035     6.007    
    DSP48E2_X6Y235       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.292     5.715    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.715    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.901ns (47.571%)  route 0.993ns (52.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 5.377 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.816ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.975 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[5]
                         net (fo=47, routed)          0.993     4.968    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/A[29]
    DSP48E2_X6Y235       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.568     5.377    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/CLK
    DSP48E2_X6Y235       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.042    
                         clock uncertainty           -0.035     6.007    
    DSP48E2_X6Y235       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.275     5.732    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.901ns (47.222%)  route 1.007ns (52.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.816ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.975 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[5]
                         net (fo=47, routed)          1.007     4.982    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/A[7]
    DSP48E2_X6Y234       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.563     5.372    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/CLK
    DSP48E2_X6Y234       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.037    
                         clock uncertainty           -0.035     6.002    
    DSP48E2_X6Y234       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     5.746    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.901ns (47.773%)  route 0.985ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.897ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.816ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.844     3.074    gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/clk_IBUF_BUFG
    RAMB36_X5Y115        RAMB36E2                                     r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y115        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.975 r  gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/DOUTBDOUT[5]
                         net (fo=47, routed)          0.985     4.960    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/A[5]
    DSP48E2_X6Y234       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    F15                                               0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     3.616 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.616    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.616 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.785    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.809 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.563     5.372    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/CLK
    DSP48E2_X6Y234       DSP_A_B_DATA                                 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.665     6.037    
                         clock uncertainty           -0.035     6.002    
    DSP48E2_X6Y234       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     5.735    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[1]0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.735    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  0.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Net Delay (Source):      1.552ns (routing 0.816ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.897ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.552     2.236    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X74Y553        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y553        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.294 r  gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][7]/Q
                         net (fo=1, routed)           0.067     2.361    gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][7]
    SLICE_X74Y552        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.763     2.993    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X74Y552        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][7]/C
                         clock pessimism             -0.715     2.278    
    SLICE_X74Y552        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.340    gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][7]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.281%)  route 0.130ns (53.719%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      1.554ns (routing 0.816ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.897ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.554     2.238    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X76Y591        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y591        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.298 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3][16]/Q
                         net (fo=1, routed)           0.109     2.407    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3]__0[16]
    SLICE_X77Y590        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     2.430 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff[phi][23]_i_9/O
                         net (fo=1, routed)           0.012     2.442    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff[phi][23]_i_9_n_0
    SLICE_X77Y590        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     2.471 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][23]_i_1/O[0]
                         net (fo=1, routed)           0.009     2.480    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][23]_i_1_n_15
    SLICE_X77Y590        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.833     3.063    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X77Y590        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][16]/C
                         clock pessimism             -0.665     2.399    
    SLICE_X77Y590        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.459    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][16]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 gStubFormatter[0].StubFormatterInstance/stub_out_reg[payload][bend][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/buff_reg[3][payload][bend][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.058ns (51.786%)  route 0.054ns (48.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Net Delay (Source):      1.615ns (routing 0.816ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.897ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.615     2.299    gStubFormatter[0].StubFormatterInstance/clk_IBUF_BUFG
    SLICE_X83Y586        FDRE                                         r  gStubFormatter[0].StubFormatterInstance/stub_out_reg[payload][bend][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y586        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.357 r  gStubFormatter[0].StubFormatterInstance/stub_out_reg[payload][bend][2]/Q
                         net (fo=1, routed)           0.054     2.411    gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][bend][3]__0_0[2]
    SLICE_X83Y587        SRL16E                                       r  gStubFormatter[0].CoordinateCorrectorInstance/buff_reg[3][payload][bend][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.852     3.082    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X83Y587        SRL16E                                       r  gStubFormatter[0].CoordinateCorrectorInstance/buff_reg[3][payload][bend][2]_srl4/CLK
                         clock pessimism             -0.722     2.361    
    SLICE_X83Y587        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     2.389    gStubFormatter[0].CoordinateCorrectorInstance/buff_reg[3][payload][bend][2]_srl4
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Net Delay (Source):      1.552ns (routing 0.816ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.897ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.552     2.236    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X74Y553        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y553        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.295 r  gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][6]/Q
                         net (fo=1, routed)           0.072     2.367    gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][6]
    SLICE_X74Y552        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.763     2.993    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X74Y552        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][6]/C
                         clock pessimism             -0.715     2.278    
    SLICE_X74Y552        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.338    gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][6]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 gStubFormatter[1].StubFormatterInstance/tmp_buff_reg[strip][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].StubFormatterInstance/stub_out_reg[intrinsic][strip][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Net Delay (Source):      1.547ns (routing 0.816ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.897ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.547     2.231    gStubFormatter[1].StubFormatterInstance/clk_IBUF_BUFG
    SLICE_X75Y586        FDRE                                         r  gStubFormatter[1].StubFormatterInstance/tmp_buff_reg[strip][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.289 r  gStubFormatter[1].StubFormatterInstance/tmp_buff_reg[strip][2]/Q
                         net (fo=1, routed)           0.075     2.364    gStubFormatter[1].StubFormatterInstance/tmp_buff_reg[strip_n_0_][2]
    SLICE_X75Y588        FDRE                                         r  gStubFormatter[1].StubFormatterInstance/stub_out_reg[intrinsic][strip][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.756     2.986    gStubFormatter[1].StubFormatterInstance/clk_IBUF_BUFG
    SLICE_X75Y588        FDRE                                         r  gStubFormatter[1].StubFormatterInstance/stub_out_reg[intrinsic][strip][2]/C
                         clock pessimism             -0.713     2.273    
    SLICE_X75Y588        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.335    gStubFormatter[1].StubFormatterInstance/stub_out_reg[intrinsic][strip][2]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.544ns (routing 0.816ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.897ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.544     2.228    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X74Y555        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y555        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.286 r  gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][16]/Q
                         net (fo=1, routed)           0.124     2.410    gStubFormatter[0].CoordinateCorrectorInstance/vector_reg[z][16]
    SLICE_X72Y554        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.749     2.979    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X72Y554        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][16]/C
                         clock pessimism             -0.662     2.317    
    SLICE_X72Y554        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.377    gStubFormatter[0].CoordinateCorrectorInstance/stub_out_reg[payload][z][16]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[0].CoordinateCorrectorInstance/vector_buff_reg[r][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.109ns (57.068%)  route 0.082ns (42.932%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.533ns (routing 0.816ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.897ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.533     2.217    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X75Y564        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y564        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.276 r  gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[1][4]/Q
                         net (fo=1, routed)           0.060     2.336    gStubFormatter[0].CoordinateCorrectorInstance/multiplied_matrix_reg[1]__0[4]
    SLICE_X76Y564        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     2.358 r  gStubFormatter[0].CoordinateCorrectorInstance/vector_buff[r][7]_i_5/O
                         net (fo=1, routed)           0.013     2.371    gStubFormatter[0].CoordinateCorrectorInstance/vector_buff[r][7]_i_5_n_0
    SLICE_X76Y564        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.028     2.399 r  gStubFormatter[0].CoordinateCorrectorInstance/vector_buff_reg[r][7]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.408    gStubFormatter[0].CoordinateCorrectorInstance/p_0_in[4]
    SLICE_X76Y564        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/vector_buff_reg[r][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.746     2.976    gStubFormatter[0].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X76Y564        FDRE                                         r  gStubFormatter[0].CoordinateCorrectorInstance/vector_buff_reg[r][4]/C
                         clock pessimism             -0.662     2.314    
    SLICE_X76Y564        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.374    gStubFormatter[0].CoordinateCorrectorInstance/vector_buff_reg[r][4]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.149%)  route 0.105ns (55.851%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.549ns (routing 0.816ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.897ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.549     2.233    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X76Y583        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y583        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.290 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][21]/Q
                         net (fo=1, routed)           0.095     2.385    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][21]
    SLICE_X75Y583        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     2.411 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]_i_1/O[5]
                         net (fo=1, routed)           0.010     2.421    gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]_i_1_n_10
    SLICE_X75Y583        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.757     2.987    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X75Y583        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][21]/C
                         clock pessimism             -0.662     2.325    
    SLICE_X75Y583        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.385    gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][21]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.127ns (49.225%)  route 0.131ns (50.775%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      1.554ns (routing 0.816ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.897ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.554     2.238    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X76Y591        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y591        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.298 r  gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3][16]/Q
                         net (fo=1, routed)           0.109     2.407    gStubFormatter[1].CoordinateCorrectorInstance/multiplied_matrix_reg[3]__0[16]
    SLICE_X77Y590        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     2.430 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff[phi][23]_i_9/O
                         net (fo=1, routed)           0.012     2.442    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff[phi][23]_i_9_n_0
    SLICE_X77Y590        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.044     2.486 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][23]_i_1/O[1]
                         net (fo=1, routed)           0.010     2.496    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][23]_i_1_n_14
    SLICE_X77Y590        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.833     3.063    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X77Y590        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][17]/C
                         clock pessimism             -0.665     2.399    
    SLICE_X77Y590        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.459    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[phi][17]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.085ns (44.737%)  route 0.105ns (55.263%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.549ns (routing 0.816ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.897ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.491     0.491 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.491 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.660    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.684 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.549     2.233    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X76Y583        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y583        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.291 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][23]/Q
                         net (fo=1, routed)           0.095     2.386    gStubFormatter[1].CoordinateCorrectorInstance/vector_buff_reg[r][23]
    SLICE_X75Y583        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     2.413 r  gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]_i_1/O[7]
                         net (fo=1, routed)           0.010     2.423    gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]_i_1_n_8
    SLICE_X75Y583        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    F15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    clk_IBUF_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.202    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.230 r  clk_IBUF_BUFG_inst/O
    X2Y9 (CLOCK_ROOT)    net (fo=1340, routed)        1.757     2.987    gStubFormatter[1].CoordinateCorrectorInstance/clk_IBUF_BUFG
    SLICE_X75Y583        FDRE                                         r  gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]/C
                         clock pessimism             -0.662     2.325    
    SLICE_X75Y583        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.385    gStubFormatter[1].CoordinateCorrectorInstance/vector_reg[r][23]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y115     gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y116     gStubFormatter[1].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y117     gStubFormatter[1].StubFormatterInstance/gPromClocked[1].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y118     gStubFormatter[1].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y113     gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y112     gStubFormatter[0].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y110     gStubFormatter[0].StubFormatterInstance/gPromClocked[1].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.125       1.770      RAMB36_X5Y111     gStubFormatter[0].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.125       1.835      BUFGCE_HDIO_X1Y6  clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.125       2.061      SLICE_X77Y551     gStubFormatter[0].CoordinateCorrectorInstance/buff_reg[1][payload][phi][0]_srl2/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y111     gStubFormatter[0].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y117     gStubFormatter[1].StubFormatterInstance/gPromClocked[1].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y115     gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y116     gStubFormatter[1].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y118     gStubFormatter[1].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y118     gStubFormatter[1].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y113     gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y112     gStubFormatter[0].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y110     gStubFormatter[0].StubFormatterInstance/gPromClocked[1].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.562       1.020      RAMB36_X5Y115     gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y111     gStubFormatter[0].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y115     gStubFormatter[1].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y117     gStubFormatter[1].StubFormatterInstance/gPromClocked[1].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y118     gStubFormatter[1].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y116     gStubFormatter[1].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y116     gStubFormatter[1].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y118     gStubFormatter[1].StubFormatterInstance/gPromClocked[2].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y113     gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y113     gStubFormatter[0].GetCorrectionMatrixInstance/MatrixLutInstance/ROM_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.563       1.021      RAMB36_X5Y112     gStubFormatter[0].StubFormatterInstance/gPromClocked[0].PosLutInstance0/ROM_reg_bram_0/CLKBWRCLK



