
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Drive_I/Projects/Annamalai/IN_Phipps_peak/Azure/IN-PhippsPeak_FPGA/src/dspba/mdl/ca_interp/../../rtl/ca_interp_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/ca_interp_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">ca_interp</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="ca_interp_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"ca_interp/DUT"</param>
      <param name="simulinkPortData">(((2 DUC_Chan_l1 false ^4 8 0 1) (5 DUC_Chan_l2 false ^4 8 0 1) (3 DUC_Data_l1 false true false true 16 14 4) (6 DUC_Data_l2 false true false true 16 14 4) (1 DUC_Valid_l1 true false false false 1 0 1) (4 DUC_Valid_l2 true false false false 1 0 1)) ((3 DUC_Ant_Data_Out false true false true 16 14 8) (2 DUC_Chan_Out false ^4 8 0 1) (1 DUC_Valid_Out true false false false 1 0 1) (5 summer_cout false ^4 8 0 1) (6 summer_dout false true false true 16 14 4) (4 summer_vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="Summer_DUC">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ca_interp_DUT_Summer_DUC]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 v_1)">[/ca_interp_DUT/inputBlock/(1 DUC_Valid_l1)]</param>
        <param name="(2 c_1)">[/ca_interp_DUT/inputBlock/(2 DUC_Chan_l1)]</param>
        <param name="(3 d_1)">[/ca_interp_DUT/inputBlock/(3 DUC_Data_l1)]</param>
        <param name="(4 v_2)">[/ca_interp_DUT/inputBlock/(4 DUC_Valid_l2)]</param>
        <param name="(5 c_2)">[/ca_interp_DUT/inputBlock/(5 DUC_Chan_l2)]</param>
        <param name="(6 d_2)">[/ca_interp_DUT/inputBlock/(6 DUC_Data_l2)]</param>
        <wire name="(1 cout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 summer_dout)"/>
        <wire name="(5 summer_vout)"/>
        <wire name="(6 summer_cout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <wire name="(1 DUC_Valid_l1)"/>
        <wire name="(2 DUC_Chan_l1)"/>
        <wire name="(3 DUC_Data_l1)"/>
        <wire name="(4 DUC_Valid_l2)"/>
        <wire name="(5 DUC_Chan_l2)"/>
        <wire name="(6 DUC_Data_l2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 DUC_Valid_Out)">[/ca_interp_DUT/Summer_DUC/(2 vout)]</param>
        <param name="(2 DUC_Chan_Out)">[/ca_interp_DUT/Summer_DUC/(1 cout)]</param>
        <param name="(3 DUC_Ant_Data_Out)">[/ca_interp_DUT/Summer_DUC/(3 dout)]</param>
        <param name="(4 summer_vout)">[/ca_interp_DUT/Summer_DUC/(5 summer_vout)]</param>
        <param name="(5 summer_cout)">[/ca_interp_DUT/Summer_DUC/(6 summer_cout)]</param>
        <param name="(6 summer_dout)">[/ca_interp_DUT/Summer_DUC/(4 summer_dout)]</param>
      </block>
      <block name="(pin (1 DUC_Valid_Out))">
        <param name="0">[/ca_interp_DUT/Summer_DUC/(2 vout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (1 DUC_Valid_l1))">
        <param name="0">[/ca_interp_DUT/inputBlock/(1 DUC_Valid_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (2 DUC_Chan_Out))">
        <param name="0">[/ca_interp_DUT/Summer_DUC/(1 cout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 DUC_Chan_l1))">
        <param name="0">[/ca_interp_DUT/inputBlock/(2 DUC_Chan_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (3 DUC_Ant_Data_Out))">
        <param name="0">[/ca_interp_DUT/Summer_DUC/(3 dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 8 (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="(pin (3 DUC_Data_l1))">
        <param name="0">[/ca_interp_DUT/inputBlock/(3 DUC_Data_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="(pin (4 DUC_Valid_l2))">
        <param name="0">[/ca_interp_DUT/inputBlock/(4 DUC_Valid_l2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (4 summer_vout))">
        <param name="0">[/ca_interp_DUT/Summer_DUC/(5 summer_vout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (5 DUC_Chan_l2))">
        <param name="0">[/ca_interp_DUT/inputBlock/(5 DUC_Chan_l2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (5 summer_cout))">
        <param name="0">[/ca_interp_DUT/Summer_DUC/(6 summer_cout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (6 DUC_Data_l2))">
        <param name="0">[/ca_interp_DUT/inputBlock/(6 DUC_Data_l2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="(pin (6 summer_dout))">
        <param name="0">[/ca_interp_DUT/Summer_DUC/(4 summer_dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 2 14)))</param>
      </block>
    </model>
    <model name="ca_interp_DUT_Summer_DUC">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC"</param>
      <param name="simulinkPortData">(((2 c_1 false ^4 8 0 1) (5 c_2 false ^4 8 0 1) (3 d_1 false true false true 16 14 4) (6 d_2 false true false true 16 14 4) (1 v_1 true false false false 1 0 1) (4 v_2 true false false false 1 0 1)) ((1 cout false ^4 8 0 1) (3 dout false true false true 16 14 8) (6 summer_cout false ^4 8 0 1) (4 summer_dout false true false true 16 14 4) (5 summer_vout true false false false 1 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Poly_phase Interp&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 In1)">[/ca_interp_DUT_Summer_DUC/Summer/(1 alt_data1)]</param>
        <param name="(2 In2)">[/ca_interp_DUT_Summer_DUC/Summer/(2 alt_v1)]</param>
        <param name="(3 In3)">[/ca_interp_DUT_Summer_DUC/Summer/(3 alt_c1)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">Version_Output</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"DUC_LINEUP_param.reg_version.mem_offset"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">13</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ca_interp_DUT_Summer_DUC_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_intp_out)">[/ca_interp_DUT_Summer_DUC/"Poly_phase Interp"/(1 q)]</param>
        <param name="(2 din_intp_in)">[/ca_interp_DUT_Summer_DUC/Summer/(1 alt_data1)]</param>
        <param name="(3 vin_intp_out)">[/ca_interp_DUT_Summer_DUC/"Poly_phase Interp"/(2 qv)]</param>
        <param name="(4 cin_intp_in)">[/ca_interp_DUT_Summer_DUC/Summer/(3 alt_c1)]</param>
        <param name="(5 cin_intp_out)">[/ca_interp_DUT_Summer_DUC/"Poly_phase Interp"/(3 qc)]</param>
        <param name="(6 vin_intp_in)">[/ca_interp_DUT_Summer_DUC/Summer/(2 alt_v1)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="Summer">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ca_interp_DUT_Summer_DUC_Summer]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d1)">[/ca_interp_DUT_Summer_DUC/inputBlock/(3 d_1)]</param>
        <param name="(2 v1)">[/ca_interp_DUT_Summer_DUC/inputBlock/(1 v_1)]</param>
        <param name="(3 c1)">[/ca_interp_DUT_Summer_DUC/inputBlock/(2 c_1)]</param>
        <param name="(4 d2)">[/ca_interp_DUT_Summer_DUC/inputBlock/(6 d_2)]</param>
        <param name="(5 v2)">[/ca_interp_DUT_Summer_DUC/inputBlock/(4 v_2)]</param>
        <param name="(6 c2)">[/ca_interp_DUT_Summer_DUC/inputBlock/(5 c_2)]</param>
        <wire name="(1 alt_data1)"/>
        <wire name="(2 alt_v1)"/>
        <wire name="(3 alt_c1)"/>
      </block>
      <block name="TraceAntennaData1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ca_interp_DUT_Summer_DUC_TraceAntennaData1]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/ca_interp_DUT_Summer_DUC/Summer/(1 alt_data1)]</param>
        <param name="(2 ChIn)">[/ca_interp_DUT_Summer_DUC/Summer/(3 alt_c1)]</param>
        <param name="(unknownPort 0)">[/ca_interp_DUT_Summer_DUC/Summer/(2 alt_v1)]</param>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <wire name="(1 v_1)"/>
        <wire name="(2 c_1)"/>
        <wire name="(3 d_1)"/>
        <wire name="(4 v_2)"/>
        <wire name="(5 c_2)"/>
        <wire name="(6 d_2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 cout)">[/ca_interp_DUT_Summer_DUC/Subsystem/(3 cout)]</param>
        <param name="(2 vout)">[/ca_interp_DUT_Summer_DUC/Subsystem/(2 vout)]</param>
        <param name="(3 dout)">[/ca_interp_DUT_Summer_DUC/Subsystem/(1 dout)]</param>
        <param name="(4 summer_dout)">[/ca_interp_DUT_Summer_DUC/Summer/(1 alt_data1)]</param>
        <param name="(5 summer_vout)">[/ca_interp_DUT_Summer_DUC/Summer/(2 alt_v1)]</param>
        <param name="(6 summer_cout)">[/ca_interp_DUT_Summer_DUC/Summer/(3 alt_c1)]</param>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Poly_phase Interp&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Poly_phase Interp"</param>
      <param name="simulinkPortData">(((1 In1 false true false true 16 14 4) (2 In2 true false false false 1 0 1) (3 In3 false ^4 8 0 1)) ((1 q false true false true 16 14 8) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag1&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/inputBlock/(1 In1)]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (4 16 14 0 1 0) (4 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex1&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/scale_HB3_im/scaleWireData]</param>
        <param name="complexPackPortReal">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/scale_HB3_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 0) (8 16 14 0 1 0) (8 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="hb3_im">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 -0x6p-16 0 0x8p-16 0 -0x1.4p-12 0 0x2p-12 0 -0x3.8p-12 0 0x5.4p-12 0 -0x7.ep-12 0 0xB.4p-12 0 -0x1p-8 0 0x1.5cp-8 0 -0x1.dap-8 0 0x2.74p-8 0 -0x3.4p-8 0 0x4.44p-8 0 -0x5.a4p-8 0 0x7.8cp-8 0 -0xA.7p-8 0 0xF.6ap-8 0 -0x1.aa2p-4 0 0x5.14ep-4 0x8p-4 0x5.14ep-4 0 -0x1.aa2p-4 0 0xF.6ap-8 0 -0xA.7p-8 0 0x7.8cp-8 0 -0x5.a4p-8 0 0x4.44p-8 0 -0x3.4p-8 0 0x2.74p-8 0 -0x1.dap-8 0 0x1.5cp-8 0 -0x1p-8 0 0xB.4p-12 0 -0x7.ep-12 0 0x5.4p-12 0 -0x3.8p-12 0 0x2p-12 0 -0x1.4p-12 0 0x8p-16 0 -0x6p-16 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="firInterpFactor">2</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/"Complex to
Real-Imag1"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/inputBlock/(3 In3)]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/inputBlock/(2 In2)]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (8 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Poly_phase Interp/hb3_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 38 29 8) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="hb3_re">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 -0x6p-16 0 0x8p-16 0 -0x1.4p-12 0 0x2p-12 0 -0x3.8p-12 0 0x5.4p-12 0 -0x7.ep-12 0 0xB.4p-12 0 -0x1p-8 0 0x1.5cp-8 0 -0x1.dap-8 0 0x2.74p-8 0 -0x3.4p-8 0 0x4.44p-8 0 -0x5.a4p-8 0 0x7.8cp-8 0 -0xA.7p-8 0 0xF.6ap-8 0 -0x1.aa2p-4 0 0x5.14ep-4 0x8p-4 0x5.14ep-4 0 -0x1.aa2p-4 0 0xF.6ap-8 0 -0xA.7p-8 0 0x7.8cp-8 0 -0x5.a4p-8 0 0x4.44p-8 0 -0x3.4p-8 0 0x2.74p-8 0 -0x1.dap-8 0 0x1.5cp-8 0 -0x1p-8 0 0xB.4p-12 0 -0x7.ep-12 0 0x5.4p-12 0 -0x3.8p-12 0 0x2p-12 0 -0x1.4p-12 0 0x8p-16 0 -0x6p-16 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="firInterpFactor">2</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/"Complex to
Real-Imag1"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/inputBlock/(3 In3)]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/inputBlock/(2 In2)]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (8 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Poly_phase Interp/hb3_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 38 29 8) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 In1)"/>
        <wire name="(2 In2)"/>
        <wire name="(3 In3)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/"Real-Imag to
Complex1"/complexPackWireOut]</param>
        <param name="(2 qv)">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/scale_HB3_re/wireValid]</param>
        <param name="(3 qc)">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/scale_HB3_re/wireChannel]</param>
      </block>
      <block name="scale_HB3_im">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/hb3_im/wireChannel]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/hb3_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/hb3_im/firWireData]</param>
        <param name="scalePortShift">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((8 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (8 1 0 ^4))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Poly_phase Interp/scale_HB3_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 38 29 8) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 8) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 8)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_HB3_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/hb3_re/wireChannel]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/hb3_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/hb3_re/firWireData]</param>
        <param name="scalePortShift">[/"ca_interp_DUT_Summer_DUC_Poly_phase Interp"/Const5/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((8 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (8 1 0 ^4))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Poly_phase Interp/scale_HB3_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 38 29 8) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 8) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 8)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="ca_interp_DUT_Summer_DUC_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">false</param>
      <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Subsystem"</param>
      <param name="simulinkPortData">(((4 cin_intp_in false ^4 8 0 1) (5 cin_intp_out false ^4 8 0 1) (2 din_intp_in false true false true 16 14 4) (1 din_intp_out false true false true 16 14 8) (6 vin_intp_in true false false false 1 0 1) (3 vin_intp_out true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 14 8) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BitExtract1">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/SampleDelay/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Channel_In1_HB_Bypass">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/inputBlock/(2 din_intp_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ca_interp_DUT_Summer_DUC_Subsystem/inputBlock/(4 cin_intp_in)]</param>
        <param name="portValid">[/ca_interp_DUT_Summer_DUC_Subsystem/inputBlock/(6 vin_intp_in)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Subsystem/Channel_In1_HB_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Channel_In_HB_Bypass">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/inputBlock/(1 din_intp_out)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ca_interp_DUT_Summer_DUC_Subsystem/inputBlock/(5 cin_intp_out)]</param>
        <param name="portValid">[/ca_interp_DUT_Summer_DUC_Subsystem/inputBlock/(3 vin_intp_out)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Subsystem/Channel_In_HB_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Channel_out_HC_Bypass">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/Mux/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ca_interp_DUT_Summer_DUC_Subsystem/Mux2/primWireOut]</param>
        <param name="portValid">[/ca_interp_DUT_Summer_DUC_Subsystem/Mux1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (8 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Subsystem/Channel_out_HC_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Constant1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 14)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 16 14 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_In1_HB_Bypass/0]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="Mux">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_In_HB_Bypass/0]</param>
        <param name="1">[/ca_interp_DUT_Summer_DUC_Subsystem/Mux3/vectorConcatWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ca_interp_DUT_Summer_DUC_Subsystem/BitExtract1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (8 16 14 0 1 1) (8 16 14 0 1 1) (8 16 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_In_HB_Bypass/wireValid]</param>
        <param name="1">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_In1_HB_Bypass/wireValid]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ca_interp_DUT_Summer_DUC_Subsystem/BitExtract1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_In_HB_Bypass/wireChannel]</param>
        <param name="1">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_In1_HB_Bypass/wireChannel]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ca_interp_DUT_Summer_DUC_Subsystem/BitExtract1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/Demux/0]</param>
        <param name="1">[/ca_interp_DUT_Summer_DUC_Subsystem/Demux/1]</param>
        <param name="2">[/ca_interp_DUT_Summer_DUC_Subsystem/Demux/2]</param>
        <param name="3">[/ca_interp_DUT_Summer_DUC_Subsystem/Demux/3]</param>
        <param name="4">[/ca_interp_DUT_Summer_DUC_Subsystem/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="5">[/ca_interp_DUT_Summer_DUC_Subsystem/"Real-Imag to
Complex1"/complexPackWireOut]</param>
        <param name="6">[/ca_interp_DUT_Summer_DUC_Subsystem/"Real-Imag to
Complex2"/complexPackWireOut]</param>
        <param name="7">[/ca_interp_DUT_Summer_DUC_Subsystem/"Real-Imag to
Complex3"/complexPackWireOut]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) ^8 (8 16 14 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant1/primWireOut]</param>
        <param name="complexPackPortReal">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex1&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant4/primWireOut]</param>
        <param name="complexPackPortReal">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex2&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant6/primWireOut]</param>
        <param name="complexPackPortReal">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex3&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant8/primWireOut]</param>
        <param name="complexPackPortReal">[/ca_interp_DUT_Summer_DUC_Subsystem/Constant7/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">"Description of what is stored in this field"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">"DUC_LINEUP_param.HB_Bypass"</param>
        <param name="AMMregisterOutType">(typeUFixed 16 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">4</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/RegField/AMMregisterWireData]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din_intp_out)"/>
        <wire name="(2 din_intp_in)"/>
        <wire name="(3 vin_intp_out)"/>
        <wire name="(4 cin_intp_in)"/>
        <wire name="(5 cin_intp_out)"/>
        <wire name="(6 vin_intp_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_out_HC_Bypass/0]</param>
        <param name="(2 vout)">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_out_HC_Bypass/wireValid]</param>
        <param name="(3 cout)">[/ca_interp_DUT_Summer_DUC_Subsystem/Channel_out_HC_Bypass/wireChannel]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ca_interp_DUT_Summer_DUC_Subsystem/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="ca_interp_DUT_Summer_DUC_Summer">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer"</param>
      <param name="simulinkPortData">(((3 c1 false ^4 8 0 1) (6 c2 false ^4 8 0 1) (1 d1 false true false true 16 14 4) (4 d2 false true false true 16 14 4) (2 v1 true false false false 1 0 1) (5 v2 true false false false 1 0 1)) ((3 alt_c1 false ^4 8 0 1) (1 alt_data1 false true false true 16 14 4) (2 alt_v1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Carrier Aggregation and Gain&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 33 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_a1)">[/ca_interp_DUT_Summer_DUC_Summer/"Delay Compensation"/(1 altq1)]</param>
        <param name="(2 vin_a1)">[/ca_interp_DUT_Summer_DUC_Summer/"Delay Compensation"/(2 altv)]</param>
        <param name="(3 cin_a1)">[/ca_interp_DUT_Summer_DUC_Summer/"Delay Compensation"/(3 altc)]</param>
        <param name="(4 din_a2)">[/ca_interp_DUT_Summer_DUC_Summer/"Delay Compensation"/(4 altq2)]</param>
        <wire name="(1 altq)"/>
        <wire name="(2 altv)"/>
        <wire name="(3 altc)"/>
      </block>
      <block name="&quot;Complex to&#xA;Real-Imag1&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/ca_interp_DUT_Summer_DUC_Summer/"Carrier Aggregation and Gain"/(1 altq)]</param>
        <param name="simulinkExtraCacheKeys">((4 33 27 0 1 1) (4 33 27 0 1 0) (4 33 27 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Delay Compensation&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="(1 din_a1)">[/ca_interp_DUT_Summer_DUC_Summer/inputBlock/(1 d1)]</param>
        <param name="(2 vin_a1)">[/ca_interp_DUT_Summer_DUC_Summer/inputBlock/(2 v1)]</param>
        <param name="(3 cin_a1)">[/ca_interp_DUT_Summer_DUC_Summer/inputBlock/(3 c1)]</param>
        <param name="(4 din_a2)">[/ca_interp_DUT_Summer_DUC_Summer/inputBlock/(4 d2)]</param>
        <param name="(5 vin_a2)">[/ca_interp_DUT_Summer_DUC_Summer/inputBlock/(5 v2)]</param>
        <param name="(6 cin_a2)">[/ca_interp_DUT_Summer_DUC_Summer/inputBlock/(6 c2)]</param>
        <wire name="(1 altq1)"/>
        <wire name="(2 altv)"/>
        <wire name="(3 altc)"/>
        <wire name="(4 altq2)"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex1&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ca_interp_DUT_Summer_DUC_Summer/scale_Antenna_Summer3/scaleWireData]</param>
        <param name="complexPackPortReal">[/ca_interp_DUT_Summer_DUC_Summer/scale_Antenna_Summer2/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d1)"/>
        <wire name="(2 v1)"/>
        <wire name="(3 c1)"/>
        <wire name="(4 d2)"/>
        <wire name="(5 v2)"/>
        <wire name="(6 c2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 alt_data1)">[/ca_interp_DUT_Summer_DUC_Summer/"Real-Imag to
Complex1"/complexPackWireOut]</param>
        <param name="(2 alt_v1)">[/ca_interp_DUT_Summer_DUC_Summer/scale_Antenna_Summer2/wireValid]</param>
        <param name="(3 alt_c1)">[/ca_interp_DUT_Summer_DUC_Summer/scale_Antenna_Summer2/wireChannel]</param>
      </block>
      <block name="scale_Antenna_Summer2">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ca_interp_DUT_Summer_DUC_Summer/"Carrier Aggregation and Gain"/(3 altc)]</param>
        <param name="portValid">[/ca_interp_DUT_Summer_DUC_Summer/"Carrier Aggregation and Gain"/(2 altv)]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ca_interp_DUT_Summer_DUC_Summer/"Complex to
Real-Imag1"/complexUnpackWireReal]</param>
        <param name="scalePortShift">[/ca_interp_DUT_Summer_DUC_Summer/Const2/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((4 33 27 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/scale_Antenna_Summer2"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 33 27 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 4)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_Antenna_Summer3">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ca_interp_DUT_Summer_DUC_Summer/"Carrier Aggregation and Gain"/(3 altc)]</param>
        <param name="portValid">[/ca_interp_DUT_Summer_DUC_Summer/"Carrier Aggregation and Gain"/(2 altv)]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ca_interp_DUT_Summer_DUC_Summer/"Complex to
Real-Imag1"/complexUnpackWireImag]</param>
        <param name="scalePortShift">[/ca_interp_DUT_Summer_DUC_Summer/Const3/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((4 33 27 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/scale_Antenna_Summer3"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 33 27 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 4)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 33 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain"</param>
      <param name="simulinkPortData">(((3 cin_a1 false ^4 8 0 1) (1 din_a1 false true false true 16 14 4) (4 din_a2 false true false true 16 14 4) (2 vin_a1 true false false false 1 0 1)) ((3 altc false ^4 8 0 1) (1 altq false true false true 33 27 4) (2 altv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/0]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/1]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (4 16 14 0 1 1) (4 17 14 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/inputBlock/(1 din_a1)]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/inputBlock/(4 din_a2)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/inputBlock/(3 cin_a1)]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/inputBlock/(2 vin_a1)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Mux/vectorConcatWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 33 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 33 27 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 17 14 0 1 1) (1 17 14 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Add/primWireOut]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="Mult">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Demux/0]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/RegField/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 16 13 0 0 0) (1 33 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult1">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Demux/1]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/RegField1/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 16 13 0 0 0) (1 33 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult2">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Demux/2]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/RegField2/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 16 13 0 0 0) (1 33 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult3">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Demux/3]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/RegField3/AMMregisterWireData]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 17 14 0 1 1) (1 16 13 0 0 0) (1 33 27 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Mult/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Mult1/primWireOut]</param>
        <param name="2">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Mult2/primWireOut]</param>
        <param name="3">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Mult3/primWireOut]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 33 27 0 1 1) ^4 (4 33 27 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DUC_Gain_Ant1_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField1">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DUC_Gain_Ant2_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField2">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DUC_Gain_Ant3_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">2</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField3">
        <param name="AMMregisterDesc">"Digital Gain per Antenna"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">15</param>
        <param name="AMMregisterName">DUC_Gain_Ant4_offset</param>
        <param name="AMMregisterOutType">(typeUFixed 3 13)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">3</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 0 0))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="TraceAntennaData1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain_TraceAntennaData1"]</param>
        <param name="simulinkExtraCacheKeys">((4 33 27 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Mux/vectorConcatWireOut]</param>
        <param name="(2 ChIn)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/wireChannel]</param>
        <param name="(unknownPort 0)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/wireValid]</param>
      </block>
      <block name="TraceAntennaData4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain_TraceAntennaData4"]</param>
        <param name="simulinkExtraCacheKeys">((4 17 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/Add/primWireOut]</param>
        <param name="(2 ChIn)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/wireChannel]</param>
        <param name="(unknownPort 0)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelIn/wireValid]</param>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <wire name="(1 din_a1)"/>
        <wire name="(2 vin_a1)"/>
        <wire name="(3 cin_a1)"/>
        <wire name="(4 din_a2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 33 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 altq)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelOut/0]</param>
        <param name="(2 altv)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelOut/wireValid]</param>
        <param name="(3 altc)">[/"ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain"/ChannelOut/wireChannel]</param>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain_TraceAntennaData1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 33 27 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/TraceAntennaData1"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 33 27 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 33 27 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Summer_Carrier Aggregation and Gain_TraceAntennaData4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 17 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/TraceAntennaData4"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 17 14 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 17 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Summer_Delay Compensation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Delay Compensation"</param>
      <param name="simulinkPortData">(((3 cin_a1 false ^4 8 0 1) (6 cin_a2 false ^4 8 0 1) (1 din_a1 false true false true 16 14 4) (4 din_a2 false true false true 16 14 4) (2 vin_a1 true false false false 1 0 1) (5 vin_a2 true false false false 1 0 1)) ((3 altc false ^4 8 0 1) (1 altq1 false true false true 16 14 4) (4 altq2 false true false true 16 14 4) (2 altv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/inputBlock/(1 din_a1)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/inputBlock/(3 cin_a1)]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/inputBlock/(2 vin_a1)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelIn1">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/inputBlock/(4 din_a2)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/inputBlock/(6 cin_a2)]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/inputBlock/(5 vin_a2)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/ChannelIn1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Mem1/(1 Out3)]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Mem2/(1 Out3)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay8/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1))</param>
        <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">255</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter1">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">255</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn1/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mem1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) ^5 (4 16 14 0 1 1))</param>
        <param name="(1 WR_EN)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn/wireValid]</param>
        <param name="(2 data_in)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn/0]</param>
        <param name="(3 &quot;WR-add&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter/primWireOut]</param>
        <param name="(4 &quot;RD-add1&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay/primWireOut]</param>
        <param name="(5 &quot;RD-add2&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay1/primWireOut]</param>
        <param name="(6 &quot;RD-add3&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay2/primWireOut]</param>
        <param name="(7 &quot;RD-add4&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay3/primWireOut]</param>
        <wire name="(1 Out3)"/>
      </block>
      <block name="Mem2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) ^5 (4 16 14 0 1 1))</param>
        <param name="(1 WR_EN)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn1/wireValid]</param>
        <param name="(2 data_in)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn1/0]</param>
        <param name="(3 &quot;WR-add&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="(4 &quot;RD-add1&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay4/primWireOut]</param>
        <param name="(5 &quot;RD-add2&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay5/primWireOut]</param>
        <param name="(6 &quot;RD-add3&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay6/primWireOut]</param>
        <param name="(7 &quot;RD-add4&quot;)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay7/primWireOut]</param>
        <wire name="(1 Out3)"/>
      </block>
      <block name="Or">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn/wireValid]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelIn1/wireValid]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RegField1">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant3_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">7</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField2">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant4_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">8</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField3">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant3_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">11</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField4">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant1_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">5</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField6">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant2_1</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">6</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField7">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant4_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">12</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField8">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant1_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">9</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField9">
        <param name="AMMregisterDesc">"Delay Compensation Value"</param>
        <param name="AMMregisterInitValue">0</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">7</param>
        <param name="AMMregisterName">DUC_Delay_Comp_offset_ant2_2</param>
        <param name="AMMregisterOutType">(typeUFixed 8 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">10</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub4_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay5">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub5_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay6">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub6_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay7">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub7_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay8">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Or/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField4/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField6/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField1/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField2/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub4">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField8/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub4_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub4/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub5">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField9/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub5_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub5/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub6">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField3/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub6_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub6/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub7">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Counter1/primWireOut]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/RegField7/AMMregisterWireData]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub7_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub7/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din_a1)"/>
        <wire name="(2 vin_a1)"/>
        <wire name="(3 cin_a1)"/>
        <wire name="(4 din_a2)"/>
        <wire name="(5 vin_a2)"/>
        <wire name="(6 cin_a2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1))</param>
        <param name="(1 altq1)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelOut/0]</param>
        <param name="(2 altv)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelOut/wireValid]</param>
        <param name="(3 altc)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelOut/wireChannel]</param>
        <param name="(4 altq2)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/ChannelOut/1]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay5 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay5/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay6 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay6/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay7 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay7/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay8 loopPin)">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation"/SampleDelay8/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) ^5 (4 16 14 0 1 1))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/Mem1"</param>
      <param name="simulinkPortData">(((4 "RD-add1" false ^4 8 0 1) (5 "RD-add2" false ^4 8 0 1) (6 "RD-add3" false ^4 8 0 1) (7 "RD-add4" false ^4 8 0 1) (3 "WR-add" false ^4 8 0 1) (1 WR_EN true false false false 1 0 1) (2 data_in false true false true 16 14 4)) ((1 Out3 false true false true 16 14 4)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 16 14 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(2 data_in)]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(4 "RD-add1")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/Demux/0]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem1">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(5 "RD-add2")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/Demux/1]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem2">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(6 "RD-add3")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/Demux/2]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem3">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(7 "RD-add4")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/Demux/3]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Mux">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/DualMem/dualMemWireData2]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/DualMem1/dualMemWireData2]</param>
        <param name="2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/DualMem2/dualMemWireData2]</param>
        <param name="3">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/DualMem3/dualMemWireData2]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) ^4 (4 16 14 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) ^5)</param>
        <wire name="(1 WR_EN)"/>
        <wire name="(2 data_in)"/>
        <wire name="(3 &quot;WR-add&quot;)"/>
        <wire name="(4 &quot;RD-add1&quot;)"/>
        <wire name="(5 &quot;RD-add2&quot;)"/>
        <wire name="(6 &quot;RD-add3&quot;)"/>
        <wire name="(7 &quot;RD-add4&quot;)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1))</param>
        <param name="(1 Out3)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem1"/Mux/vectorConcatWireOut]</param>
      </block>
    </model>
    <model name="&quot;ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) ^5 (4 16 14 0 1 1))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/Mem2"</param>
      <param name="simulinkPortData">(((4 "RD-add1" false ^4 8 0 1) (5 "RD-add2" false ^4 8 0 1) (6 "RD-add3" false ^4 8 0 1) (7 "RD-add4" false ^4 8 0 1) (3 "WR-add" false ^4 8 0 1) (1 WR_EN true false false false 1 0 1) (2 data_in false true false true 16 14 4)) ((1 Out3 false true false true 16 14 4)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 16 14 0 1 1) ^4)</param>
        <param name="vectorSplitPortIn">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(2 data_in)]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(4 "RD-add1")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/Demux/0]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem1">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(5 "RD-add2")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/Demux/1]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem2">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(6 "RD-add3")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/Demux/2]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="DualMem3">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^256)</param>
        <param name="dualMemPortAddr1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(3 "WR-add")]</param>
        <param name="dualMemPortAddr2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(7 "RD-add4")]</param>
        <param name="dualMemPortData1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/Demux/3]</param>
        <param name="dualMemPortWrite1En">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/inputBlock/(1 WR_EN)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Mux">
        <param name="0">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/DualMem/dualMemWireData2]</param>
        <param name="1">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/DualMem1/dualMemWireData2]</param>
        <param name="2">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/DualMem2/dualMemWireData2]</param>
        <param name="3">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/DualMem3/dualMemWireData2]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) ^4 (4 16 14 0 1 1))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 8 0 ^4) ^5)</param>
        <wire name="(1 WR_EN)"/>
        <wire name="(2 data_in)"/>
        <wire name="(3 &quot;WR-add&quot;)"/>
        <wire name="(4 &quot;RD-add1&quot;)"/>
        <wire name="(5 &quot;RD-add2&quot;)"/>
        <wire name="(6 &quot;RD-add3&quot;)"/>
        <wire name="(7 &quot;RD-add4&quot;)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1))</param>
        <param name="(1 Out3)">[/"ca_interp_DUT_Summer_DUC_Summer_Delay Compensation_Mem2"/Mux/vectorConcatWireOut]</param>
      </block>
    </model>
    <model name="ca_interp_DUT_Summer_DUC_TraceAntennaData1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"ca_interp/DUT/Summer_DUC/TraceAntennaData1"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 16 14 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
  </design>

</dsp-builder>