{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460590364960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460590364963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 19:32:44 2016 " "Processing started: Wed Apr 13 19:32:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460590364963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460590364963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460590364964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460590365890 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 SoCKit_top.v(585) " "Verilog HDL Expression warning at SoCKit_top.v(585): truncated literal to match 20 bits" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 585 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460590366194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Top " "Found entity 1: SoCKit_Top" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3/synthesis/lab3.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "lab3/synthesis/submodules/lab3_irq_mapper.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366311 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_xbar_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_xbar_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_xbar_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_xbar_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460590366385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460590366386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_id_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_id_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366387 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_id_router " "Found entity 2: lab3_mm_interconnect_0_id_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460590366396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460590366396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_addr_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_addr_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366397 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_addr_router " "Found entity 2: lab3_mm_interconnect_0_addr_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED " "Found entity 1: VGA_LED" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED_Emulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED_Emulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED_Emulator " "Found entity 1: VGA_LED_Emulator" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/c_A.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/c_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_A " "Found entity 1: c_A" {  } { { "lab3/synthesis/submodules/c_A.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/c_G.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/c_G.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_G " "Found entity 1: c_G" {  } { { "lab3/synthesis/submodules/c_G.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_G.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/c_Z.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/c_Z.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_z " "Found entity 1: c_z" {  } { { "lab3/synthesis/submodules/c_Z.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_Z.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/n_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/n_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_0 " "Found entity 1: n_0" {  } { { "lab3/synthesis/submodules/n_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/n_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/n_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_2 " "Found entity 1: n_2" {  } { { "lab3/synthesis/submodules/n_2.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/n_9.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/n_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_9 " "Found entity 1: n_9" {  } { { "lab3/synthesis/submodules/n_9.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0 " "Found entity 1: lab3_master_0" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_p2b_adapter " "Found entity 1: lab3_master_0_p2b_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_b2p_adapter " "Found entity 1: lab3_master_0_b2p_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_timing_adt " "Found entity 1: lab3_master_0_timing_adt" {  } { { "lab3/synthesis/submodules/lab3_master_0_timing_adt.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366660 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366660 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "lab3/synthesis/submodules/altera_pli_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0 " "Found entity 1: lab3_hps_0" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io " "Found entity 1: lab3_hps_0_hps_io" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590366995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590366995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io_border " "Found entity 1: lab3_hps_0_hps_io_border" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_fpga_interfaces " "Found entity 1: lab3_hps_0_fpga_interfaces" {  } { { "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_0.v 1 1 " "Found 1 design units, including 1 entities, in source file n_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_0 " "Found entity 1: n_0" {  } { { "n_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/n_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_2.v 1 1 " "Found 1 design units, including 1 entities, in source file n_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_2 " "Found entity 1: n_2" {  } { { "n_2.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/n_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367110 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c_z.v " "Can't analyze file -- file c_z.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1460590367113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_A.v 1 1 " "Found 1 design units, including 1 entities, in source file c_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_A " "Found entity 1: c_A" {  } { { "c_A.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/c_A.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_G.v 1 1 " "Found 1 design units, including 1 entities, in source file c_G.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_G " "Found entity 1: c_G" {  } { { "c_G.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/c_G.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590367133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590367133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590367134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590367134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Top " "Elaborating entity \"SoCKit_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460590367532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SoCKit_top.v(586) " "Verilog HDL assignment warning at SoCKit_top.v(586): truncated value with size 32 to match size of target (20)" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590367536 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n SoCKit_top.v(403) " "Output port \"HSMC_CLKOUT_n\" at SoCKit_top.v(403) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p SoCKit_top.v(404) " "Output port \"HSMC_CLKOUT_p\" at SoCKit_top.v(404) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKit_top.v(304) " "Output port \"AUD_DACDAT\" at SoCKit_top.v(304) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKit_top.v(306) " "Output port \"AUD_I2C_SCLK\" at SoCKit_top.v(306) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKit_top.v(308) " "Output port \"AUD_MUTE\" at SoCKit_top.v(308) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 308 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKit_top.v(309) " "Output port \"AUD_XCK\" at SoCKit_top.v(309) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL SoCKit_top.v(332) " "Output port \"FAN_CTRL\" at SoCKit_top.v(332) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLK_OUT0 SoCKit_top.v(406) " "Output port \"HSMC_CLK_OUT0\" at SoCKit_top.v(406) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367539 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_top.v(415) " "Output port \"HSMC_SCL\" at SoCKit_top.v(415) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367540 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_top.v(450) " "Output port \"TEMP_CS_n\" at SoCKit_top.v(450) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 450 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367540 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_top.v(451) " "Output port \"TEMP_DIN\" at SoCKit_top.v(451) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 451 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367540 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_top.v(453) " "Output port \"TEMP_SCLK\" at SoCKit_top.v(453) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 453 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367540 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_top.v(458) " "Output port \"USB_EMPTY\" at SoCKit_top.v(458) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 458 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367540 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_top.v(459) " "Output port \"USB_FULL\" at SoCKit_top.v(459) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 459 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367540 "|SoCKit_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "SoCKit_top.v" "u0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/SoCKit_top.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0 lab3:u0\|lab3_hps_0:hps_0 " "Elaborating entity \"lab3_hps_0\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\"" {  } { { "lab3/synthesis/lab3.v" "hps_0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/lab3.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_fpga_interfaces lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"lab3_hps_0_fpga_interfaces\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "fpga_interfaces" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_hps_io lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io " "Elaborating entity \"lab3_hps_0_hps_io\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "hps_io" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_hps_io_border lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border " "Elaborating entity \"lab3_hps_0_hps_io_border\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "border" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460590367918 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590367919 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590367934 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1460590367938 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368022 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1460590368031 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590368032 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1460590368047 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590368048 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/user3/spring16/sl3881/Downloads/show_VGA/qsys/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1460590368151 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/user3/spring16/sl3881/Downloads/show_VGA/qsys/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1460590368152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460590368188 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460590368189 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368206 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590368225 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590368225 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590368225 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460590368226 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368659 ""}  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590368659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590368754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590368754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590368819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590369177 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1460590369179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590369203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590369282 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590369282 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590369283 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590369283 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590369283 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590369283 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0 lab3:u0\|lab3_master_0:master_0 " "Elaborating entity \"lab3_master_0\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\"" {  } { { "lab3/synthesis/lab3.v" "master_0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/lab3.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590370221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370221 ""}  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590370221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590370351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370351 ""}  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590370351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370395 ""}  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590370395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_timing_adt lab3:u0\|lab3_master_0:master_0\|lab3_master_0_timing_adt:timing_adt " "Elaborating entity \"lab3_master_0_timing_adt\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_timing_adt:timing_adt\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "timing_adt" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "fifo" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "b2p" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "p2b" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "transacto" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_b2p_adapter lab3:u0\|lab3_master_0:master_0\|lab3_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"lab3_master_0_b2p_adapter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_b2p_adapter:b2p_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "b2p_adapter" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lab3_master_0_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at lab3_master_0_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460590370758 "|SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 lab3_master_0_b2p_adapter.v(40) " "Verilog HDL assignment warning at lab3_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370758 "|SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_p2b_adapter lab3:u0\|lab3_master_0:master_0\|lab3_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"lab3_master_0_p2b_adapter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_p2b_adapter:p2b_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "p2b_adapter" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "rst_controller" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_master_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED lab3:u0\|VGA_LED:show_vga_0 " "Elaborating entity \"VGA_LED\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\"" {  } { { "lab3/synthesis/lab3.v" "show_vga_0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/lab3.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED_Emulator lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator " "Elaborating entity \"VGA_LED_Emulator\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "led_emulator" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(116) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(116): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370869 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(117) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370870 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(118) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(118): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370870 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(119) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(119): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370871 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(120) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370871 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(121) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(121): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370872 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(127) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(127): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370873 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(128) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(128): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370873 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(129) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(129): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370874 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(130) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(130): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370874 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(131) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(131): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370875 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_LED_Emulator.sv(132) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(132): truncated value with size 32 to match size of target (8)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590370875 "|SoCKit_Top|lab3:u0|VGA_LED:show_vga_0|VGA_LED_Emulator:led_emulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_0 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1 " "Elaborating entity \"n_0\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "num1" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590370926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/n_0.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/n_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/0.mif " "Parameter \"init_file\" = \"./mif/0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371085 ""}  } { { "lab3/synthesis/submodules/n_0.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590371085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kn1 " "Found entity 1: altsyncram_6kn1" {  } { { "db/altsyncram_6kn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_6kn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590371192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590371192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6kn1 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component\|altsyncram_6kn1:auto_generated " "Elaborating entity \"altsyncram_6kn1\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_0:num1\|altsyncram:altsyncram_component\|altsyncram_6kn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371195 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 256 0 1 1 " "1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "79 " "Memory Initialization File Address 79 is not initialized" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/0.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/0.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1460590371208 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/0.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/0.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590371208 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 256 1 1 " "1 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "95 " "Memory Initialization File address 95 is reinitialized" {  } { { "" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/" 102 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1460590371208 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/0.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/0.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590371208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_2 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2 " "Elaborating entity \"n_2\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "num2" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/n_2.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/n_2.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/2.mif " "Parameter \"init_file\" = \"./mif/2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371380 ""}  } { { "lab3/synthesis/submodules/n_2.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590371380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8kn1 " "Found entity 1: altsyncram_8kn1" {  } { { "db/altsyncram_8kn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_8kn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590371487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590371487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8kn1 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component\|altsyncram_8kn1:auto_generated " "Elaborating entity \"altsyncram_8kn1\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_2:num2\|altsyncram:altsyncram_component\|altsyncram_8kn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371490 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 256 0 1 1 " "1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "79 " "Memory Initialization File Address 79 is not initialized" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/2.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/2.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1460590371499 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/2.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/2.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590371499 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 256 1 1 " "1 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "95 " "Memory Initialization File address 95 is reinitialized" {  } { { "" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/" 102 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1460590371499 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/2.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/2.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590371499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_A lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4 " "Elaborating entity \"c_A\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "num4" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371606 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371661 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371661 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371661 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371661 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371662 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371663 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1460590371664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/c_A.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/c_A.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590371698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/A(2).mif " "Parameter \"init_file\" = \"./mif/A(2).mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371699 ""}  } { { "lab3/synthesis/submodules/c_A.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_A.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590371699 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 669 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371805 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 672 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371805 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 675 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371805 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 678 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371805 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 681 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371805 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 684 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371805 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 687 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 690 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 693 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 696 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 699 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 705 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371806 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 708 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 711 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 714 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 717 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 720 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 723 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 726 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 729 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371807 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 732 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371808 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 735 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371808 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ./mif/A(2).mif and the valid value list is UNUSED\|./mif/A(2).mif" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 738 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1460590371808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpn1 " "Found entity 1: altsyncram_qpn1" {  } { { "db/altsyncram_qpn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_qpn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590371809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590371809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpn1 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component\|altsyncram_qpn1:auto_generated " "Elaborating entity \"altsyncram_qpn1\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_A:num4\|altsyncram:altsyncram_component\|altsyncram_qpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371812 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 256 0 1 1 " "1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "79 " "Memory Initialization File Address 79 is not initialized" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/A(2).mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/A(2).mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1460590371821 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/A(2).mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/A(2).mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590371821 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 256 1 1 " "1 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "95 " "Memory Initialization File address 95 is reinitialized" {  } { { "" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/" 102 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1460590371822 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/A(2).mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/A(2).mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590371822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_G lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5 " "Elaborating entity \"c_G\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "num5" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/c_G.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_G.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/c_G.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_G.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/G.mif " "Parameter \"init_file\" = \"./mif/G.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590371994 ""}  } { { "lab3/synthesis/submodules/c_G.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/c_G.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590371994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tln1 " "Found entity 1: altsyncram_tln1" {  } { { "db/altsyncram_tln1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_tln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590372102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590372102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tln1 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component\|altsyncram_tln1:auto_generated " "Elaborating entity \"altsyncram_tln1\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|c_G:num5\|altsyncram:altsyncram_component\|altsyncram_tln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_9 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6 " "Elaborating entity \"n_9\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "num6" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/n_9.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_9.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/n_9.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_9.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460590372287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/9.mif " "Parameter \"init_file\" = \"./mif/9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372288 ""}  } { { "lab3/synthesis/submodules/n_9.v" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/n_9.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460590372288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fkn1 " "Found entity 1: altsyncram_fkn1" {  } { { "db/altsyncram_fkn1.tdf" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/db/altsyncram_fkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460590372392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460590372392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fkn1 lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component\|altsyncram_fkn1:auto_generated " "Elaborating entity \"altsyncram_fkn1\" for hierarchy \"lab3:u0\|VGA_LED:show_vga_0\|VGA_LED_Emulator:led_emulator\|n_9:num6\|altsyncram:altsyncram_component\|altsyncram_fkn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372395 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 256 0 1 1 " "1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "79 " "Memory Initialization File Address 79 is not initialized" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/9.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/9.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1460590372404 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/9.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/9.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590372404 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 256 1 1 " "1 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "95 " "Memory Initialization File address 95 is reinitialized" {  } { { "" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/" 102 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1460590372405 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/9.mif" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/mif/9.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1460590372405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab3/synthesis/lab3.v" "mm_interconnect_0" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/lab3.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:show_vga_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:show_vga_0_avalon_slave_0_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "show_vga_0_avalon_slave_0_translator" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "master_0_master_translator_avalon_universal_master_0_agent" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590372961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "show_vga_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_addr_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"lab3_mm_interconnect_0_addr_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "addr_router" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_addr_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_id_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router " "Elaborating entity \"lab3_mm_interconnect_0_id_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "id_router" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_id_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_id_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "burst_adapter" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(153) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(153): truncated value with size 4 to match size of target (2)" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590373313 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(257) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(257): truncated value with size 34 to match size of target (32)" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460590373314 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_xbar_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_xbar_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_xbar_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_xbar_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "width_adapter" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460590373599 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460590373599 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "width_adapter_001" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373692 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460590373724 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460590373724 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "lab3/synthesis/lab3.v" "irq_mapper" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/lab3.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373797 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "num3 c_Z " "Node instance \"num3\" instantiates undefined entity \"c_Z\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "num3" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460590373823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  124 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 124 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460590374471 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 19:32:54 2016 " "Processing ended: Wed Apr 13 19:32:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460590374471 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460590374471 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460590374471 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460590374471 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 124 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 124 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460590375172 ""}
