/*
  Register definitions for slave core: Control and status register for the MLVDS trigger

  * File           : wb_slave_trigger_regs.h
  * Author         : auto-generated by wbgen2 from wb_trigger.wb
  * Created        : Thu Jan 28 16:38:34 2016
  * Standard       : ANSI C

    THIS FILE WAS GENERATED BY wbgen2 FROM SOURCE FILE wb_trigger.wb
    DO NOT HAND-EDIT UNLESS IT'S ABSOLUTELY NECESSARY!

*/

#ifndef __WBGEN2_REGDEFS_WB_TRIGGER_WB
#define __WBGEN2_REGDEFS_WB_TRIGGER_WB

#include <inttypes.h>

#if defined( __GNUC__)
#define PACKED __attribute__ ((packed))
#else
#error "Unsupported compiler?"
#endif

#ifndef __WBGEN2_MACROS_DEFINED__
#define __WBGEN2_MACROS_DEFINED__
#define WBGEN2_GEN_MASK(offset, size) (((1<<(size))-1) << (offset))
#define WBGEN2_GEN_WRITE(value, offset, size) (((value) & ((1<<(size))-1)) << (offset))
#define WBGEN2_GEN_READ(reg, offset, size) (((reg) >> (offset)) & ((1<<(size))-1))
#define WBGEN2_SIGN_EXTEND(value, bits) (((value) & (1<<bits) ? ~((1<<(bits))-1): 0 ) | (value))
#endif


/* definitions for register: Receiver Ports - Lengths 0 to 3 */

/* definitions for field: Length Input - Bus 0 to 3 in reg: Receiver Ports - Lengths 0 to 3 */
#define WB_TRIG_RCV_LEN_0_3_MASK              WBGEN2_GEN_MASK(0, 32)
#define WB_TRIG_RCV_LEN_0_3_SHIFT             0
#define WB_TRIG_RCV_LEN_0_3_W(value)          WBGEN2_GEN_WRITE(value, 0, 32)
#define WB_TRIG_RCV_LEN_0_3_R(reg)            WBGEN2_GEN_READ(reg, 0, 32)

/* definitions for register: Receiver Ports - Lengths 4 to 7 */

/* definitions for field: Length Input - Bus 4 to 7 in reg: Receiver Ports - Lengths 4 to 7 */
#define WB_TRIG_RCV_LEN_4_7_MASK              WBGEN2_GEN_MASK(0, 32)
#define WB_TRIG_RCV_LEN_4_7_SHIFT             0
#define WB_TRIG_RCV_LEN_4_7_W(value)          WBGEN2_GEN_WRITE(value, 0, 32)
#define WB_TRIG_RCV_LEN_4_7_R(reg)            WBGEN2_GEN_READ(reg, 0, 32)

/* definitions for register: Transmitter Ports - Lengths 0 to 3 */

/* definitions for field: Transmitter Pulse Length - Bus 0 to 3 in reg: Transmitter Ports - Lengths 0 to 3 */
#define WB_TRIG_TRANSM_LEN_0_3_MASK           WBGEN2_GEN_MASK(0, 32)
#define WB_TRIG_TRANSM_LEN_0_3_SHIFT          0
#define WB_TRIG_TRANSM_LEN_0_3_W(value)       WBGEN2_GEN_WRITE(value, 0, 32)
#define WB_TRIG_TRANSM_LEN_0_3_R(reg)         WBGEN2_GEN_READ(reg, 0, 32)

/* definitions for register: Transmitter Ports - Lengths 4 to 7 */

/* definitions for field: Transmitter Pulse Length - Bus 4 to 7 in reg: Transmitter Ports - Lengths 4 to 7 */
#define WB_TRIG_TRANSM_LEN_4_7_MASK           WBGEN2_GEN_MASK(0, 32)
#define WB_TRIG_TRANSM_LEN_4_7_SHIFT          0
#define WB_TRIG_TRANSM_LEN_4_7_W(value)       WBGEN2_GEN_WRITE(value, 0, 32)
#define WB_TRIG_TRANSM_LEN_4_7_R(reg)         WBGEN2_GEN_READ(reg, 0, 32)

/* definitions for register: Trigger control */

/* definitions for field: DIR in reg: Trigger control */
#define WB_TRIG_TRIGGER_DIR_MASK              WBGEN2_GEN_MASK(0, 8)
#define WB_TRIG_TRIGGER_DIR_SHIFT             0
#define WB_TRIG_TRIGGER_DIR_W(value)          WBGEN2_GEN_WRITE(value, 0, 8)
#define WB_TRIG_TRIGGER_DIR_R(reg)            WBGEN2_GEN_READ(reg, 0, 8)

/* definitions for field: Termination Control in reg: Trigger control */
#define WB_TRIG_TRIGGER_TERM_MASK             WBGEN2_GEN_MASK(8, 8)
#define WB_TRIG_TRIGGER_TERM_SHIFT            8
#define WB_TRIG_TRIGGER_TERM_W(value)         WBGEN2_GEN_WRITE(value, 8, 8)
#define WB_TRIG_TRIGGER_TERM_R(reg)           WBGEN2_GEN_READ(reg, 8, 8)

/* definitions for field: Trigger Value in reg: Trigger control */
#define WB_TRIG_TRIGGER_TRIG_VAL_MASK         WBGEN2_GEN_MASK(16, 8)
#define WB_TRIG_TRIGGER_TRIG_VAL_SHIFT        16
#define WB_TRIG_TRIGGER_TRIG_VAL_W(value)     WBGEN2_GEN_WRITE(value, 16, 8)
#define WB_TRIG_TRIGGER_TRIG_VAL_R(reg)       WBGEN2_GEN_READ(reg, 16, 8)
/* [0x0]: REG Receiver Ports - Lengths 0 to 3 */
#define WB_TRIG_REG_RCV_LEN 0x00000000
/* [0x4]: REG Receiver Ports - Lengths 4 to 7 */
#define WB_TRIG_REG_RCV_LEN 0x00000004
/* [0x8]: REG Transmitter Ports - Lengths 0 to 3 */
#define WB_TRIG_REG_TRANSM_LEN 0x00000008
/* [0xc]: REG Transmitter Ports - Lengths 4 to 7 */
#define WB_TRIG_REG_TRANSM_LEN 0x0000000c
/* [0x10]: REG Trigger control */
#define WB_TRIG_REG_TRIGGER 0x00000010
#endif
