xst -intstyle ise -ifn "C:/Users/fjsda/Studying/FPGA/FullAddSub/ADDSUB.xst" -ofn "C:/Users/fjsda/Studying/FPGA/FullAddSub/ADDSUB.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ADDSUB.ucf -p xc6slx9-tqg144-2 ADDSUB.ngc ADDSUB.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ADDSUB_map.ncd ADDSUB.ngd ADDSUB.pcf 
par -w -intstyle ise -ol high -mt off ADDSUB_map.ncd ADDSUB.ncd ADDSUB.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ADDSUB.twx ADDSUB.ncd -o ADDSUB.twr ADDSUB.pcf -ucf ADDSUB.ucf 
bitgen -intstyle ise -f ADDSUB.ut ADDSUB.ncd 
