verilog work "regfile.v"
verilog work "PC.v"
verilog work "MEM_WBstage.v"
verilog work "imemory.v"
verilog work "ID_EXEstage.v"
verilog work "EXE_MEMstage.v"
verilog work "dmemory.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_regfile_5stage.v"
verilog work "test_bench_5_stage_pipeline.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
