#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 11:05:13 2022
ADS Parser
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Customize IP 'E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.idf' ...
C: Flow-2008: IP file modified: "E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.idf". 
ADS Parser
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
C: Flow-2008: IP file modified: "E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.idf". 
ADS Parser
Compiling architecture definition.
IP Compiler exited.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Thu Jul 28 11:05:28 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (173.8%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.167s wall, 0.078s user + 0.078s system = 0.156s CPU (93.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (343.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.023s wall, 0.016s user + 0.000s system = 0.016s CPU (66.7%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.087s wall, 0.078s user + 0.016s system = 0.094s CPU (107.3%)

Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (57.8%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.109 sec
Current time: Thu Jul 28 11:05:30 2022
Action compile: Peak memory pool usage is 91,181,056 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 11:05:30 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.036s wall, 0.031s user + 0.000s system = 0.031s CPU (86.0%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.108s wall, 0.094s user + 0.016s system = 0.109s CPU (101.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.346s wall, 0.234s user + 0.125s system = 0.359s CPU (103.9%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (95.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.323s wall, 0.297s user + 0.016s system = 0.313s CPU (96.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.051s wall, 0.063s user + 0.000s system = 0.063s CPU (123.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (64.3%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                    47 uses
GTP_DFF_CE                   65 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     11 uses
GTP_LUT5                     24 uses
GTP_LUT6                     45 uses
GTP_LUT6CARRY                40 uses
GTP_LUT6D                    22 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 150 of 66600 (0.23%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 150
Total Registers: 131 of 133200 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 9
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), CP(~nt_rst_n)                      : 54
      CLK(clk_50m), C(~nt_rst_n)                   : 47
      CLK(clk_50m), P(~nt_rst_n)                   : 7
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.N72)           : 4
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N72)  : 3
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.N72)  : 1
  CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)     : 6
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 9
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)   : 8
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)   : 1
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N70)      : 10
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)       : 11
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)    : 16
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)         : 18
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 17
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 1


Number of DFF:CE Signals : 7
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 1
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 131

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 128

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    131           0  {sys_pll_m0/u_gpll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            201
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            201
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            131
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       4.742         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.235 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.235         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       0.861         nt_rst_n         
                                                                                   N4/I (GTP_INV)   
                                   td                    0.000       0.861 r       N4/Z (GTP_INV)   
                                   net (fanout=128)      1.633       2.494         N4               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   2.494         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.523%), Route: 1.633ns(65.477%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.250 sec
Current time: Thu Jul 28 11:05:38 2022
Action synthesize: Peak memory pool usage is 284,438,528 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 11:05:38 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 131      | 133200        | 1                   
| LUT                   | 150      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 1        | 32            | 4                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.859 sec
Current time: Thu Jul 28 11:05:46 2022
Action dev_map: Peak memory pool usage is 296,083,456 bytes
Process "Device Map" done.
Process exit normally.


Process "Compile" started.
Current time: Thu Jul 28 11:08:39 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (79.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (173.7%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.171s wall, 0.125s user + 0.047s system = 0.172s CPU (100.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.024s wall, 0.031s user + 0.000s system = 0.031s CPU (131.4%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.091s wall, 0.063s user + 0.031s system = 0.094s CPU (103.1%)

Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.029s wall, 0.016s user + 0.000s system = 0.016s CPU (53.9%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Thu Jul 28 11:08:40 2022
Action compile: Peak memory pool usage is 91,320,320 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 11:08:40 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.036s wall, 0.031s user + 0.000s system = 0.031s CPU (86.6%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.109s wall, 0.094s user + 0.016s system = 0.109s CPU (100.5%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.337s wall, 0.281s user + 0.063s system = 0.344s CPU (102.1%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (97.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.322s wall, 0.297s user + 0.031s system = 0.328s CPU (102.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.051s wall, 0.047s user + 0.000s system = 0.047s CPU (91.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (64.7%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                    47 uses
GTP_DFF_CE                   65 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     11 uses
GTP_LUT5                     24 uses
GTP_LUT6                     45 uses
GTP_LUT6CARRY                40 uses
GTP_LUT6D                    22 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 150 of 66600 (0.23%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 150
Total Registers: 131 of 133200 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 9
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), CP(~nt_rst_n)                      : 54
      CLK(clk_50m), C(~nt_rst_n)                   : 47
      CLK(clk_50m), P(~nt_rst_n)                   : 7
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.N72)           : 4
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N72)  : 3
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.N72)  : 1
  CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)     : 6
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 9
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)   : 8
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)   : 1
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N70)      : 10
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)       : 11
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)    : 16
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)         : 18
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 17
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 1


Number of DFF:CE Signals : 7
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 1
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 131

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 128

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    131           0  {sys_pll_m0/u_gpll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            201
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            201
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            131
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       4.742         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.235 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.235         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       0.861         nt_rst_n         
                                                                                   N4/I (GTP_INV)   
                                   td                    0.000       0.861 r       N4/Z (GTP_INV)   
                                   net (fanout=128)      1.633       2.494         N4               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   2.494         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.523%), Route: 1.633ns(65.477%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.359 sec
Current time: Thu Jul 28 11:08:48 2022
Action synthesize: Peak memory pool usage is 284,065,792 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 11:08:49 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 131      | 133200        | 1                   
| LUT                   | 150      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 1        | 32            | 4                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.813 sec
Current time: Thu Jul 28 11:08:57 2022
Action dev_map: Peak memory pool usage is 296,267,776 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 11:08:58 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_scl_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_sda_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_in_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12
C: ConstraintEditor-2011: vout_clk_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[0]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[1]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[2]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[3]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[4]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[5]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[6]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[7]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[8]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[9]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[10]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[11]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[12]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[13]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[14]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[15]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[16]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[17]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[18]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[19]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[20]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[21]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[22]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[23]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_de_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_hs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_vs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212


Placement started.
Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_576.
Pre global placement takes 3.56 sec.

Global placement started.
Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 2341.
Global placement takes 0.27 sec.

Post global placement started.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_576.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
IO placement started.
IO placement takes 0.03 sec.

I: LUT6D pack result: There are 86 LUT6 in collection, pack success:4
Macro cell placement started.
Wirelength after Macro cell placement is 2344.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 2369.
I: LUT6D pack result: There are 78 LUT6 in collection, pack success:0
Post global placement takes 0.42 sec.

Legalization started.
Wirelength after legalization is 2572.
Legalization takes 0.03 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17211.
Wirelength after replication placement is 2572.
Legalized cost 17211.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2575.
Timing-driven detailed placement takes 0.25 sec.

Worst slack is 17645, TNS after placement is 0.
Placement done.
Total placement takes 5.03 sec.
Finished placement. (CPU time elapsed 0h:00m:05s)

Routing started.
Building routing graph takes 4.66 sec.
Worst slack is 17645, TNS before global route is 0.
Processing design graph takes 0.97 sec.
Total memory for routing:
	216.037284 M.
Total nets for routing : 452.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 4 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 4 at the end of iteration 43.
Unrouted nets 4 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 4 at the end of iteration 49.
Global Routing step 1 processed 85 nets, it takes 0.05 sec.
Unrouted nets 112 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 77 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 166 nets, it takes 0.88 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 12 at the end of iteration 0.
Unrouted nets 11 at the end of iteration 1.
Unrouted nets 8 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 4 processed 32 nets, it takes 0.09 sec.
Global routing takes 1.31 sec.
Total 484 subnets.
    forward max bucket size 112 , backward 175.
        Unrouted nets 48 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 75.
        Unrouted nets 35 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 16.
        Unrouted nets 23 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 13.
        Unrouted nets 8 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 5 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 16.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 7.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 73 , backward 12.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.08 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.03 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.42 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used srb routing arc is 2159.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 8.84 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 27       | 11675         | 1                   
|   FF                        | 71       | 93400         | 1                   
|   LUT                       | 86       | 46700         | 1                   
|   LUT-FF pairs              | 62       | 46700         | 1                   
| Use of CLMS                 | 22       | 4975          | 1                   
|   FF                        | 60       | 39800         | 1                   
|   LUT                       | 60       | 19900         | 1                   
|   LUT-FF pairs              | 44       | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 0        | 155           | 0                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 25       | 10550         | 1                   
| Use of HCKB                 | 2        | 96            | 3                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 0        | 1             | 0                   
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 1        | 32            | 4                   
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:15s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 28.000 sec
Action pnr: CPU time elapsed is 25.344 sec
Current time: Thu Jul 28 11:09:25 2022
Action pnr: Peak memory pool usage is 986,521,600 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:15s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 11:09:27 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 11:09:39 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     91          29  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     351.370 MHz         20.000          2.846         17.154
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.154       0.000              0            515
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.152       0.000              0            515
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             91
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.248       0.000              0            515
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.100       0.000              0            515
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             91
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.477       4.095         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_27_655/Q3                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.252       4.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_27_642/Y2                    td                    0.229       4.779 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.556       5.335         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
 CLMS_27_631/Y0                    td                    0.074       5.409 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.422       5.831         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
 CLMA_27_642/Y0                    td                    0.074       5.905 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.252       6.157         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_27_637/CECO                  td                    0.136       6.293 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.293         _N32             
 CLMS_27_643/CECO                  td                    0.136       6.429 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.429         _N31             
 CLMS_27_649/CECO                  td                    0.136       6.565 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.565         _N30             
 CLMS_27_655/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.565         Logic Levels: 6  
                                                                                   Logic: 0.988ns(40.000%), Route: 1.482ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.407      23.485         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.226      23.719                          

 Data required time                                                 23.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.719                          
 Data arrival time                                                   6.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.154                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.492
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.487       4.105         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.203       4.308 r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.652       4.960         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.329       5.289 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.590       5.879         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.074       5.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.386       6.339         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.606ns(27.126%), Route: 1.628ns(72.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.414      23.492         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.903                          
 clock uncertainty                                      -0.150      23.753                          

 Setup time                                             -0.226      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.188                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.492
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.487       4.105         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.203       4.308 r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.652       4.960         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.329       5.289 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.590       5.879         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.074       5.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.386       6.339         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.606ns(27.126%), Route: 1.628ns(72.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.414      23.492         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.903                          
 clock uncertainty                                      -0.150      23.753                          

 Setup time                                             -0.226      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.188                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.414       3.492         _N65             
 CLMA_33_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_33_612/CR0                   tco                   0.173       3.665 f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.159       3.824         i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt [0]
 CLMA_33_606/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.824         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.108%), Route: 0.159ns(47.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.485       4.103         _N64             
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Hold time                                              -0.020       3.672                          

 Data required time                                                  3.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.672                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.415       3.493         _N64             
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_601/Q3                    tco                   0.158       3.651 f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.243       3.894         i2c_config_m0/i2c_master_top_m0/byte_controller/dout [7]
 CLMS_27_613/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.894         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.401%), Route: 0.243ns(60.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.484       4.102         _N65             
 CLMS_27_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Hold time                                              -0.015       3.676                          

 Data required time                                                  3.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.676                          
 Data arrival time                                                   3.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.418       3.496         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.158       3.654 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.244       3.898         i2c_config_m0/i2c_master_top_m0/read
 CLMS_33_613/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.898         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.303%), Route: 0.244ns(60.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.483       4.101         _N65             
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.020       3.670                          

 Data required time                                                  3.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.670                          
 Data arrival time                                                   3.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.481       4.099         _N65             
 CLMS_33_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_33_625/Q3                    tco                   0.203       4.302 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.305       5.607         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.674 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.674         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   2.618       9.292 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       9.430         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   9.430         Logic Levels: 2  
                                                                                   Logic: 3.888ns(72.932%), Route: 1.443ns(27.068%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.479       4.097         _N65             
 CLMA_33_636/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_33_636/Q2                    tco                   0.203       4.300 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        1.227       5.527         i2c_config_m0/sda_padoen_o
 IOLHR_16_768/DO_N                 td                    1.067       6.594 r       i2c_config_m0.i2c_sda_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.594         i2c_config_m0.i2c_sda_tri/ntT
 IOBS_0_768/PAD                    tse                   2.618       9.212 f       i2c_config_m0.i2c_sda_tri/opit_0/IO
                                   net (fanout=1)        0.091       9.303         nt_hdmi_sda      
 J21                                                                       f       hdmi_sda (port)  

 Data arrival time                                                   9.303         Logic Levels: 2  
                                                                                   Logic: 3.888ns(74.683%), Route: 1.318ns(25.317%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.485       4.103         _N64             
 CLMA_27_600/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK

 CLMA_27_600/Q1                    tco                   0.185       4.288 f       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        1.102       5.390         nt_led[0]        
 IOLHR_16_714/DO_P                 td                    1.172       6.562 f       led_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.562         led_obuf[0]/ntO  
 IOBS_0_714/PAD                    td                    2.618       9.180 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.119       9.299         led[0]           
 H24                                                                       f       led[0] (port)    

 Data arrival time                                                   9.299         Logic Levels: 2  
                                                                                   Logic: 3.975ns(76.501%), Route: 1.221ns(23.499%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.660       1.488         _N1              
 CLMS_33_625/M1                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.488         Logic Levels: 2  
                                                                                   Logic: 0.737ns(49.530%), Route: 0.751ns(50.470%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.646       0.784 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.784         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.091       0.875 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.976       1.851         _N0              
 CLMA_33_618/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.851         Logic Levels: 2  
                                                                                   Logic: 0.737ns(39.816%), Route: 1.114ns(60.184%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=37)       1.397       2.260         nt_rst_n         
 CLMA_21_643/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.260         Logic Levels: 2  
                                                                                   Logic: 0.737ns(32.611%), Route: 1.523ns(67.389%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.347       2.776         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.125       2.901 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.428       3.329         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.185       3.514 f       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.345       3.859         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.040       3.899 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.215       4.114         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.114         Logic Levels: 2  
                                                                                   Logic: 0.350ns(26.158%), Route: 0.988ns(73.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.294      22.331         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Setup time                                             -0.116      22.362                          

 Data required time                                                 22.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.362                          
 Data arrival time                                                   4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.248                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.347       2.776         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.125       2.901 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.428       3.329         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.185       3.514 f       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.345       3.859         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.040       3.899 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.215       4.114         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.114         Logic Levels: 2  
                                                                                   Logic: 0.350ns(26.158%), Route: 0.988ns(73.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.294      22.331         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Setup time                                             -0.116      22.362                          

 Data required time                                                 22.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.362                          
 Data arrival time                                                   4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.248                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.336       2.765         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_27_655/Q3                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.161       3.051         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_27_642/Y2                    td                    0.125       3.176 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.325       3.501         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
 CLMS_27_631/Y0                    td                    0.039       3.540 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.240       3.780         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
 CLMA_27_642/Y0                    td                    0.040       3.820 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.140       3.960         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_27_637/CECO                  td                    0.088       4.048 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.048         _N32             
 CLMS_27_643/CECO                  td                    0.088       4.136 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.136         _N31             
 CLMS_27_649/CECO                  td                    0.088       4.224 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.224         _N30             
 CLMS_27_655/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.224         Logic Levels: 6  
                                                                                   Logic: 0.593ns(40.644%), Route: 0.866ns(59.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.288      22.325         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.116      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.275                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.294       2.331         _N65             
 CLMA_33_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_33_612/CR0                   tco                   0.123       2.454 f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.112       2.566         i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt [0]
 CLMA_33_606/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.566         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.340%), Route: 0.112ns(47.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.344       2.773         _N64             
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Hold time                                              -0.010       2.466                          

 Data required time                                                  2.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.466                          
 Data arrival time                                                   2.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.332
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.295       2.332         _N64             
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_601/Q3                    tco                   0.109       2.441 f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.172       2.613         i2c_config_m0/i2c_master_top_m0/byte_controller/dout [7]
 CLMS_27_613/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.613         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.790%), Route: 0.172ns(61.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.343       2.772         _N65             
 CLMS_27_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Hold time                                              -0.008       2.467                          

 Data required time                                                  2.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.467                          
 Data arrival time                                                   2.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.298       2.335         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.109       2.444 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.171       2.615         i2c_config_m0/i2c_master_top_m0/read
 CLMS_33_613/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.615         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.929%), Route: 0.171ns(61.071%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.342       2.771         _N65             
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.010       2.464                          

 Data required time                                                  2.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.464                          
 Data arrival time                                                   2.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.347       2.776         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q0                    tco                   0.119       2.895 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.483       3.378         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.866 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.866         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.820 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.949         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.949         Logic Levels: 2  
                                                                                   Logic: 2.561ns(80.712%), Route: 0.612ns(19.288%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.340       2.769         _N65             
 CLMS_33_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_33_625/Q3                    tco                   0.125       2.894 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.854       3.748         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    0.398       4.146 f       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       4.146         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   1.161       5.307 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       5.445         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   5.445         Logic Levels: 2  
                                                                                   Logic: 1.684ns(62.930%), Route: 0.992ns(37.070%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.344       2.773         _N64             
 CLMA_27_600/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK

 CLMA_27_600/Q1                    tco                   0.125       2.898 f       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.727       3.625         nt_led[0]        
 IOLHR_16_714/DO_P                 td                    0.488       4.113 f       led_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.113         led_obuf[0]/ntO  
 IOBS_0_714/PAD                    td                    1.161       5.274 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.119       5.393         led[0]           
 H24                                                                       f       led[0] (port)    

 Data arrival time                                                   5.393         Logic Levels: 2  
                                                                                   Logic: 1.774ns(67.710%), Route: 0.846ns(32.290%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 r       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.445       0.536 r       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.536         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.609 r       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.441       1.050         _N1              
 CLMS_33_625/M1                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.050         Logic Levels: 2  
                                                                                   Logic: 0.518ns(49.333%), Route: 0.532ns(50.667%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 r       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.445       0.583 r       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.583         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.073       0.656 r       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.637       1.293         _N0              
 CLMA_33_618/M0                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.293         Logic Levels: 2  
                                                                                   Logic: 0.518ns(40.062%), Route: 0.775ns(59.938%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.445       0.571 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.644 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=37)       0.867       1.511         nt_rst_n         
 CLMA_21_643/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.511         Logic Levels: 2  
                                                                                   Logic: 0.518ns(34.282%), Route: 0.993ns(65.718%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 13.000 sec
Action report_timing: CPU time elapsed is 11.781 sec
Current time: Thu Jul 28 11:09:39 2022
Action report_timing: Peak memory pool usage is 711,536,640 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 11:09:40 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.578125 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 9.062500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 19.000 sec
Action gen_bit_stream: CPU time elapsed is 18.375 sec
Current time: Thu Jul 28 11:09:59 2022
Action gen_bit_stream: Peak memory pool usage is 1,080,180,736 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
