
cell     1 C1
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S84 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S323 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S324 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell     2 C2
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S323 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S88 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell     3 C3
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S323 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S89 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell     4 C4
left -100  right  100  bottom  -75  top   75
pin name   1   signal S324 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S327 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S85 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S328 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell     5 C5
left -100  right  100  bottom  -75  top   75
pin name   1   signal S324 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S328 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S85 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S330 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S331 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell     6 C6
left -100  right  100  bottom  -75  top   75
pin name   1   signal S331 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S332 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S85 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S333 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S332 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell     7 C7
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S333 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S91 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S90 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell     8 C8
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S87 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S86 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S85 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S334 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell     9 C9
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S334 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S335 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S336 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    10 C10
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S336 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S92 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    11 C11
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S328 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S330 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S327 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    12 C12
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S335 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S93 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    13 C13
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S357 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S358 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S131 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S342 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    14 C14
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S359 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S358 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S132 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S360 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    15 C15
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S361 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S358 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S133 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S343 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    16 C16
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S362 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S111 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S149 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    17 C17
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S342 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S364 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S104 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S105 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S357 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    18 C18
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S360 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S365 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S104 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S106 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S359 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    19 C19
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S104 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S107 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S366 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S343 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S361 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    20 C20
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S134 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S338 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S108 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S109 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S367 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    21 C21
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S342 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S368 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S107 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S369 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S346 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    22 C22
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S370 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S346 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S367 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S362 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    23 C23
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S360 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S103 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S344 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S371 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    24 C24
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S132 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S102 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S371 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S368 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    25 C25
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S368 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S338 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S372 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S366 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    26 C26
left -100  right  100  bottom  -75  top   75
pin name   1   signal S109 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S373 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S369 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S344 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    27 C27
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S345 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S372 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    28 C28
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S112 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S128 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S338 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S373 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    29 C29
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S368 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S337 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S342 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S374 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    30 C30
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S133 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S135 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S340 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S365 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    31 C31
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S110 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S341 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S123 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S370 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    32 C32
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S123 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S114 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S115 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S345 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    33 C33
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S135 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S134 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    34 C34
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S343 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S342 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S146 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    35 C35
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S149 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S122 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S135 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    36 C36
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S113 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S374 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S364 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    37 C37
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S111 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S358 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    38 C38
left -100  right  100  bottom  -75  top   75
pin name   1   signal S375 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S418 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S419 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S377 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S418 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    39 C39
left -100  right  100  bottom  -75  top   75
pin name   1   signal S418 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S420 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S419 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S378 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S420 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    40 C40
left -100  right  100  bottom  -75  top   75
pin name   1   signal S420 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S421 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S419 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S337 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S421 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    41 C41
left -100  right  100  bottom  -75  top   75
pin name   1   signal S421 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S422 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S419 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S379 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S422 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    42 C42
left -100  right  100  bottom  -75  top   75
pin name   1   signal S422 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S423 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S419 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S380 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S423 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    43 C43
left -100  right  100  bottom  -75  top   75
pin name   1   signal S423 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S424 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S419 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S381 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S424 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    44 C44
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S376 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S419 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell    45 C45
left -100  right  100  bottom  -75  top   75
pin name   1   signal S98 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S342 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S382 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S383 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    46 C46
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S383 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S99 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S385 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S386 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    47 C47
left -100  right  100  bottom  -75  top   75
pin name   1   signal S94 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S387 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S388 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell    48 C48
left -100  right  100  bottom  -75  top   75
pin name   1   signal S95 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S388 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S390 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S340 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S391 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    49 C49
left -100  right  100  bottom  -75  top   75
pin name   1   signal S101 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S342 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S392 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S393 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S394 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    50 C50
left -100  right  100  bottom  -75  top   75
pin name   1   signal S395 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S396 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S390 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S397 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S398 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    51 C51
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S385 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S390 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S395 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S399 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    52 C52
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S400 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S401 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S400 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    53 C53
left -100  right  100  bottom  -75  top   75
pin name   1   signal S400 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S403 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S401 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S403 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    54 C54
left -100  right  100  bottom  -75  top   75
pin name   1   signal S403 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S401 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S341 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell    55 C55
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S395 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S390 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S382 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    56 C56
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S340 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S390 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S387 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    57 C57
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S406 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S390 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S392 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    58 C58
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S341 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S346 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S407 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    59 C59
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S98 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S407 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S408 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    60 C60
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S101 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S409 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S406 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    61 C61
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S385 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S394 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S347 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    62 C62
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S342 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S339 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S375 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    63 C63
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S397 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S393 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S396 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    64 C64
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S340 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S343 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S347 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S128 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    65 C65
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S342 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S96 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S131 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S95 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S130 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    66 C66
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S393 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S344 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S397 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S394 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S410 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    67 C67
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S411 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S399 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S386 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S376 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    68 C68
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S381 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S398 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S412 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S413 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    69 C69
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S398 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S393 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S100 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S414 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    70 C70
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S415 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S410 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S408 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S129 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    71 C71
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S377 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S378 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S337 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S412 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    72 C72
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S416 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S413 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S414 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S415 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    73 C73
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S97 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S390 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S411 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    74 C74
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S340 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S338 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    75 C75
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S381 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S379 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S412 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S96 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S416 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    76 C76
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S380 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S409 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    77 C77
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S376 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S401 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell    78 C78
left -100  right  100  bottom  -75  top   75
pin name   1   signal S426 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S427 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S136 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S428 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    79 C79
left -100  right  100  bottom  -75  top   75
pin name   1   signal S338 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S429 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S430 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S431 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S432 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    80 C80
left -100  right  100  bottom  -75  top   75
pin name   1   signal S121 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S433 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S434 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S435 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S436 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    81 C81
left -100  right  100  bottom  -75  top   75
pin name   1   signal S142 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S437 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S438 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S439 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell    82 C82
left -100  right  100  bottom  -75  top   75
pin name   1   signal S121 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S440 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S441 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S442 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S443 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell    83 C83
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S135 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S428 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S444 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S138 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    84 C84
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S135 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S444 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S426 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    85 C85
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S426 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S445 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell    86 C86
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S338 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S112 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S427 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    87 C87
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S444 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S112 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S430 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    88 C88
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S112 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S443 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S437 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    89 C89
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S428 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S94 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S137 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    90 C90
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S117 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S439 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S440 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    91 C91
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S117 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S432 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S438 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S433 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    92 C92
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S446 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S119 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S145 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    93 C93
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S446 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S116 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S86 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    94 C94
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S436 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S443 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S447 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    95 C95
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S447 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S117 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S127 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S120 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S140 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell    96 C96
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S120 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S118 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S116 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S448 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    97 C97
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S432 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S439 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S139 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell    98 C98
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S121 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S431 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S112 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S434 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell    99 C99
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S121 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S438 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S112 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S441 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   100 C100
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S442 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S448 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S141 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   101 C101
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S345 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S347 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S142 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   102 C102
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S449 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S143 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   103 C103
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S449 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S144 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   104 C104
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S117 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S118 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S446 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   105 C105
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S145 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S442 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S450 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   106 C106
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S450 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S451 layer 1     35    75
equiv name   4 layer 1     35   -75
pin name   5   signal TW_PASS_THRU layer 1    -65    75
equiv name   6 layer 1    -65   -75
pin name   7   signal TW_PASS_THRU layer 1    -35    75
equiv name   8 layer 1    -35   -75
pin name   9   signal TW_PASS_THRU layer 1      5    75
equiv name  10 layer 1      5   -75
pin name  11   signal TW_PASS_THRU layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal TW_PASS_THRU layer 1     45    75
equiv name  14 layer 1     45   -75
pin name  15   signal TW_PASS_THRU layer 1     65    75
equiv name  16 layer 1     65   -75

cell   107 C107
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S451 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S453 layer 1     35    75
equiv name   4 layer 1     35   -75
pin name   5   signal TW_PASS_THRU layer 1    -65    75
equiv name   6 layer 1    -65   -75
pin name   7   signal TW_PASS_THRU layer 1    -35    75
equiv name   8 layer 1    -35   -75
pin name   9   signal TW_PASS_THRU layer 1      5    75
equiv name  10 layer 1      5   -75
pin name  11   signal TW_PASS_THRU layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal TW_PASS_THRU layer 1     45    75
equiv name  14 layer 1     45   -75
pin name  15   signal TW_PASS_THRU layer 1     65    75
equiv name  16 layer 1     65   -75

cell   108 C108
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S453 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S449 layer 1     35    75
equiv name   4 layer 1     35   -75
pin name   5   signal TW_PASS_THRU layer 1    -65    75
equiv name   6 layer 1    -65   -75
pin name   7   signal TW_PASS_THRU layer 1    -35    75
equiv name   8 layer 1    -35   -75
pin name   9   signal TW_PASS_THRU layer 1      5    75
equiv name  10 layer 1      5   -75
pin name  11   signal TW_PASS_THRU layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal TW_PASS_THRU layer 1     45    75
equiv name  14 layer 1     45   -75
pin name  15   signal TW_PASS_THRU layer 1     65    75
equiv name  16 layer 1     65   -75

cell   109 C109
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S133 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S125 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S429 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   110 C110
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S445 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S112 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S456 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   111 C111
left -100  right  100  bottom  -75  top   75
pin name   1   signal S338 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S457 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S456 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S458 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   112 C112
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S435 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S458 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S444 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   113 C113
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S133 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S124 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S457 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   114 C114
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S90 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S339 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   115 C115
left -100  right  100  bottom  -75  top   75
pin name   1   signal S349 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S350 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S93 layer 1     25    75
equiv name   6 layer 1     25   -75
pin name   7   signal S147 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     65    75
equiv name  20 layer 1     65   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   116 C116
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S126 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S349 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   117 C117
left -100  right  100  bottom  -75  top   75
pin name   1   signal S349 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S113 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S93 layer 1     25    75
equiv name   6 layer 1     25   -75
pin name   7   signal S148 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     65    75
equiv name  20 layer 1     65   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   118 C118
left -100  right  100  bottom  -75  top   75
pin name   1   signal S149 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S353 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S354 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   119 C119
left -100  right  100  bottom  -75  top   75
pin name   1   signal S339 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S354 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S111 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S356 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S350 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   120 C120
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S112 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S350 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S353 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   121 C121
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S151 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S150 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S460 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   122 C122
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S151 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S154 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S461 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   123 C123
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S150 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S155 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S462 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   124 C124
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S154 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S155 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S463 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   125 C125
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S153 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S156 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S464 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   126 C126
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S152 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S102 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S465 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   127 C127
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S102 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S156 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S466 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   128 C128
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S124 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S158 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S165 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   129 C129
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S102 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S156 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S467 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   130 C130
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S462 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S464 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S468 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   131 C131
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S469 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S167 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S166 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   132 C132
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S157 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S463 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S466 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S470 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   133 C133
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S465 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S460 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S471 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S472 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   134 C134
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S472 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S166 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S93 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S167 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   135 C135
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S465 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S461 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S471 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S469 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   136 C136
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S465 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S462 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S471 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S169 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   137 C137
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S465 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S463 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S471 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S168 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   138 C138
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S158 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S115 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S106 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S471 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   139 C139
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S467 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S473 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S470 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S474 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S475 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   140 C140
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S107 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S468 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S473 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   141 C141
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S475 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S106 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S476 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   142 C142
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S158 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S477 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S92 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S478 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   143 C143
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S479 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S149 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S480 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   144 C144
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S463 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S466 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S157 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S474 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   145 C145
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S480 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S160 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S129 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S481 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   146 C146
left -100  right  100  bottom  -75  top   75
pin name   1   signal S481 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S478 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S113 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S163 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   147 C147
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S153 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S477 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S125 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   148 C148
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S461 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S152 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S106 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S115 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S477 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   149 C149
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S476 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S482 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S483 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S479 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   150 C150
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S470 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S103 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   151 C151
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S478 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S164 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   152 C152
left -100  right  100  bottom  -75  top   75
pin name   1   signal S162 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S159 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S111 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S482 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   153 C153
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S485 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S154 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S153 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S486 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   154 C154
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S486 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S106 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S487 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   155 C155
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S487 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S106 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S488 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   156 C156
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S488 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S161 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S107 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S483 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   157 C157
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S479 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S115 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   158 C158
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S152 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S157 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S485 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   159 C159
left -100  right  100  bottom  -75  top   75
pin name   1   signal S481 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S111 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S123 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   160 C160
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S125 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S124 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   161 C161
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S501 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   162 C162
left -100  right  100  bottom  -75  top   75
pin name   1   signal S510 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S170 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S511 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S512 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   163 C163
left -100  right  100  bottom  -75  top   75
pin name   1   signal S510 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S514 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S515 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S516 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   164 C164
left -100  right  100  bottom  -75  top   75
pin name   1   signal S510 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S516 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S515 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S518 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   165 C165
left -100  right  100  bottom  -75  top   75
pin name   1   signal S510 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S518 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S515 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S514 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   166 C166
left -100  right  100  bottom  -75  top   75
pin name   1   signal S510 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S518 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S511 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S522 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   167 C167
left -100  right  100  bottom  -75  top   75
pin name   1   signal S510 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S523 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S511 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S502 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   168 C168
left -100  right  100  bottom  -75  top   75
pin name   1   signal S525 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S170 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S511 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S523 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   169 C169
left -100  right  100  bottom  -75  top   75
pin name   1   signal S525 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S527 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S528 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S529 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   170 C170
left -100  right  100  bottom  -75  top   75
pin name   1   signal S525 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S529 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S528 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S531 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   171 C171
left -100  right  100  bottom  -75  top   75
pin name   1   signal S525 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S531 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S528 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S527 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   172 C172
left -100  right  100  bottom  -75  top   75
pin name   1   signal S525 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S531 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S511 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S535 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   173 C173
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S512 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S523 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S536 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   174 C174
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S536 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S511 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S537 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   175 C175
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S522 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S535 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S503 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   176 C176
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S88 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S538 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S539 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   177 C177
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S538 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S525 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   178 C178
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S539 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S510 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   179 C179
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S501 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S511 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   180 C180
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S537 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S515 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   181 C181
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S537 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S528 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   182 C182
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S502 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S545 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   183 C183
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S545 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S547 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   184 C184
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S547 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S549 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S550 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   185 C185
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S549 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S551 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S552 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   186 C186
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S551 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S553 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S554 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   187 C187
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S553 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S555 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S556 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   188 C188
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S555 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S557 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S558 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   189 C189
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S557 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S559 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S560 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   190 C190
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S559 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S561 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S562 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   191 C191
left -100  right  100  bottom  -75  top   75
pin name   1   signal S543 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S561 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S544 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S563 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S564 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   192 C192
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S563 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S561 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S559 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S565 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   193 C193
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S564 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S562 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S560 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S566 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   194 C194
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S557 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S555 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S553 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S567 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   195 C195
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S558 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S556 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S554 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S568 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   196 C196
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S553 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S569 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S506 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S570 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   197 C197
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S506 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S549 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S509 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   198 C198
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S547 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S545 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S571 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   199 C199
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S565 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S567 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S509 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S571 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S572 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   200 C200
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S568 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S566 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S509 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S571 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S573 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   201 C201
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S572 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S573 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S507 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   202 C202
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S572 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S508 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   203 C203
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S501 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S544 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   204 C204
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S552 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S506 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   205 C205
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S570 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S549 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S544 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S504 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   206 C206
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S555 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S550 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S570 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S505 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   207 C207
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S503 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S569 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   208 C208
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S569 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S543 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   209 C209
left -100  right  100  bottom  -75  top   75
pin name   1   signal S576 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S578 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S608 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S490 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S578 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   210 C210
left -100  right  100  bottom  -75  top   75
pin name   1   signal S578 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S580 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S608 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S579 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S580 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   211 C211
left -100  right  100  bottom  -75  top   75
pin name   1   signal S580 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S582 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S608 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S581 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S582 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   212 C212
left -100  right  100  bottom  -75  top   75
pin name   1   signal S582 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S584 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S608 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S584 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   213 C213
left -100  right  100  bottom  -75  top   75
pin name   1   signal S584 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S586 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S608 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S586 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   214 C214
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S490 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S579 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S581 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S609 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   215 C215
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S609 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S584 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S586 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S587 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   216 C216
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S577 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S608 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   217 C217
left -100  right  100  bottom  -75  top   75
pin name   1   signal S588 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S506 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S501 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S491 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   218 C218
left -100  right  100  bottom  -75  top   75
pin name   1   signal S588 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S590 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S591 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S592 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   219 C219
left -100  right  100  bottom  -75  top   75
pin name   1   signal S594 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S595 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S596 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S492 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   220 C220
left -100  right  100  bottom  -75  top   75
pin name   1   signal S494 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S508 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S598 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S493 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   221 C221
left -100  right  100  bottom  -75  top   75
pin name   1   signal S576 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S600 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S598 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S601 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S577 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   222 C222
left -100  right  100  bottom  -75  top   75
pin name   1   signal S576 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S587 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S591 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S602 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S594 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   223 C223
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S592 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S506 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S590 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   224 C224
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S592 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S603 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S595 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   225 C225
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S603 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S509 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S604 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   226 C226
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S501 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S494 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S596 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   227 C227
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S507 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S601 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S600 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   228 C228
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S601 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S578 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S602 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S588 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   229 C229
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S594 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S605 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S598 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   230 C230
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S503 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S576 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   231 C231
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S577 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S494 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   232 C232
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S504 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S591 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S605 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   233 C233
left -100  right  100  bottom  -75  top   75
pin name   1   signal S588 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S604 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S505 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S605 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S603 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     65    75
equiv name  22 layer 1     65   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   234 C234
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S612 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   235 C235
left -100  right  100  bottom  -75  top   75
pin name   1   signal S621 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S171 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S622 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S623 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   236 C236
left -100  right  100  bottom  -75  top   75
pin name   1   signal S621 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S625 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S626 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S627 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   237 C237
left -100  right  100  bottom  -75  top   75
pin name   1   signal S621 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S627 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S626 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S629 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   238 C238
left -100  right  100  bottom  -75  top   75
pin name   1   signal S621 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S629 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S626 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S625 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   239 C239
left -100  right  100  bottom  -75  top   75
pin name   1   signal S621 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S629 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S622 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S633 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   240 C240
left -100  right  100  bottom  -75  top   75
pin name   1   signal S621 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S634 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S622 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S613 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   241 C241
left -100  right  100  bottom  -75  top   75
pin name   1   signal S636 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S171 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S622 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S634 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   242 C242
left -100  right  100  bottom  -75  top   75
pin name   1   signal S636 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S638 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S639 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S640 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   243 C243
left -100  right  100  bottom  -75  top   75
pin name   1   signal S636 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S640 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S639 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S642 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   244 C244
left -100  right  100  bottom  -75  top   75
pin name   1   signal S636 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S642 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S639 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S638 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   245 C245
left -100  right  100  bottom  -75  top   75
pin name   1   signal S636 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S642 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S622 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S646 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   246 C246
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S623 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S634 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S647 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   247 C247
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S647 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S622 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S648 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   248 C248
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S633 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S646 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S614 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   249 C249
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S89 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S649 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S650 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   250 C250
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S649 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S636 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   251 C251
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S650 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S621 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   252 C252
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S612 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S622 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   253 C253
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S648 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S626 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   254 C254
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S648 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S639 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   255 C255
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S613 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S656 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   256 C256
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S656 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S658 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   257 C257
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S658 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S660 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S661 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   258 C258
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S660 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S662 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S663 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   259 C259
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S662 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S664 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S665 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   260 C260
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S664 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S666 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S667 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   261 C261
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S666 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S668 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S669 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   262 C262
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S668 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S670 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S671 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   263 C263
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S670 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S672 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S673 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   264 C264
left -100  right  100  bottom  -75  top   75
pin name   1   signal S654 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S672 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S655 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S674 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S675 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   265 C265
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S674 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S672 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S670 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S676 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   266 C266
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S675 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S673 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S671 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S677 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   267 C267
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S668 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S666 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S664 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S678 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   268 C268
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S669 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S667 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S665 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S679 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   269 C269
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S664 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S680 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S617 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S681 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   270 C270
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S617 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S660 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S620 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   271 C271
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S658 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S656 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S682 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   272 C272
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S676 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S679 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S620 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S682 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S683 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   273 C273
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S677 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S620 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S682 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S678 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S684 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   274 C274
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S683 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S684 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S618 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   275 C275
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S683 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S619 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   276 C276
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S612 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S655 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   277 C277
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S663 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S617 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   278 C278
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S681 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S660 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S655 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S615 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   279 C279
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S666 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S661 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S681 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S616 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   280 C280
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S614 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S680 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   281 C281
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S680 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S654 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   282 C282
left -100  right  100  bottom  -75  top   75
pin name   1   signal S687 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S689 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S719 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S495 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S689 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   283 C283
left -100  right  100  bottom  -75  top   75
pin name   1   signal S689 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S691 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S719 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S690 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S691 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   284 C284
left -100  right  100  bottom  -75  top   75
pin name   1   signal S691 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S693 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S719 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S692 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S693 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   285 C285
left -100  right  100  bottom  -75  top   75
pin name   1   signal S693 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S695 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S719 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S695 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   286 C286
left -100  right  100  bottom  -75  top   75
pin name   1   signal S695 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S697 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S719 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S697 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   287 C287
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S495 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S690 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S692 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S720 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   288 C288
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S720 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S695 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S697 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S698 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   289 C289
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S688 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S719 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   290 C290
left -100  right  100  bottom  -75  top   75
pin name   1   signal S699 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S617 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S612 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S496 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   291 C291
left -100  right  100  bottom  -75  top   75
pin name   1   signal S699 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S701 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S702 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S703 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   292 C292
left -100  right  100  bottom  -75  top   75
pin name   1   signal S705 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S706 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S707 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S497 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   293 C293
left -100  right  100  bottom  -75  top   75
pin name   1   signal S499 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S619 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S709 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S498 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   294 C294
left -100  right  100  bottom  -75  top   75
pin name   1   signal S687 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S711 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S709 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S712 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S688 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   295 C295
left -100  right  100  bottom  -75  top   75
pin name   1   signal S687 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S698 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S702 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S713 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S705 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   296 C296
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S703 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S617 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S701 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   297 C297
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S703 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S714 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S706 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   298 C298
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S714 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S620 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S715 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   299 C299
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S612 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S499 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S707 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   300 C300
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S618 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S712 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S711 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   301 C301
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S712 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S689 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S713 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S699 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   302 C302
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S705 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S716 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S709 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   303 C303
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S614 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S687 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   304 C304
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S688 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S499 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   305 C305
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S615 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S702 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S716 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   306 C306
left -100  right  100  bottom  -75  top   75
pin name   1   signal S699 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S715 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S616 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S716 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S714 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     65    75
equiv name  22 layer 1     65   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   307 C307
left -100  right  100  bottom  -75  top   75
pin name   1   signal S741 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S150 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S742 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S743 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S154 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal S150 layer 1     75    75
equiv name  12 layer 1     75   -75
pin name  13   signal TW_PASS_THRU layer 1    -95    75
equiv name  14 layer 1    -95   -75
pin name  15   signal TW_PASS_THRU layer 1    -65    75
equiv name  16 layer 1    -65   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     65    75
equiv name  24 layer 1     65   -75
pin name  25   signal TW_PASS_THRU layer 1     95    75
equiv name  26 layer 1     95   -75

cell   308 C308
left -100  right  100  bottom  -75  top   75
pin name   1   signal S154 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S151 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S744 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S745 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S155 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal S151 layer 1     75    75
equiv name  12 layer 1     75   -75
pin name  13   signal TW_PASS_THRU layer 1    -95    75
equiv name  14 layer 1    -95   -75
pin name  15   signal TW_PASS_THRU layer 1    -65    75
equiv name  16 layer 1    -65   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     65    75
equiv name  24 layer 1     65   -75
pin name  25   signal TW_PASS_THRU layer 1     95    75
equiv name  26 layer 1     95   -75

cell   309 C309
left -100  right  100  bottom  -75  top   75
pin name   1   signal S155 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S152 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S746 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S747 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S156 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal S152 layer 1     75    75
equiv name  12 layer 1     75   -75
pin name  13   signal TW_PASS_THRU layer 1    -95    75
equiv name  14 layer 1    -95   -75
pin name  15   signal TW_PASS_THRU layer 1    -65    75
equiv name  16 layer 1    -65   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     65    75
equiv name  24 layer 1     65   -75
pin name  25   signal TW_PASS_THRU layer 1     95    75
equiv name  26 layer 1     95   -75

cell   310 C310
left -100  right  100  bottom  -75  top   75
pin name   1   signal S156 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S157 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S748 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S749 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S183 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal S157 layer 1     75    75
equiv name  12 layer 1     75   -75
pin name  13   signal TW_PASS_THRU layer 1    -95    75
equiv name  14 layer 1    -95   -75
pin name  15   signal TW_PASS_THRU layer 1    -65    75
equiv name  16 layer 1    -65   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     65    75
equiv name  24 layer 1     65   -75
pin name  25   signal TW_PASS_THRU layer 1     95    75
equiv name  26 layer 1     95   -75

cell   311 C311
left -100  right  100  bottom  -75  top   75
pin name   1   signal S183 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S153 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S750 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S751 layer 1     25    75
equiv name   8 layer 1     25   -75
pin name   9   signal S102 layer 1     55    75
equiv name  10 layer 1     55   -75
pin name  11   signal S153 layer 1     75    75
equiv name  12 layer 1     75   -75
pin name  13   signal TW_PASS_THRU layer 1    -95    75
equiv name  14 layer 1    -95   -75
pin name  15   signal TW_PASS_THRU layer 1    -65    75
equiv name  16 layer 1    -65   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     65    75
equiv name  24 layer 1     65   -75
pin name  25   signal TW_PASS_THRU layer 1     95    75
equiv name  26 layer 1     95   -75

cell   312 C312
left -100  right  100  bottom  -75  top   75
pin name   1   signal S728 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S722 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S752 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S184 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S753 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   313 C313
left -100  right  100  bottom  -75  top   75
pin name   1   signal S728 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S723 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S752 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S185 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S754 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   314 C314
left -100  right  100  bottom  -75  top   75
pin name   1   signal S728 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S724 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S752 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S186 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S755 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   315 C315
left -100  right  100  bottom  -75  top   75
pin name   1   signal S728 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S725 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S752 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S187 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S756 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   316 C316
left -100  right  100  bottom  -75  top   75
pin name   1   signal S728 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S726 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S752 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S188 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S757 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   317 C317
left -100  right  100  bottom  -75  top   75
pin name   1   signal S728 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S727 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S111 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S105 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   318 C318
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S753 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S210 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S759 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S106 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S178 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   319 C319
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S754 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S210 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S151 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S106 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S179 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   320 C320
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S755 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S210 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S152 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S106 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S180 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   321 C321
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S756 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S210 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S157 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S106 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S181 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   322 C322
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S757 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S210 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S153 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S106 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S182 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   323 C323
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S189 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S742 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   324 C324
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S190 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S744 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   325 C325
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S191 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S746 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   326 C326
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S192 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S748 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   327 C327
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S193 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S750 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   328 C328
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S106 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S128 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S741 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   329 C329
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S722 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S723 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S724 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S760 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   330 C330
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S725 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S104 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S726 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S761 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   331 C331
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S757 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S756 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S755 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S762 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   332 C332
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S762 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S753 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S754 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S763 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   333 C333
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S760 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S761 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S111 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S764 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   334 C334
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S764 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S752 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   335 C335
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S763 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S106 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S210 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   336 C336
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S154 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S759 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   337 C337
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S111 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S742 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S743 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   338 C338
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S111 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S744 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S745 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   339 C339
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S111 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S746 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S747 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   340 C340
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S111 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S748 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S749 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   341 C341
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S111 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S750 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S751 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   342 C342
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S182 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S204 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   343 C343
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S181 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S205 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   344 C344
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S180 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S206 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   345 C345
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S179 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S207 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   346 C346
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S178 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S208 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   347 C347
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S105 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S107 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   348 C348
left -100  right  100  bottom  -75  top   75
pin name   1   signal S790 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S491 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S765 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   349 C349
left -100  right  100  bottom  -75  top   75
pin name   1   signal S790 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S765 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S766 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   350 C350
left -100  right  100  bottom  -75  top   75
pin name   1   signal S790 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S767 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S767 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   351 C351
left -100  right  100  bottom  -75  top   75
pin name   1   signal S790 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S791 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S766 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S768 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   352 C352
left -100  right  100  bottom  -75  top   75
pin name   1   signal S792 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S768 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S769 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   353 C353
left -100  right  100  bottom  -75  top   75
pin name   1   signal S792 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S769 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S770 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   354 C354
left -100  right  100  bottom  -75  top   75
pin name   1   signal S792 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S770 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S771 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   355 C355
left -100  right  100  bottom  -75  top   75
pin name   1   signal S792 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S771 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S791 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S772 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   356 C356
left -100  right  100  bottom  -75  top   75
pin name   1   signal S793 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S772 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S773 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   357 C357
left -100  right  100  bottom  -75  top   75
pin name   1   signal S793 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S773 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S774 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   358 C358
left -100  right  100  bottom  -75  top   75
pin name   1   signal S793 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S774 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S775 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   359 C359
left -100  right  100  bottom  -75  top   75
pin name   1   signal S793 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S775 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S730 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   360 C360
left -100  right  100  bottom  -75  top   75
pin name   1   signal S795 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S730 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S731 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   361 C361
left -100  right  100  bottom  -75  top   75
pin name   1   signal S795 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S731 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S732 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   362 C362
left -100  right  100  bottom  -75  top   75
pin name   1   signal S795 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S732 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S733 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   363 C363
left -100  right  100  bottom  -75  top   75
pin name   1   signal S795 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S733 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S794 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S734 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   364 C364
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S791 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   365 C365
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S794 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   366 C366
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S729 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S795 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   367 C367
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S795 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S793 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   368 C368
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S793 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S792 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   369 C369
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S792 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S790 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   370 C370
left -100  right  100  bottom  -75  top   75
pin name   1   signal S818 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S496 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S776 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   371 C371
left -100  right  100  bottom  -75  top   75
pin name   1   signal S818 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S776 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S777 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   372 C372
left -100  right  100  bottom  -75  top   75
pin name   1   signal S818 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S777 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S778 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   373 C373
left -100  right  100  bottom  -75  top   75
pin name   1   signal S778 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S819 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S820 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S779 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   374 C374
left -100  right  100  bottom  -75  top   75
pin name   1   signal S779 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S818 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S780 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   375 C375
left -100  right  100  bottom  -75  top   75
pin name   1   signal S820 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S780 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S781 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   376 C376
left -100  right  100  bottom  -75  top   75
pin name   1   signal S820 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S781 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S782 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   377 C377
left -100  right  100  bottom  -75  top   75
pin name   1   signal S820 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S782 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S819 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S783 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   378 C378
left -100  right  100  bottom  -75  top   75
pin name   1   signal S821 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S783 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S784 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   379 C379
left -100  right  100  bottom  -75  top   75
pin name   1   signal S821 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S784 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S785 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   380 C380
left -100  right  100  bottom  -75  top   75
pin name   1   signal S821 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S785 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S786 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   381 C381
left -100  right  100  bottom  -75  top   75
pin name   1   signal S821 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S786 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S735 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   382 C382
left -100  right  100  bottom  -75  top   75
pin name   1   signal S823 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S735 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S736 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   383 C383
left -100  right  100  bottom  -75  top   75
pin name   1   signal S823 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S736 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S737 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   384 C384
left -100  right  100  bottom  -75  top   75
pin name   1   signal S823 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S737 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S738 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   385 C385
left -100  right  100  bottom  -75  top   75
pin name   1   signal S823 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S738 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S822 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S739 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   386 C386
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S819 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   387 C387
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S822 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   388 C388
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S740 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S823 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   389 C389
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S823 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S821 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   390 C390
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S821 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S820 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   391 C391
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S820 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S818 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   392 C392
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S765 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S776 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S189 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   393 C393
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S766 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S777 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S190 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   394 C394
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S767 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S778 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S191 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   395 C395
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S768 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S779 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S192 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   396 C396
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S769 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S780 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S193 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   397 C397
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S770 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S781 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S194 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   398 C398
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S771 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S782 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S195 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   399 C399
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S772 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S783 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S196 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   400 C400
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S773 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S784 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S197 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   401 C401
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S774 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S785 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S198 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   402 C402
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S775 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S786 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S199 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   403 C403
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S492 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S497 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S99 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   404 C404
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S491 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S496 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S200 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   405 C405
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S494 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S499 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S98 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   406 C406
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S493 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S498 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S787 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   407 C407
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S729 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S846 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S740 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S847 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S96 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   408 C408
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S202 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S847 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   409 C409
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S847 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S846 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   410 C410
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S494 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S490 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S788 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   411 C411
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S499 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S495 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S789 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   412 C412
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S788 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S729 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   413 C413
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S789 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S740 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   414 C414
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S194 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S722 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   415 C415
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S195 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S723 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   416 C416
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S196 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S724 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   417 C417
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S197 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S725 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   418 C418
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S198 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S726 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   419 C419
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S199 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S727 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   420 C420
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S787 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S100 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S101 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   421 C421
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S730 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S172 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S866 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   422 C422
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S731 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S173 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S867 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   423 C423
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S732 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S174 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S868 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   424 C424
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S733 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S175 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S869 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   425 C425
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S734 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S176 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S870 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   426 C426
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S866 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S867 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S868 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S871 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   427 C427
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S871 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S869 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S870 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S872 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   428 C428
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S730 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S731 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S732 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S873 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   429 C429
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S873 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S733 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S734 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S874 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   430 C430
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S849 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S872 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S848 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   431 C431
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S874 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S177 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S849 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   432 C432
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S735 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S172 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S875 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   433 C433
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S736 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S173 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S876 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   434 C434
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S737 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S174 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S877 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   435 C435
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S738 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S175 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S878 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   436 C436
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S739 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S176 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S879 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   437 C437
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S875 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S876 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S877 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S880 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   438 C438
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S880 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S878 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S879 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S881 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   439 C439
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S735 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S736 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S737 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S882 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   440 C440
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S882 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S738 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S739 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S883 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   441 C441
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S851 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S881 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S850 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   442 C442
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S883 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S177 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S851 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   443 C443
left -100  right  100  bottom  -75  top   75
pin name   1   signal S729 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S493 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S884 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S885 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   444 C444
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S885 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S887 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S853 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   445 C445
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S492 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S848 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S887 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   446 C446
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S109 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S853 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S93 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S884 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   447 C447
left -100  right  100  bottom  -75  top   75
pin name   1   signal S740 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S498 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S888 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S889 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   448 C448
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S889 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S891 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S855 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   449 C449
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S497 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S850 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S891 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   450 C450
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S109 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S855 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S93 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S888 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   451 C451
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S856 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S92 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S104 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S109 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   452 C452
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S853 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S855 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S856 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   453 C453
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S853 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S203 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S93 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S857 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   454 C454
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S857 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S855 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S203 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   455 C455
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S728 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S109 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S93 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S97 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   456 C456
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S104 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S162 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   457 C457
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S856 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S109 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S92 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S858 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   458 C458
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S856 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S728 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   459 C459
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S858 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S111 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S112 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   460 C460
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S162 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S201 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   461 C461
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S203 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S202 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   462 C462
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S849 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S202 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S851 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S203 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S859 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   463 C463
left -100  right  100  bottom  -75  top   75
pin name   1   signal S109 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S859 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S112 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S860 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S161 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   464 C464
left -100  right  100  bottom  -75  top   75
pin name   1   signal S164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S860 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S93 layer 1     25    75
equiv name   6 layer 1     25   -75
pin name   7   signal S209 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     65    75
equiv name  20 layer 1     65   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   465 C465
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S161 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S122 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   466 C466
left -100  right  100  bottom  -75  top   75
pin name   1   signal S162 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S862 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S863 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   467 C467
left -100  right  100  bottom  -75  top   75
pin name   1   signal S91 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S863 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S92 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S158 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S865 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   468 C468
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S93 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S865 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S862 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   469 C469
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S211 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S892 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S893 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   470 C470
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S894 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S895 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S896 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S211 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S897 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   471 C471
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S897 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S898 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S899 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   472 C472
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S899 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S900 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S901 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S902 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   473 C473
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S903 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S904 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S901 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S905 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   474 C474
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S902 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S905 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S906 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   475 C475
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S907 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S908 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S903 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   476 C476
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S906 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S909 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S910 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   477 C477
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S904 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S911 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S901 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   478 C478
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S908 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S912 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S898 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S913 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S914 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   479 C479
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S94 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S912 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S915 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   480 C480
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S904 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S894 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S916 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S94 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   481 C481
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S896 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S898 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S917 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S918 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   482 C482
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S919 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S920 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S921 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   483 C483
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S922 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S923 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S924 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S925 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   484 C484
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S925 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S916 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   485 C485
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S901 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S909 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   486 C486
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S912 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S896 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S917 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S926 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   487 C487
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S922 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S927 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S898 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S928 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   488 C488
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S112 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S924 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S917 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   489 C489
left -100  right  100  bottom  -75  top   75
pin name   1   signal S915 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S893 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S916 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S892 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S895 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   490 C490
left -100  right  100  bottom  -75  top   75
pin name   1   signal S920 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S134 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S926 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S907 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   491 C491
left -100  right  100  bottom  -75  top   75
pin name   1   signal S922 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S906 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S924 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S212 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   492 C492
left -100  right  100  bottom  -75  top   75
pin name   1   signal S922 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S910 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S924 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S213 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   493 C493
left -100  right  100  bottom  -75  top   75
pin name   1   signal S919 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S898 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S92 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S932 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S933 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   494 C494
left -100  right  100  bottom  -75  top   75
pin name   1   signal S914 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S934 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S911 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S934 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   495 C495
left -100  right  100  bottom  -75  top   75
pin name   1   signal S934 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S913 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S911 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S908 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S913 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   496 C496
left -100  right  100  bottom  -75  top   75
pin name   1   signal S913 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S916 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S900 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S904 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   497 C497
left -100  right  100  bottom  -75  top   75
pin name   1   signal S915 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S936 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S916 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S936 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   498 C498
left -100  right  100  bottom  -75  top   75
pin name   1   signal S936 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S938 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S916 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S938 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   499 C499
left -100  right  100  bottom  -75  top   75
pin name   1   signal S938 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S940 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S916 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S940 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   500 C500
left -100  right  100  bottom  -75  top   75
pin name   1   signal S940 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S942 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S916 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S942 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   501 C501
left -100  right  100  bottom  -75  top   75
pin name   1   signal S942 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S916 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S894 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S896 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   502 C502
left -100  right  100  bottom  -75  top   75
pin name   1   signal S921 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S918 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S927 layer 1     55    75
equiv name   6 layer 1     55   -75
pin name   7   signal S923 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   503 C503
left -100  right  100  bottom  -75  top   75
pin name   1   signal S928 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S136 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S926 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S920 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S911 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   504 C504
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S91 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S919 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S922 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   505 C505
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S932 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S898 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S95 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   506 C506
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S933 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S912 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   507 C507
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S214 layer 1    -55    75
equiv name   2 layer 1    -55   -75
pin name   3   signal S215 layer 1    -25    75
equiv name   4 layer 1    -25   -75
pin name   5   signal S944 layer 1     35    75
equiv name   6 layer 1     35   -75
pin name   7   signal TW_PASS_THRU layer 1    -65    75
equiv name   8 layer 1    -65   -75
pin name   9   signal TW_PASS_THRU layer 1    -35    75
equiv name  10 layer 1    -35   -75
pin name  11   signal TW_PASS_THRU layer 1      5    75
equiv name  12 layer 1      5   -75
pin name  13   signal TW_PASS_THRU layer 1     25    75
equiv name  14 layer 1     25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75
pin name  17   signal TW_PASS_THRU layer 1     65    75
equiv name  18 layer 1     65   -75

cell   508 C508
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S134 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S228 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S216 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S946 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   509 C509
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S944 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S946 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S110 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S947 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   510 C510
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S948 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S108 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S212 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S949 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   511 C511
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S947 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S949 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S170 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   512 C512
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S217 layer 1    -55    75
equiv name   2 layer 1    -55   -75
pin name   3   signal S218 layer 1    -25    75
equiv name   4 layer 1    -25   -75
pin name   5   signal S950 layer 1     35    75
equiv name   6 layer 1     35   -75
pin name   7   signal TW_PASS_THRU layer 1    -65    75
equiv name   8 layer 1    -65   -75
pin name   9   signal TW_PASS_THRU layer 1    -35    75
equiv name  10 layer 1    -35   -75
pin name  11   signal TW_PASS_THRU layer 1      5    75
equiv name  12 layer 1      5   -75
pin name  13   signal TW_PASS_THRU layer 1     25    75
equiv name  14 layer 1     25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75
pin name  17   signal TW_PASS_THRU layer 1     65    75
equiv name  18 layer 1     65   -75

cell   513 C513
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S134 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S952 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S219 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S953 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   514 C514
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S950 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S953 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S110 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S954 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   515 C515
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S955 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S108 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S212 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S956 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   516 C516
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S954 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S956 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S171 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   517 C517
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S221 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S220 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S222 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S224 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S955 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   518 C518
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S955 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S948 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   519 C519
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S223 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S224 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S108 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   520 C520
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S108 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S110 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   521 C521
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S216 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S225 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S224 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S957 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   522 C522
left -100  right  100  bottom  -75  top   75
pin name   1   signal S201 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S202 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S92 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S228 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S952 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   523 C523
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S957 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S228 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S212 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S958 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   524 C524
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S957 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S228 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S213 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S959 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   525 C525
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S958 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S228 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S226 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   526 C526
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S959 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S228 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S227 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   527 C527
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S960 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S952 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S212 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S961 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   528 C528
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S960 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S952 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S213 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S962 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   529 C529
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S961 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S952 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S229 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   530 C530
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S962 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S952 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S230 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   531 C531
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S219 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S225 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S224 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S960 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   532 C532
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S246 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S970 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S1080 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S973 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S1081 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1090 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   533 C533
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S245 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S1080 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S974 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal S1081 layer 1     25    75
equiv name  10 layer 1     25   -75
pin name  11   signal S1091 layer 1     35    75
equiv name  12 layer 1     35   -75
pin name  13   signal TW_PASS_THRU layer 1    -25    75
equiv name  14 layer 1    -25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75

cell   534 C534
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S244 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S969 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S1080 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S975 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S1081 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1092 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   535 C535
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S243 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S114 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S1080 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S976 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S1081 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1093 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   536 C536
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S242 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S209 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S1080 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S977 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S1081 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1094 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   537 C537
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S241 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S1080 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S978 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal S1081 layer 1     25    75
equiv name  10 layer 1     25   -75
pin name  11   signal S1095 layer 1     35    75
equiv name  12 layer 1     35   -75
pin name  13   signal TW_PASS_THRU layer 1    -25    75
equiv name  14 layer 1    -25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75

cell   538 C538
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S240 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S1080 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S979 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal S1081 layer 1     25    75
equiv name  10 layer 1     25   -75
pin name  11   signal S1096 layer 1     35    75
equiv name  12 layer 1     35   -75
pin name  13   signal TW_PASS_THRU layer 1    -25    75
equiv name  14 layer 1    -25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75

cell   539 C539
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S239 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S1080 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S980 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal S1081 layer 1     25    75
equiv name  10 layer 1     25   -75
pin name  11   signal S1097 layer 1     35    75
equiv name  12 layer 1     35   -75
pin name  13   signal TW_PASS_THRU layer 1    -25    75
equiv name  14 layer 1    -25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75

cell   540 C540
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S238 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S968 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S1080 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S981 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S1081 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1098 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   541 C541
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S237 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S1080 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S982 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal S1081 layer 1     25    75
equiv name  10 layer 1     25   -75
pin name  11   signal S1099 layer 1     35    75
equiv name  12 layer 1     35   -75
pin name  13   signal TW_PASS_THRU layer 1    -25    75
equiv name  14 layer 1    -25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75

cell   542 C542
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S236 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1079 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S113 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S1080 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S983 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S1081 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1100 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   543 C543
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1090 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S985 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   544 C544
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1091 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S987 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   545 C545
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1092 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S989 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   546 C546
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1093 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S991 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   547 C547
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1094 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S993 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   548 C548
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1095 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S995 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   549 C549
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1096 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S997 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   550 C550
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1097 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S999 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   551 C551
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1098 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1001 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   552 C552
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1099 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1003 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   553 C553
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1100 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1083 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1005 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   554 C554
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S235 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1079 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S967 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1084 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1101 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   555 C555
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S234 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1079 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S966 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1084 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1102 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   556 C556
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S233 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1079 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S965 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1084 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1103 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   557 C557
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S232 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1079 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S964 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1084 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1104 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   558 C558
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S231 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1079 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S963 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1084 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1105 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   559 C559
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1101 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1085 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1007 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   560 C560
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1102 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1085 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1009 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   561 C561
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1103 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1085 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1011 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   562 C562
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1104 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1085 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1013 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   563 C563
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1082 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1105 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1085 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1015 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   564 C564
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S124 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S135 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1086 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   565 C565
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S1086 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1079 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S1084 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   566 C566
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S135 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1080 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   567 C567
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S125 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S135 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1087 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   568 C568
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1087 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1081 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   569 C569
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1088 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S1089 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1085 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   570 C570
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S111 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1088 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S1083 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   571 C571
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S138 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1082 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   572 C572
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S134 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S124 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S209 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S1089 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   573 C573
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1112 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1017 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   574 C574
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1113 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1019 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   575 C575
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1114 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1021 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   576 C576
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1115 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1023 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   577 C577
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S985 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S200 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1112 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   578 C578
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S987 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1017 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1113 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   579 C579
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S989 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1019 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1114 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   580 C580
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S991 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1021 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1115 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   581 C581
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1116 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1025 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   582 C582
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1117 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1027 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   583 C583
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1118 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1029 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   584 C584
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1119 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1031 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   585 C585
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S993 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1023 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1116 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   586 C586
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S995 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1025 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1117 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   587 C587
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S997 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1027 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1118 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   588 C588
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S999 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1029 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1119 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   589 C589
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1120 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1033 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   590 C590
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1121 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1035 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   591 C591
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1122 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1037 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   592 C592
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1123 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1039 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   593 C593
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1001 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1031 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1120 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   594 C594
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1003 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1033 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1121 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   595 C595
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1005 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1035 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1122 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   596 C596
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1007 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1037 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1123 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   597 C597
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1124 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1041 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   598 C598
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1125 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1043 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   599 C599
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1126 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1045 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   600 C600
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1106 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1127 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1109 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S211 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1046 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   601 C601
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1009 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1039 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1124 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   602 C602
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1011 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1041 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1125 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   603 C603
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1013 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1043 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1126 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   604 C604
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1015 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1108 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1045 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1107 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1127 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   605 C605
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S130 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1106 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   606 C606
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S137 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1107 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   607 C607
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1107 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1108 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   608 C608
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S92 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1111 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   609 C609
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1111 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1109 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   610 C610
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1017 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1047 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   611 C611
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1019 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1049 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   612 C612
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1021 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1051 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   613 C613
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1023 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1053 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   614 C614
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1025 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1055 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   615 C615
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1027 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1057 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   616 C616
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1029 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1059 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   617 C617
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1031 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1061 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   618 C618
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1033 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1063 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   619 C619
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1035 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1065 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   620 C620
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1037 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1067 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   621 C621
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1039 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1069 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   622 C622
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1041 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1071 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   623 C623
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1043 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1073 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   624 C624
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1045 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1075 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   625 C625
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1128 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1046 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1129 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1077 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   626 C626
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S142 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1128 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   627 C627
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S92 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1129 layer 1     15    75
equiv name   4 layer 1     15   -75
pin name   5   signal TW_PASS_THRU layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal TW_PASS_THRU layer 1     25    75
equiv name   8 layer 1     25   -75

cell   628 C628
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S199 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S983 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   629 C629
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S198 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S982 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   630 C630
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S197 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S981 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   631 C631
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S196 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S980 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   632 C632
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S195 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S979 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   633 C633
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S194 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S978 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   634 C634
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S193 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S977 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   635 C635
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S192 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S976 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   636 C636
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S191 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S975 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   637 C637
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S190 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S974 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   638 C638
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1132 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S189 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1133 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S973 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   639 C639
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S93 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1133 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   640 C640
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S165 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1132 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   641 C641
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S145 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1145 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   642 C642
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1146 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S255 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   643 C643
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1147 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S256 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   644 C644
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1148 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S257 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   645 C645
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1149 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S258 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   646 C646
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1150 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S259 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   647 C647
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1151 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S260 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   648 C648
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1152 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S261 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   649 C649
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1153 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S262 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   650 C650
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1154 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S263 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   651 C651
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1155 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S264 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   652 C652
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1156 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S265 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   653 C653
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1157 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S266 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   654 C654
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1158 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S267 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   655 C655
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1159 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S268 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   656 C656
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1160 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S269 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   657 C657
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1161 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S270 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   658 C658
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1047 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S208 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S973 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1146 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   659 C659
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1049 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S207 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S974 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1147 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   660 C660
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1051 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S206 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S975 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1148 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   661 C661
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1053 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S205 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S976 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1149 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   662 C662
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1055 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S204 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S977 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1150 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   663 C663
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1057 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S106 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S978 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1151 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   664 C664
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1059 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S203 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S979 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1152 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   665 C665
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1061 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S219 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S980 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1153 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   666 C666
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1063 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S216 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S981 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1154 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   667 C667
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1065 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S166 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S982 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1155 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   668 C668
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1067 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S971 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S983 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1156 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   669 C669
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1069 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S110 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S971 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1157 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   670 C670
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1071 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S972 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S110 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1158 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   671 C671
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1073 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S148 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S166 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1159 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   672 C672
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1075 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S147 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S203 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1160 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   673 C673
left  -50  right   50  bottom  -75  top   75
pin name   1   signal S1077 layer 1    -45    75
equiv name   2 layer 1    -45   -75
pin name   3   signal S1145 layer 1    -35    75
equiv name   4 layer 1    -35   -75
pin name   5   signal S146 layer 1    -15    75
equiv name   6 layer 1    -15   -75
pin name   7   signal S126 layer 1     -5    75
equiv name   8 layer 1     -5   -75
pin name   9   signal S115 layer 1     15    75
equiv name  10 layer 1     15   -75
pin name  11   signal S271 layer 1     25    75
equiv name  12 layer 1     25   -75
pin name  13   signal S1161 layer 1     35    75
equiv name  14 layer 1     35   -75
pin name  15   signal TW_PASS_THRU layer 1    -25    75
equiv name  16 layer 1    -25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75

cell   674 C674
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S145 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S87 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1162 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   675 C675
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S145 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S254 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1163 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   676 C676
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1162 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S271 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   677 C677
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1163 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S126 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   678 C678
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S246 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1167 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   679 C679
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S245 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1169 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   680 C680
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S244 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1170 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   681 C681
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S243 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S971 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   682 C682
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S242 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1173 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   683 C683
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S241 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S222 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   684 C684
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S240 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1176 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   685 C685
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S239 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1165 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1178 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   686 C686
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1180 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S247 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1181 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S172 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S967 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   687 C687
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1180 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S248 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1181 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S173 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S966 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   688 C688
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1180 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S249 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1181 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S174 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S965 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   689 C689
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1180 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S250 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1181 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S175 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S964 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   690 C690
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1182 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1183 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S1185 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   691 C691
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1186 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1187 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S1189 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   692 C692
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1170 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S167 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S164 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S970 layer 1     75    75
equiv name   8 layer 1     75   -75
pin name   9   signal TW_PASS_THRU layer 1    -95    75
equiv name  10 layer 1    -95   -75
pin name  11   signal TW_PASS_THRU layer 1    -65    75
equiv name  12 layer 1    -65   -75
pin name  13   signal TW_PASS_THRU layer 1    -35    75
equiv name  14 layer 1    -35   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     95    75
equiv name  22 layer 1     95   -75

cell   693 C693
left -100  right  100  bottom  -75  top   75
pin name   1   signal S971 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S164 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S114 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   694 C694
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1173 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S164 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S969 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   695 C695
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1178 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S164 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S968 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   696 C696
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1180 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S251 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1181 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S176 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S963 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   697 C697
left -100  right  100  bottom  -75  top   75
pin name   1   signal S109 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1176 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S1165 layer 1     25    75
equiv name   6 layer 1     25   -75
pin name   7   signal S225 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S223 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -15    75
equiv name  16 layer 1    -15   -75
pin name  17   signal TW_PASS_THRU layer 1     15    75
equiv name  18 layer 1     15   -75
pin name  19   signal TW_PASS_THRU layer 1     35    75
equiv name  20 layer 1     35   -75
pin name  21   signal TW_PASS_THRU layer 1     65    75
equiv name  22 layer 1     65   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   698 C698
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S86 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1164 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   699 C699
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S92 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1165 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   700 C700
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1165 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1181 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   701 C701
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S160 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S972 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   702 C702
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S221 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S253 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1194 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   703 C703
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S172 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S173 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1200 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   704 C704
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S174 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S175 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1201 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   705 C705
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1200 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S1201 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1202 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   706 C706
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S176 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S252 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1203 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   707 C707
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1202 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S1203 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1196 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   708 C708
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S1196 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1194 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S1195 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S160 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   709 C709
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S203 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S168 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1182 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   710 C710
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S203 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S169 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1197 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   711 C711
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S202 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S168 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1186 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   712 C712
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S202 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S169 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1198 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   713 C713
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S252 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1180 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   714 C714
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1197 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S1165 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1183 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   715 C715
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1198 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S1165 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1187 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   716 C716
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S1185 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1167 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S972 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S216 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   717 C717
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S1189 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1169 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S972 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S219 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   718 C718
left -100  right  100  bottom  -75  top   75
pin name   1   signal S1164 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1181 layer 1     -5    75
equiv name   4 layer 1     -5   -75
pin name   5   signal S1195 layer 1     75    75
equiv name   6 layer 1     75   -75
pin name   7   signal TW_PASS_THRU layer 1    -95    75
equiv name   8 layer 1    -95   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1    -15    75
equiv name  14 layer 1    -15   -75
pin name  15   signal TW_PASS_THRU layer 1     15    75
equiv name  16 layer 1     15   -75
pin name  17   signal TW_PASS_THRU layer 1     35    75
equiv name  18 layer 1     35   -75
pin name  19   signal TW_PASS_THRU layer 1     95    75
equiv name  20 layer 1     95   -75

cell   719 C719
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S154 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S87 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S282 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   720 C720
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S155 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S272 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S283 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   721 C721
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S156 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S273 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S284 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   722 C722
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S183 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S274 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S285 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   723 C723
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S102 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S275 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S286 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   724 C724
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S184 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S276 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S287 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   725 C725
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S185 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S277 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S288 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   726 C726
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S186 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S278 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S289 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   727 C727
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S187 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S279 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S290 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   728 C728
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S188 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S280 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S291 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   729 C729
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S107 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1204 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S281 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1205 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S292 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   730 C730
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S120 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1205 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S1204 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   731 C731
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1214 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1206 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1215 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1216 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   732 C732
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1215 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1218 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1219 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   733 C733
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1220 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1221 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1222 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   734 C734
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1221 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1223 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1224 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   735 C735
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1223 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1225 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1226 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   736 C736
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1225 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1227 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1228 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   737 C737
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1227 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1229 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1230 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   738 C738
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1229 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1231 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1232 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   739 C739
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1231 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1233 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1234 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   740 C740
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1233 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1235 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1236 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   741 C741
left -100  right  100  bottom  -75  top   75
pin name   1   signal S90 layer 1    -85    75
equiv name   2 layer 1    -85   -75
pin name   3   signal S1235 layer 1    -45    75
equiv name   4 layer 1    -45   -75
pin name   5   signal S1217 layer 1     -5    75
equiv name   6 layer 1     -5   -75
pin name   7   signal S1214 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal S1237 layer 1     75    75
equiv name  10 layer 1     75   -75
pin name  11   signal TW_PASS_THRU layer 1    -95    75
equiv name  12 layer 1    -95   -75
pin name  13   signal TW_PASS_THRU layer 1    -65    75
equiv name  14 layer 1    -65   -75
pin name  15   signal TW_PASS_THRU layer 1    -35    75
equiv name  16 layer 1    -35   -75
pin name  17   signal TW_PASS_THRU layer 1    -15    75
equiv name  18 layer 1    -15   -75
pin name  19   signal TW_PASS_THRU layer 1     15    75
equiv name  20 layer 1     15   -75
pin name  21   signal TW_PASS_THRU layer 1     35    75
equiv name  22 layer 1     35   -75
pin name  23   signal TW_PASS_THRU layer 1     95    75
equiv name  24 layer 1     95   -75

cell   742 C742
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S1206 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S1217 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   743 C743
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S1214 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S1218 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1220 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   744 C744
left  -80  right   80  bottom  -75  top   75
pin name   1   signal S1214 layer 1    -75    75
equiv name   2 layer 1    -75   -75
pin name   3   signal S1236 layer 1    -65    75
equiv name   4 layer 1    -65   -75
pin name   5   signal S1234 layer 1    -55    75
equiv name   6 layer 1    -55   -75
pin name   7   signal S1231 layer 1    -45    75
equiv name   8 layer 1    -45   -75
pin name   9   signal S1229 layer 1     35    75
equiv name  10 layer 1     35   -75
pin name  11   signal S1227 layer 1     45    75
equiv name  12 layer 1     45   -75
pin name  13   signal S1226 layer 1     55    75
equiv name  14 layer 1     55   -75
pin name  15   signal S1223 layer 1     65    75
equiv name  16 layer 1     65   -75
pin name  17   signal S1238 layer 1     -5    75
equiv name  18 layer 1     -5   -75
pin name  19   signal TW_PASS_THRU layer 1    -35    75
equiv name  20 layer 1    -35   -75
pin name  21   signal TW_PASS_THRU layer 1    -25    75
equiv name  22 layer 1    -25   -75
pin name  23   signal TW_PASS_THRU layer 1      5    75
equiv name  24 layer 1      5   -75
pin name  25   signal TW_PASS_THRU layer 1     75    75
equiv name  26 layer 1     75   -75

cell   745 C745
left  -35  right   35  bottom  -75  top   75
pin name   1   signal S1238 layer 1    -30    75
equiv name   2 layer 1    -30   -75
pin name   3   signal S1221 layer 1    -20    75
equiv name   4 layer 1    -20   -75
pin name   5   signal S1218 layer 1      0    75
equiv name   6 layer 1      0   -75
pin name   7   signal S1216 layer 1     10    75
equiv name   8 layer 1     10   -75
pin name   9   signal S1207 layer 1     20    75
equiv name  10 layer 1     20   -75
pin name  11   signal TW_PASS_THRU layer 1     30    75
equiv name  12 layer 1     30   -75

cell   746 C746
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S1207 layer 1    -55    75
equiv name   2 layer 1    -55   -75
pin name   3   signal S293 layer 1    -25    75
equiv name   4 layer 1    -25   -75
pin name   5   signal S1208 layer 1     35    75
equiv name   6 layer 1     35   -75
pin name   7   signal TW_PASS_THRU layer 1    -65    75
equiv name   8 layer 1    -65   -75
pin name   9   signal TW_PASS_THRU layer 1    -35    75
equiv name  10 layer 1    -35   -75
pin name  11   signal TW_PASS_THRU layer 1      5    75
equiv name  12 layer 1      5   -75
pin name  13   signal TW_PASS_THRU layer 1     25    75
equiv name  14 layer 1     25   -75
pin name  15   signal TW_PASS_THRU layer 1     45    75
equiv name  16 layer 1     45   -75
pin name  17   signal TW_PASS_THRU layer 1     65    75
equiv name  18 layer 1     65   -75

cell   747 C747
left  -70  right   70  bottom  -75  top   75
pin name   1   signal S1210 layer 1    -55    75
equiv name   2 layer 1    -55   -75
pin name   3   signal S136 layer 1    -25    75
equiv name   4 layer 1    -25   -75
pin name   5   signal S1211 layer 1     35    75
equiv name   6 layer 1     35   -75
pin name   7   signal S1212 layer 1     55    75
equiv name   8 layer 1     55   -75
pin name   9   signal TW_PASS_THRU layer 1    -65    75
equiv name  10 layer 1    -65   -75
pin name  11   signal TW_PASS_THRU layer 1    -35    75
equiv name  12 layer 1    -35   -75
pin name  13   signal TW_PASS_THRU layer 1      5    75
equiv name  14 layer 1      5   -75
pin name  15   signal TW_PASS_THRU layer 1     25    75
equiv name  16 layer 1     25   -75
pin name  17   signal TW_PASS_THRU layer 1     45    75
equiv name  18 layer 1     45   -75
pin name  19   signal TW_PASS_THRU layer 1     65    75
equiv name  20 layer 1     65   -75

cell   748 C748
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S1208 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S1213 layer 1    -15    75
equiv name   4 layer 1    -15   -75
pin name   5   signal S92 layer 1      5    75
equiv name   6 layer 1      5   -75
pin name   7   signal S1210 layer 1     15    75
equiv name   8 layer 1     15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   749 C749
left  -30  right   30  bottom  -75  top   75
pin name   1   signal S1212 layer 1    -25    75
equiv name   2 layer 1    -25   -75
pin name   3   signal S293 layer 1      5    75
equiv name   4 layer 1      5   -75
pin name   5   signal S1206 layer 1     15    75
equiv name   6 layer 1     15   -75
pin name   7   signal TW_PASS_THRU layer 1    -15    75
equiv name   8 layer 1    -15   -75
pin name   9   signal TW_PASS_THRU layer 1     25    75
equiv name  10 layer 1     25   -75

cell   750 C750
left  -25  right   25  bottom  -75  top   75
pin name   1   signal S201 layer 1    -20    75
equiv name   2 layer 1    -20   -75
pin name   3   signal S224 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal S1213 layer 1     10    75
equiv name   6 layer 1     10   -75
pin name   7   signal TW_PASS_THRU layer 1    -10    75
equiv name   8 layer 1    -10   -75
pin name   9   signal TW_PASS_THRU layer 1     20    75
equiv name  10 layer 1     20   -75

cell   751 C794
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S306 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S307 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75

cell   752 C795
left  -15  right   15  bottom  -75  top   75
pin name   1   signal S306 layer 1    -10    75
equiv name   2 layer 1    -10   -75
pin name   3   signal S308 layer 1      0    75
equiv name   4 layer 1      0   -75
pin name   5   signal TW_PASS_THRU layer 1     10    75
equiv name   6 layer 1     10   -75


pad 1 name C751
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S255 layer 1 5 300
pin name 3 signal S246 layer 1 15 300

pad 2 name C752
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S256 layer 1 5 300
pin name 3 signal S245 layer 1 15 300

pad 3 name C753
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S257 layer 1 5 300
pin name 3 signal S244 layer 1 15 300

pad 4 name C754
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S258 layer 1 5 300
pin name 3 signal S243 layer 1 15 300

pad 5 name C755
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S259 layer 1 5 300
pin name 3 signal S242 layer 1 15 300

pad 6 name C756
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S260 layer 1 5 300
pin name 3 signal S241 layer 1 15 300

pad 7 name C757
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S261 layer 1 5 300
pin name 3 signal S240 layer 1 15 300

pad 8 name C758
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S143 layer 1 -5 300
pin name 2 signal S262 layer 1 5 300
pin name 3 signal S239 layer 1 15 300

pad 9 name C759
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S263 layer 1 5 300
pin name 3 signal S238 layer 1 15 300

pad 10 name C760
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S264 layer 1 5 300
pin name 3 signal S237 layer 1 15 300

pad 11 name C767
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S247 layer 1 15 300

pad 12 name C761
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S265 layer 1 5 300
pin name 3 signal S236 layer 1 15 300

pad 13 name C768
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S248 layer 1 15 300

pad 14 name C762
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S266 layer 1 5 300
pin name 3 signal S235 layer 1 15 300

pad 15 name C769
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S249 layer 1 15 300

pad 16 name C763
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S267 layer 1 5 300
pin name 3 signal S234 layer 1 15 300

pad 17 name C770
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S250 layer 1 15 300

pad 18 name C764
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S268 layer 1 5 300
pin name 3 signal S233 layer 1 15 300

pad 19 name C771
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S251 layer 1 15 300

pad 20 name C765
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R
pin name 1 signal S144 layer 1 -5 300
pin name 2 signal S269 layer 1 5 300
pin name 3 signal S232 layer 1 15 300

pad 21 name none1
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side R

pad 22 name none2
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L

pad 23 name C807
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S254 layer 1 -5 300
pin name 2 signal S87 layer 1 15 300

pad 24 name C787
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S178 layer 1 5 300

pad 25 name C793
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S306 layer 1 15 300

pad 26 name C788
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S179 layer 1 5 300

pad 27 name C789
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S180 layer 1 5 300

pad 28 name C790
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S181 layer 1 5 300

pad 29 name C791
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S182 layer 1 5 300

pad 30 name C786
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S159 layer 1 15 300

pad 31 name C792
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S210 layer 1 5 300

pad 32 name C785
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S162 layer 1 5 300

pad 33 name C822
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S134 layer 1 5 300

pad 34 name C773
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S91 layer 1 5 300

pad 35 name C833
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S177 layer 1 15 300

pad 36 name C776
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S202 layer 1 5 300

pad 37 name C778
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S226 layer 1 5 300

pad 38 name C777
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S227 layer 1 5 300

pad 39 name C779
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S224 layer 1 -5 300
pin name 2 signal S221 layer 1 15 300

pad 40 name C774
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S230 layer 1 5 300

pad 41 name C780
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S253 layer 1 -5 300
pin name 2 signal S220 layer 1 15 300

pad 42 name C775
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side L
pin name 1 signal S229 layer 1 5 300

pad 43 name C817
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S281 layer 1 -15 300

pad 44 name C806
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S308 layer 1 5 300
pin name 2 signal S292 layer 1 -15 300

pad 45 name C816
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S280 layer 1 -15 300

pad 46 name C805
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S308 layer 1 5 300
pin name 2 signal S291 layer 1 -15 300

pad 47 name C815
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S279 layer 1 -15 300

pad 48 name C804
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S308 layer 1 5 300
pin name 2 signal S290 layer 1 -15 300

pad 49 name C814
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S278 layer 1 -15 300

pad 50 name C803
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S308 layer 1 5 300
pin name 2 signal S289 layer 1 -15 300

pad 51 name C813
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S277 layer 1 -15 300

pad 52 name C802
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S308 layer 1 5 300
pin name 2 signal S288 layer 1 -15 300

pad 53 name C812
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S276 layer 1 -15 300

pad 54 name C801
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S308 layer 1 5 300
pin name 2 signal S287 layer 1 -15 300

pad 55 name C811
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S275 layer 1 -15 300

pad 56 name C800
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S307 layer 1 5 300
pin name 2 signal S286 layer 1 -15 300

pad 57 name C810
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S274 layer 1 -15 300

pad 58 name C799
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S307 layer 1 5 300
pin name 2 signal S285 layer 1 -15 300

pad 59 name C809
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S273 layer 1 -15 300

pad 60 name C798
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S307 layer 1 5 300
pin name 2 signal S284 layer 1 -15 300

pad 61 name C808
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S272 layer 1 -15 300

pad 62 name C797
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S307 layer 1 5 300
pin name 2 signal S283 layer 1 -15 300

pad 63 name C796
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side T
pin name 1 signal S307 layer 1 5 300
pin name 2 signal S282 layer 1 -15 300

pad 64 name C766
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S144 layer 1 5 300
pin name 2 signal S270 layer 1 -5 300
pin name 3 signal S231 layer 1 -15 300

pad 65 name C772
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S252 layer 1 -15 300

pad 66 name C819
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S131 layer 1 -5 300

pad 67 name C828
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S118 layer 1 5 300
pin name 2 signal S127 layer 1 -15 300

pad 68 name C818
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S163 layer 1 -5 300

pad 69 name C827
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S121 layer 1 5 300
pin name 2 signal S319 layer 1 -15 300

pad 70 name C824
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S139 layer 1 -5 300

pad 71 name C830
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S119 layer 1 5 300
pin name 2 signal S116 layer 1 -15 300

pad 72 name C826
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S141 layer 1 -5 300

pad 73 name C829
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S117 layer 1 5 300
pin name 2 signal S120 layer 1 -15 300

pad 74 name C825
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S140 layer 1 -5 300

pad 75 name none3
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B

pad 76 name C823
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S293 layer 1 -5 300

pad 77 name C832
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S85 layer 1 5 300

pad 78 name C783
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S215 layer 1 5 300

pad 79 name C821
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S133 layer 1 -5 300

pad 80 name C784
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S214 layer 1 5 300

pad 81 name C820
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S122 layer 1 -5 300

pad 82 name C831
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S84 layer 1 -15 300

pad 83 name C781
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S218 layer 1 5 300

pad 84 name C782
corners 4 -150 -300 -150 300 150 300 150 -300 
restrict side B
pin name 1 signal S217 layer 1 5 300

padgroup padgroup1 nopermute
C766 fixed
C772 fixed
C819 fixed
C828 fixed
C818 fixed
C827 fixed
C824 fixed
C830 fixed
C826 fixed
C829 fixed
C825 fixed
none1 fixed
C823 fixed
C832 fixed
C783 fixed
C821 fixed
C784 fixed
C820 fixed
C831 fixed
C781 fixed
C782 fixed
restrict side B
sidespace 0.5

padgroup padgroup2 nopermute
none2 fixed
C807 fixed
C787 fixed
C793 fixed
C788 fixed
C789 fixed
C790 fixed
C791 fixed
C786 fixed
C792 fixed
C785 fixed
C822 fixed
C773 fixed
C833 fixed
C776 fixed
C778 fixed
C777 fixed
C779 fixed
C774 fixed
C780 fixed
C775 fixed
restrict side L
sidespace 0.5

padgroup padgroup3 nopermute
C751 fixed
C752 fixed
C753 fixed
C754 fixed
C755 fixed
C756 fixed
C757 fixed
C758 fixed
C759 fixed
C760 fixed
C767 fixed
C761 fixed
C768 fixed
C762 fixed
C769 fixed
C763 fixed
C770 fixed
C764 fixed
C771 fixed
C765 fixed
none3 fixed
restrict side R
sidespace 0.5

padgroup padgroup4 nopermute
C817 fixed
C806 fixed
C816 fixed
C805 fixed
C815 fixed
C804 fixed
C814 fixed
C803 fixed
C813 fixed
C802 fixed
C812 fixed
C801 fixed
C811 fixed
C800 fixed
C810 fixed
C799 fixed
C809 fixed
C798 fixed
C808 fixed
C797 fixed
C796 fixed
restrict side T
sidespace 0.5
