# system info fluid_board_soc on 2015.12.23.13:41:46
system_info:
name,value
DEVICE,5CSEBA2U23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1450874322
#
#
# Files generated for fluid_board_soc on 2015.12.23.13:41:46
files:
filepath,kind,attributes,module,is_top
simulation/fluid_board_soc.vhd,VHDL,,fluid_board_soc,true
simulation/fluid_board_soc_rst_controller.vhd,VHDL,,fluid_board_soc,false
simulation/fluid_board_soc_rst_controller_001.vhd,VHDL,,fluid_board_soc,false
simulation/fluid_board_soc_rst_controller_002.vhd,VHDL,,fluid_board_soc,false
simulation/submodules/fluid_board_soc_hps_0.v,VERILOG,,fluid_board_soc_hps_0,false
simulation/submodules/fluid_board_soc_sysid.vho,VHDL,,fluid_board_soc_sysid,false
simulation/submodules/fluid_board_soc_pll_0.vo,VERILOG,,fluid_board_soc_pll_0,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0.vhd,VHDL,,fluid_board_soc_sld_hub_controller_system_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0.ocp,OTHER,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0.sdc,SDC,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0.vhd,VHDL_ENCRYPT,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0.vho,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_bht_ram.dat,DAT,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_bht_ram.hex,HEX,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_bht_ram.mif,MIF,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_ic_tag_ram.dat,DAT,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_ic_tag_ram.hex,HEX,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_ic_tag_ram.mif,MIF,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_mult_cell.vhd,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_nios2_waves.do,OTHER,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_ociram_default_contents.dat,DAT,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_ociram_default_contents.hex,HEX,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_ociram_default_contents.mif,MIF,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_oci_test_bench.vhd,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_a.dat,DAT,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_a.hex,HEX,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_a.mif,MIF,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_b.dat,DAT,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_b.hex,HEX,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_b.mif,MIF,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_nios2_qsys_0_test_bench.vhd,VHDL,,fluid_board_soc_nios2_qsys_0,false
simulation/submodules/fluid_board_soc_timer_0.v,VERILOG,,fluid_board_soc_timer_0,false
simulation/submodules/avalon_spi_AMC7891.vhd,VHDL,,avalon_spi_AMC7891,false
simulation/submodules/i2c_master.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_bit_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_byte_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_defines.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_sw.tcl,OTHER,,i2c_opencores,false
simulation/submodules/i2c_master_top.v,VERILOG,,i2c_opencores,false
simulation/submodules/timescale.v,VERILOG,,i2c_opencores,false
simulation/submodules/fluid_board_soc_onchip_memory_nios_cpu.hex,HEX,,fluid_board_soc_onchip_memory_nios_cpu,false
simulation/submodules/fluid_board_soc_onchip_memory_nios_cpu.v,VERILOG,,fluid_board_soc_onchip_memory_nios_cpu,false
simulation/submodules/fluid_board_soc_pio_input.v,VERILOG,,fluid_board_soc_pio_input,false
simulation/submodules/fluid_board_soc_pio_output.v,VERILOG,,fluid_board_soc_pio_output,false
simulation/submodules/fluid_board_soc_onchip_memory_nios_arm.hex,HEX,,fluid_board_soc_onchip_memory_nios_arm,false
simulation/submodules/fluid_board_soc_onchip_memory_nios_arm.v,VERILOG,,fluid_board_soc_onchip_memory_nios_arm,false
simulation/submodules/fluid_board_soc_jtag_uart.v,VERILOG,,fluid_board_soc_jtag_uart,false
simulation/submodules/fluid_board_soc_fpga_only_master.vhd,VHDL,,fluid_board_soc_fpga_only_master,false
simulation/submodules/fluid_board_soc_pio_reset_nios.v,VERILOG,,fluid_board_soc_pio_reset_nios,false
simulation/submodules/fluid_board_soc_mm_interconnect_0.v,VERILOG,,fluid_board_soc_mm_interconnect_0,false
simulation/submodules/fluid_board_soc_mm_interconnect_1.v,VERILOG,,fluid_board_soc_mm_interconnect_1,false
simulation/submodules/fluid_board_soc_irq_mapper.vho,VHDL,,fluid_board_soc_irq_mapper,false
simulation/submodules/fluid_board_soc_irq_mapper_001.vho,VHDL,,fluid_board_soc_irq_mapper_001,false
simulation/submodules/fluid_board_soc_irq_mapper_002.vho,VHDL,,fluid_board_soc_irq_mapper_002,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/fluid_board_soc_hps_0_fpga_interfaces_uart1.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/fluid_board_soc_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_fpga_interfaces,false
simulation/submodules/fluid_board_soc_hps_0_hps_io.v,VERILOG,,fluid_board_soc_hps_0_hps_io,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link.vhd,VHDL,,fluid_board_soc_sld_hub_controller_system_0_link,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_fabric.vhd,VHDL,,fluid_board_soc_sld_hub_controller_system_0_fabric,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_hub_controller.vhd,VHDL,,fluid_board_soc_sld_hub_controller_system_0_hub_controller,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_avalon_st_adapter.vhd,VHDL,,fluid_board_soc_sld_hub_controller_system_0_avalon_st_adapter,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_pli_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/fluid_board_soc_fpga_only_master_timing_adt.sv,SYSTEM_VERILOG,,fluid_board_soc_fpga_only_master_timing_adt,false
simulation/submodules/fluid_board_soc_fpga_only_master_fifo.vho,VHDL,,fluid_board_soc_fpga_only_master_fifo,false
simulation/submodules/fluid_board_soc_fpga_only_master_b2p.vho,VHDL,,fluid_board_soc_fpga_only_master_b2p,false
simulation/submodules/fluid_board_soc_fpga_only_master_p2b.vho,VHDL,,fluid_board_soc_fpga_only_master_p2b,false
simulation/submodules/fluid_board_soc_fpga_only_master_transacto.vho,VHDL,,fluid_board_soc_fpga_only_master_transacto,false
simulation/submodules/fluid_board_soc_fpga_only_master_b2p_adapter.sv,SYSTEM_VERILOG,,fluid_board_soc_fpga_only_master_b2p_adapter,false
simulation/submodules/fluid_board_soc_fpga_only_master_p2b_adapter.sv,SYSTEM_VERILOG,,fluid_board_soc_fpga_only_master_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rsp_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rsp_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_002,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_003,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_004,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_005,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_006,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_007,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_008,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_009,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_010,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_011.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_011,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_013.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_013,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_router_015.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_0_router_015,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_demux.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_demux,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_demux_002.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_demux_003.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_001.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_002.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_003.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_006.vho,VHDL,,fluid_board_soc_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_demux,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_001.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_002.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_003.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_006.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_demux_006,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_mux.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_mux_002.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_mux_003.vho,VHDL,,fluid_board_soc_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_sld_hub_controller_system_0_s0_agent_rsp_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_1_sld_hub_controller_system_0_s0_agent_rsp_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_onchip_memory_nios_arm_s2_agent_rsp_fifo.vho,VHDL,,fluid_board_soc_mm_interconnect_1_onchip_memory_nios_arm_s2_agent_rsp_fifo,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_1_router,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_1_router_002,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,fluid_board_soc_mm_interconnect_1_router_004,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_cmd_demux.vho,VHDL,,fluid_board_soc_mm_interconnect_1_cmd_demux,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_cmd_mux.vho,VHDL,,fluid_board_soc_mm_interconnect_1_cmd_mux,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_rsp_demux.vho,VHDL,,fluid_board_soc_mm_interconnect_1_rsp_demux,false
simulation/submodules/fluid_board_soc_mm_interconnect_1_rsp_mux.vho,VHDL,,fluid_board_soc_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/fluid_board_soc_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/fluid_board_soc_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/fluid_board_soc_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,fluid_board_soc_hps_0_hps_io_border,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_export_slave.vho,VHDL,,fluid_board_soc_sld_hub_controller_system_0_link_export_slave,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_write_slave_to_source.v,VERILOG,,fluid_board_soc_sld_hub_controller_system_0_link_write_slave_to_source,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter.sv,SYSTEM_VERILOG,,fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter,false
simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo.sv,SYSTEM_VERILOG,,fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fluid_board_soc.hps_0,fluid_board_soc_hps_0
fluid_board_soc.hps_0.fpga_interfaces,fluid_board_soc_hps_0_fpga_interfaces
fluid_board_soc.hps_0.hps_io,fluid_board_soc_hps_0_hps_io
fluid_board_soc.hps_0.hps_io.border,fluid_board_soc_hps_0_hps_io_border
fluid_board_soc.sysid,fluid_board_soc_sysid
fluid_board_soc.pll_0,fluid_board_soc_pll_0
fluid_board_soc.sld_hub_controller_system_0,fluid_board_soc_sld_hub_controller_system_0
fluid_board_soc.sld_hub_controller_system_0.link,fluid_board_soc_sld_hub_controller_system_0_link
fluid_board_soc.sld_hub_controller_system_0.link.export_slave,fluid_board_soc_sld_hub_controller_system_0_link_export_slave
fluid_board_soc.sld_hub_controller_system_0.link.write_slave_to_source,fluid_board_soc_sld_hub_controller_system_0_link_write_slave_to_source
fluid_board_soc.sld_hub_controller_system_0.link.h2t_timing_adapter,fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter
fluid_board_soc.sld_hub_controller_system_0.link.h2t_data_matcher,fluid_board_soc_sld_hub_controller_system_0_link_h2t_data_matcher
fluid_board_soc.sld_hub_controller_system_0.link.h2t_packet_source,fluid_board_soc_fpga_only_master_b2p
fluid_board_soc.sld_hub_controller_system_0.link.h2t_channel_adapter,fluid_board_soc_sld_hub_controller_system_0_link_h2t_channel_adapter
fluid_board_soc.sld_hub_controller_system_0.link.t2h_channel_adapter,fluid_board_soc_sld_hub_controller_system_0_link_t2h_channel_adapter
fluid_board_soc.sld_hub_controller_system_0.link.t2h_byte_source,fluid_board_soc_fpga_only_master_p2b
fluid_board_soc.sld_hub_controller_system_0.link.t2h_data_matcher,fluid_board_soc_sld_hub_controller_system_0_link_t2h_data_matcher
fluid_board_soc.sld_hub_controller_system_0.link.t2h_timing_adapter,fluid_board_soc_sld_hub_controller_system_0_link_t2h_timing_adapter
fluid_board_soc.sld_hub_controller_system_0.link.sink_to_read_slave,fluid_board_soc_sld_hub_controller_system_0_link_sink_to_read_slave
fluid_board_soc.sld_hub_controller_system_0.link.connection_id_rom,fluid_board_soc_sld_hub_controller_system_0_link_connection_id_rom
fluid_board_soc.sld_hub_controller_system_0.link.mm_mgmt,fluid_board_soc_sld_hub_controller_system_0_link_mm_mgmt
fluid_board_soc.sld_hub_controller_system_0.link.mm_interconnect_0,fluid_board_soc_sld_hub_controller_system_0_link_mm_interconnect_0
fluid_board_soc.sld_hub_controller_system_0.fabric,fluid_board_soc_sld_hub_controller_system_0_fabric
fluid_board_soc.sld_hub_controller_system_0.fabric.demux,fluid_board_soc_sld_hub_controller_system_0_fabric_demux
fluid_board_soc.sld_hub_controller_system_0.fabric.mux,fluid_board_soc_sld_hub_controller_system_0_fabric_mux
fluid_board_soc.sld_hub_controller_system_0.fabric.mgmt_demux,fluid_board_soc_sld_hub_controller_system_0_fabric_mgmt_demux
fluid_board_soc.sld_hub_controller_system_0.fabric.mgmt_time_adap,fluid_board_soc_sld_hub_controller_system_0_fabric_mgmt_time_adap
fluid_board_soc.sld_hub_controller_system_0.fabric.mgmt_reset_0,fluid_board_soc_sld_hub_controller_system_0_fabric_mgmt_reset_0
fluid_board_soc.sld_hub_controller_system_0.hub_controller,fluid_board_soc_sld_hub_controller_system_0_hub_controller
fluid_board_soc.sld_hub_controller_system_0.hub_controller.core,altera_streaming_sld_hub_controller_core
fluid_board_soc.sld_hub_controller_system_0.avalon_st_adapter,fluid_board_soc_sld_hub_controller_system_0_avalon_st_adapter
fluid_board_soc.sld_hub_controller_system_0.avalon_st_adapter.channel_adapter_0,fluid_board_soc_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0
fluid_board_soc.nios2_qsys_0,fluid_board_soc_nios2_qsys_0
fluid_board_soc.timer_0,fluid_board_soc_timer_0
fluid_board_soc.timer_1,fluid_board_soc_timer_0
fluid_board_soc.avalon_spi_AMC7891_0,avalon_spi_AMC7891
fluid_board_soc.avalon_spi_AMC7891_1,avalon_spi_AMC7891
fluid_board_soc.i2c_master_is1,i2c_opencores
fluid_board_soc.i2c_master_is2,i2c_opencores
fluid_board_soc.i2c_master_is3,i2c_opencores
fluid_board_soc.i2c_master_is4,i2c_opencores
fluid_board_soc.i2c_master_d,i2c_opencores
fluid_board_soc.i2c_master_f,i2c_opencores
fluid_board_soc.i2c_master_p,i2c_opencores
fluid_board_soc.onchip_memory_nios_cpu,fluid_board_soc_onchip_memory_nios_cpu
fluid_board_soc.pio_input,fluid_board_soc_pio_input
fluid_board_soc.pio_output,fluid_board_soc_pio_output
fluid_board_soc.onchip_memory_nios_arm,fluid_board_soc_onchip_memory_nios_arm
fluid_board_soc.jtag_uart,fluid_board_soc_jtag_uart
fluid_board_soc.fpga_only_master,fluid_board_soc_fpga_only_master
fluid_board_soc.fpga_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
fluid_board_soc.fpga_only_master.timing_adt,fluid_board_soc_fpga_only_master_timing_adt
fluid_board_soc.fpga_only_master.fifo,fluid_board_soc_fpga_only_master_fifo
fluid_board_soc.fpga_only_master.b2p,fluid_board_soc_fpga_only_master_b2p
fluid_board_soc.fpga_only_master.p2b,fluid_board_soc_fpga_only_master_p2b
fluid_board_soc.fpga_only_master.transacto,fluid_board_soc_fpga_only_master_transacto
fluid_board_soc.fpga_only_master.b2p_adapter,fluid_board_soc_fpga_only_master_b2p_adapter
fluid_board_soc.fpga_only_master.p2b_adapter,fluid_board_soc_fpga_only_master_p2b_adapter
fluid_board_soc.fpga_only_master.rst_controller,altera_reset_controller
fluid_board_soc.pio_reset_nios,fluid_board_soc_pio_reset_nios
fluid_board_soc.mm_interconnect_0,fluid_board_soc_mm_interconnect_0
fluid_board_soc.mm_interconnect_0.fpga_only_master_master_translator,altera_merlin_master_translator
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
fluid_board_soc.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.pio_reset_nios_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_cpu_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.timer_1_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.pio_input_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.pio_output_s1_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
fluid_board_soc.mm_interconnect_0.fpga_only_master_master_agent,altera_merlin_master_agent
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
fluid_board_soc.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.pio_reset_nios_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_cpu_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.timer_1_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.pio_input_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.pio_output_s1_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.pio_reset_nios_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_cpu_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.timer_1_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.pio_input_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.pio_output_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.sysid_control_slave_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.pio_reset_nios_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_cpu_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.timer_0_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.timer_1_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.pio_input_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.pio_output_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo
fluid_board_soc.mm_interconnect_0.router,fluid_board_soc_mm_interconnect_0_router
fluid_board_soc.mm_interconnect_0.router_001,fluid_board_soc_mm_interconnect_0_router
fluid_board_soc.mm_interconnect_0.router_002,fluid_board_soc_mm_interconnect_0_router_002
fluid_board_soc.mm_interconnect_0.router_003,fluid_board_soc_mm_interconnect_0_router_003
fluid_board_soc.mm_interconnect_0.router_004,fluid_board_soc_mm_interconnect_0_router_004
fluid_board_soc.mm_interconnect_0.router_005,fluid_board_soc_mm_interconnect_0_router_005
fluid_board_soc.mm_interconnect_0.router_006,fluid_board_soc_mm_interconnect_0_router_006
fluid_board_soc.mm_interconnect_0.router_007,fluid_board_soc_mm_interconnect_0_router_007
fluid_board_soc.mm_interconnect_0.router_008,fluid_board_soc_mm_interconnect_0_router_008
fluid_board_soc.mm_interconnect_0.router_009,fluid_board_soc_mm_interconnect_0_router_009
fluid_board_soc.mm_interconnect_0.router_010,fluid_board_soc_mm_interconnect_0_router_010
fluid_board_soc.mm_interconnect_0.router_011,fluid_board_soc_mm_interconnect_0_router_011
fluid_board_soc.mm_interconnect_0.router_012,fluid_board_soc_mm_interconnect_0_router_011
fluid_board_soc.mm_interconnect_0.router_019,fluid_board_soc_mm_interconnect_0_router_011
fluid_board_soc.mm_interconnect_0.router_020,fluid_board_soc_mm_interconnect_0_router_011
fluid_board_soc.mm_interconnect_0.router_013,fluid_board_soc_mm_interconnect_0_router_013
fluid_board_soc.mm_interconnect_0.router_014,fluid_board_soc_mm_interconnect_0_router_013
fluid_board_soc.mm_interconnect_0.router_015,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.router_016,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.router_017,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.router_018,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.router_021,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.router_022,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.router_023,fluid_board_soc_mm_interconnect_0_router_015
fluid_board_soc.mm_interconnect_0.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
fluid_board_soc.mm_interconnect_0.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
fluid_board_soc.mm_interconnect_0.fpga_only_master_master_limiter,altera_merlin_traffic_limiter
fluid_board_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
fluid_board_soc.mm_interconnect_0.sysid_control_slave_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.jtag_uart_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.pio_reset_nios_s1_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_0.cmd_demux,fluid_board_soc_mm_interconnect_0_cmd_demux
fluid_board_soc.mm_interconnect_0.cmd_demux_001,fluid_board_soc_mm_interconnect_0_cmd_demux
fluid_board_soc.mm_interconnect_0.cmd_demux_004,fluid_board_soc_mm_interconnect_0_cmd_demux
fluid_board_soc.mm_interconnect_0.cmd_demux_002,fluid_board_soc_mm_interconnect_0_cmd_demux_002
fluid_board_soc.mm_interconnect_0.cmd_demux_003,fluid_board_soc_mm_interconnect_0_cmd_demux_003
fluid_board_soc.mm_interconnect_0.cmd_mux,fluid_board_soc_mm_interconnect_0_cmd_mux
fluid_board_soc.mm_interconnect_0.cmd_mux_001,fluid_board_soc_mm_interconnect_0_cmd_mux_001
fluid_board_soc.mm_interconnect_0.cmd_mux_002,fluid_board_soc_mm_interconnect_0_cmd_mux_002
fluid_board_soc.mm_interconnect_0.cmd_mux_004,fluid_board_soc_mm_interconnect_0_cmd_mux_002
fluid_board_soc.mm_interconnect_0.cmd_mux_005,fluid_board_soc_mm_interconnect_0_cmd_mux_002
fluid_board_soc.mm_interconnect_0.cmd_mux_003,fluid_board_soc_mm_interconnect_0_cmd_mux_003
fluid_board_soc.mm_interconnect_0.cmd_mux_006,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_007,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_008,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_009,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_010,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_011,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_012,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_013,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_014,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_015,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_016,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_017,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.cmd_mux_018,fluid_board_soc_mm_interconnect_0_cmd_mux_006
fluid_board_soc.mm_interconnect_0.rsp_demux,fluid_board_soc_mm_interconnect_0_rsp_demux
fluid_board_soc.mm_interconnect_0.rsp_demux_001,fluid_board_soc_mm_interconnect_0_rsp_demux_001
fluid_board_soc.mm_interconnect_0.rsp_demux_002,fluid_board_soc_mm_interconnect_0_rsp_demux_002
fluid_board_soc.mm_interconnect_0.rsp_demux_004,fluid_board_soc_mm_interconnect_0_rsp_demux_002
fluid_board_soc.mm_interconnect_0.rsp_demux_005,fluid_board_soc_mm_interconnect_0_rsp_demux_002
fluid_board_soc.mm_interconnect_0.rsp_demux_003,fluid_board_soc_mm_interconnect_0_rsp_demux_003
fluid_board_soc.mm_interconnect_0.rsp_demux_006,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_007,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_008,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_009,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_010,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_011,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_012,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_013,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_014,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_015,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_016,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_017,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_demux_018,fluid_board_soc_mm_interconnect_0_rsp_demux_006
fluid_board_soc.mm_interconnect_0.rsp_mux,fluid_board_soc_mm_interconnect_0_rsp_mux
fluid_board_soc.mm_interconnect_0.rsp_mux_001,fluid_board_soc_mm_interconnect_0_rsp_mux
fluid_board_soc.mm_interconnect_0.rsp_mux_004,fluid_board_soc_mm_interconnect_0_rsp_mux
fluid_board_soc.mm_interconnect_0.rsp_mux_002,fluid_board_soc_mm_interconnect_0_rsp_mux_002
fluid_board_soc.mm_interconnect_0.rsp_mux_003,fluid_board_soc_mm_interconnect_0_rsp_mux_003
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.onchip_memory_nios_arm_s1_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_0_s1_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.avalon_spi_AMC7891_1_s1_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is1_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is2_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is3_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_is4_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_d_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_f_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_0.i2c_master_p_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_1,fluid_board_soc_mm_interconnect_1
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_translator,altera_merlin_slave_translator
fluid_board_soc.mm_interconnect_1.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_agent,altera_merlin_slave_agent
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_agent_rsp_fifo,fluid_board_soc_mm_interconnect_1_sld_hub_controller_system_0_s0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_agent_rsp_fifo,fluid_board_soc_mm_interconnect_1_sld_hub_controller_system_0_s0_agent_rsp_fifo
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_agent_rsp_fifo,fluid_board_soc_mm_interconnect_1_onchip_memory_nios_arm_s2_agent_rsp_fifo
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_agent_rdata_fifo,fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo
fluid_board_soc.mm_interconnect_1.router,fluid_board_soc_mm_interconnect_1_router
fluid_board_soc.mm_interconnect_1.router_001,fluid_board_soc_mm_interconnect_1_router
fluid_board_soc.mm_interconnect_1.router_002,fluid_board_soc_mm_interconnect_1_router_002
fluid_board_soc.mm_interconnect_1.router_003,fluid_board_soc_mm_interconnect_1_router_002
fluid_board_soc.mm_interconnect_1.router_004,fluid_board_soc_mm_interconnect_1_router_004
fluid_board_soc.mm_interconnect_1.hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
fluid_board_soc.mm_interconnect_1.hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_burst_adapter,altera_merlin_burst_adapter
fluid_board_soc.mm_interconnect_1.cmd_demux,fluid_board_soc_mm_interconnect_1_cmd_demux
fluid_board_soc.mm_interconnect_1.cmd_demux_001,fluid_board_soc_mm_interconnect_1_cmd_demux
fluid_board_soc.mm_interconnect_1.cmd_mux,fluid_board_soc_mm_interconnect_1_cmd_mux
fluid_board_soc.mm_interconnect_1.cmd_mux_001,fluid_board_soc_mm_interconnect_1_cmd_mux
fluid_board_soc.mm_interconnect_1.cmd_mux_002,fluid_board_soc_mm_interconnect_1_cmd_mux
fluid_board_soc.mm_interconnect_1.rsp_demux,fluid_board_soc_mm_interconnect_1_rsp_demux
fluid_board_soc.mm_interconnect_1.rsp_demux_001,fluid_board_soc_mm_interconnect_1_rsp_demux
fluid_board_soc.mm_interconnect_1.rsp_demux_002,fluid_board_soc_mm_interconnect_1_rsp_demux
fluid_board_soc.mm_interconnect_1.rsp_mux,fluid_board_soc_mm_interconnect_1_rsp_mux
fluid_board_soc.mm_interconnect_1.rsp_mux_001,fluid_board_soc_mm_interconnect_1_rsp_mux
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_rsp_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_1.sld_hub_controller_system_0_s0_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_cpu_s2_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.mm_interconnect_1.onchip_memory_nios_arm_s2_cmd_width_adapter,altera_merlin_width_adapter
fluid_board_soc.irq_mapper,fluid_board_soc_irq_mapper
fluid_board_soc.irq_mapper_001,fluid_board_soc_irq_mapper_001
fluid_board_soc.irq_mapper_002,fluid_board_soc_irq_mapper_002
fluid_board_soc.rst_controller,altera_reset_controller
fluid_board_soc.rst_controller_001,altera_reset_controller
fluid_board_soc.rst_controller_002,altera_reset_controller
fluid_board_soc.rst_controller,altera_reset_controller
fluid_board_soc.rst_controller_001,altera_reset_controller
fluid_board_soc.rst_controller_002,altera_reset_controller
