# 
# IC Compiler II write_def
# Release      : U-2022.12-SP6
# User Name    : student
# Date         : Wed Oct 29 01:34:15 2025
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN fibo ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 46200 ) ( 49560 46200 ) ( 49560 0 ) ;
ROW unit_row_1 unit 3500 3500 FS DO 76 BY 1 STEP 560 0 ;
ROW unit_row_2 unit 3500 9100 N DO 76 BY 1 STEP 560 0 ;
ROW unit_row_3 unit 3500 14700 FS DO 76 BY 1 STEP 560 0 ;
ROW unit_row_4 unit 3500 20300 N DO 76 BY 1 STEP 560 0 ;
ROW unit_row_5 unit 3500 25900 FS DO 76 BY 1 STEP 560 0 ;
ROW unit_row_6 unit 3500 31500 N DO 76 BY 1 STEP 560 0 ;
ROW unit_row_7 unit 3500 37100 FS DO 76 BY 1 STEP 560 0 ;
TRACKS Y 140 DO 83 STEP 560 LAYER M1 ;
TRACKS X 140 DO 89 STEP 560 LAYER M1 ;
TRACKS Y 140 DO 83 STEP 560 LAYER M2 ;
TRACKS X 140 DO 89 STEP 560 LAYER M2 ;
TRACKS Y 450 DO 76 STEP 610 LAYER M3 ;
TRACKS X 450 DO 81 STEP 610 LAYER M3 ;
TRACKS Y 140 DO 42 STEP 1120 LAYER TOP_M ;
TRACKS X 140 DO 45 STEP 1120 LAYER TOP_M ;
COMPONENTS 26 ;
 - a_reg\[3\] dfcrq1 + PLACED ( 21980 9100 ) N ;
 - fib_out_reg\[3\] dfcrq1 + PLACED ( 25900 14700 ) FS ;
 - a_reg\[1\] dfcrq2 + PLACED ( 4060 31500 ) N ;
 - a_reg\[2\] dfcrq2 + PLACED ( 5180 20300 ) N ;
 - fib_out_reg\[0\] dfcrq2 + PLACED ( 9660 9100 ) N ;
 - a_reg\[0\] dfprb2 + PLACED ( 4060 14700 ) FS ;
 - fib_out_reg\[1\] dfcrb2 + PLACED ( 20300 31500 ) N ;
 - fib_out_reg\[2\] dfcrb2 + PLACED ( 20300 20300 ) N ;
 - ctmTdsLR_1_609 xn02d1 + PLACED ( 39900 31500 ) FN ;
 - U19 xr02d1 + PLACED ( 5740 3500 ) S ;
 - ZBUF_28_inst_18 buffd1 + PLACED ( 41020 14700 ) FS ;
 - ctmTdsLR_2_16 aoim22d2 + PLACED ( 33740 9100 ) N ;
 - ctosc_drc_inst_541 bufbd3 + PLACED ( 8540 25900 ) FS ;
 - ctmTdsLR_1_9 oaim21d2 + PLACED ( 34300 37100 ) S ;
 - ctmTdsLR_3_17 aoim22d2 + PLACED ( 40460 9100 ) FN ;
 - ctmTdsLR_1_606 oaim31d2 + PLACED ( 35980 25900 ) S ;
 - ctmTdsLR_2_10 aoim22d2 + PLACED ( 40460 20300 ) N ;
 - U29 nd02d2 + PLACED ( 24220 37100 ) FS ;
 - U31 nd12d2 + PLACED ( 28140 37100 ) S ;
 - ctmTdsLR_1_6 an12d2 + PLACED ( 18620 25900 ) FS ;
 - ctmTdsLR_2_607 aoi22d2 + PLACED ( 28700 25900 ) FS ;
 - ctmTdsLR_3_608 inv0d1 + PLACED ( 32620 37100 ) S ;
 - U36 xr03d1 + PLACED ( 11900 37100 ) S ;
 - ctmTdsLR_1_7 nd12d2 + PLACED ( 35980 20300 ) FN ;
 - HFSBUF_869_4 bufbd4 + PLACED ( 27580 3500 ) FS ;
 - HFSINV_984_5 invbd2 + PLACED ( 21980 3500 ) FS ;
END COMPONENTS
PINS 8 ;
 - clk + NET clk + DIRECTION INPUT + USE CLOCK
   + LAYER M3 ( 0 0 ) ( 725 280 )
   + PLACED ( 0 20440 ) N ;
 - reset + NET reset + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 280 725 )
   + PLACED ( 21280 0 ) N ;
 - fib_out[3] + NET fib_out[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 725 280 )
   + PLACED ( 48835 8850 ) N ;
 - fib_out[2] + NET fib_out[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 280 725 )
   + PLACED ( 36960 45475 ) N ;
 - fib_out[1] + NET fib_out[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 280 725 )
   + PLACED ( 16800 45475 ) N ;
 - fib_out[0] + NET fib_out[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 280 725 )
   + PLACED ( 14000 0 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 6 ;
 - PIN clk
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN reset
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN fib_out[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN fib_out[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN fib_out[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN fib_out[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
END PINPROPERTIES
SPECIALNETS 10 ;
 - fib_out[2]
   + ROUTED M2 330 ( 30090 28725 165 ) ( 30355 * 165 )
   + USE SIGNAL ;
 - ctosc_drc_0
   + ROUTED M1 630 ( 4495 33915 315 ) ( * 34015 315 )
   NEW M1 630 ( 10095 11515 315 ) ( * 11615 315 )
   NEW M1 630 ( 20735 22715 315 ) ( * 22815 315 )
   NEW M1 630 ( 22415 11515 315 ) ( * 11615 315 )
   + USE CLOCK ;
 - n27
   + ROUTED M2 330 ( 41605 28115 165 ) ( 41875 * 165 )
   + USE SIGNAL ;
 - a[3]
   + ROUTED M1 450 ( 34895 12015 225 ) ( * 12305 225 )
   + USE SIGNAL ;
 - tmp_net1
   + ROUTED M1 630 ( 45625 34055 315 ) ( * 34125 315 )
   + USE SIGNAL ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   + ROUTED TOP_M 500 + SHAPE RING ( 2750 2000 ) ( * 44200 )
   NEW M3 500 + SHAPE RING ( 2500 43950 ) ( 47060 * )
   NEW TOP_M 500 + SHAPE RING ( 46810 2000 ) ( * 44200 )
   NEW M3 500 + SHAPE RING ( 2500 2250 ) ( 47060 * )
   NEW M3 280 + SHAPE RING ( 2750 43950 ) VIA34 DO 1 BY 2 STEP 0 -41700
   NEW M3 280 + SHAPE RING ( 46810 43950 ) VIA34 DO 1 BY 2 STEP 0 -41700
   NEW M2 340 + SHAPE STRIPE ( 4000 2000 ) ( * 44200 )
   NEW M2 340 + SHAPE STRIPE ( 12000 2000 ) ( * 44200 )
   NEW M2 340 + SHAPE STRIPE ( 20000 2000 ) ( * 44200 )
   NEW M2 340 + SHAPE STRIPE ( 28000 2000 ) ( * 44200 )
   NEW M2 340 + SHAPE STRIPE ( 36000 2000 ) ( * 44200 )
   NEW M2 340 + SHAPE STRIPE ( 44000 2000 ) ( * 44200 )
   NEW M3 380 + SHAPE STRIPE ( 2500 4000 ) ( 47060 * )
   NEW M3 380 + SHAPE STRIPE ( 2500 12000 ) ( 47060 * )
   NEW M3 380 + SHAPE STRIPE ( 2500 20000 ) ( 47060 * )
   NEW M3 380 + SHAPE STRIPE ( 2500 28000 ) ( 47060 * )
   NEW M3 380 + SHAPE STRIPE ( 2500 36000 ) ( 47060 * )
   NEW M2 280 + SHAPE STRIPE ( 4000 4000 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 4000 12000 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 4000 20000 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 4000 28000 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 4000 36000 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 4000 2250 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M3 280 + SHAPE STRIPE ( 2750 4000 ) VIA34 DO 2 BY 1 STEP 44060 0
   NEW M3 280 + SHAPE STRIPE ( 2750 12000 ) VIA34 DO 2 BY 1 STEP 44060 0
   NEW M3 280 + SHAPE STRIPE ( 2750 20000 ) VIA34 DO 2 BY 1 STEP 44060 0
   NEW M3 280 + SHAPE STRIPE ( 2750 28000 ) VIA34 DO 2 BY 1 STEP 44060 0
   NEW M3 280 + SHAPE STRIPE ( 2750 36000 ) VIA34 DO 2 BY 1 STEP 44060 0
   NEW M2 280 + SHAPE STRIPE ( 4000 43950 ) VIA23 DO 6 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 3500 3500 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 3500 14700 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 3500 25900 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 3500 37100 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 4000 3500 ) VIA12A DO 6 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 4000 14700 ) VIA12A DO 6 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 4000 25900 ) VIA12A DO 6 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 4000 37100 ) VIA12A DO 6 BY 1 STEP 8000 0
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VSS )
   + ROUTED TOP_M 500 + SHAPE RING ( 1750 1200 ) ( * 45000 )
   NEW M3 500 + SHAPE RING ( 1500 44750 ) ( 48060 * )
   NEW TOP_M 500 + SHAPE RING ( 47810 1200 ) ( * 45000 )
   NEW M3 500 + SHAPE RING ( 1500 1450 ) ( 48060 * )
   NEW M3 280 + SHAPE RING ( 1750 44750 ) VIA34 DO 1 BY 2 STEP 0 -43300
   NEW M3 280 + SHAPE RING ( 47810 44750 ) VIA34 DO 1 BY 2 STEP 0 -43300
   NEW M2 340 + SHAPE STRIPE ( 8000 1200 ) ( * 45000 )
   NEW M2 340 + SHAPE STRIPE ( 16000 1200 ) ( * 45000 )
   NEW M2 340 + SHAPE STRIPE ( 24000 1200 ) ( * 45000 )
   NEW M2 340 + SHAPE STRIPE ( 32000 1200 ) ( * 45000 )
   NEW M2 340 + SHAPE STRIPE ( 40000 1200 ) ( * 45000 )
   NEW M3 380 + SHAPE STRIPE ( 1500 8000 ) ( 48060 * )
   NEW M3 380 + SHAPE STRIPE ( 1500 16000 ) ( 48060 * )
   NEW M3 380 + SHAPE STRIPE ( 1500 24000 ) ( 48060 * )
   NEW M3 380 + SHAPE STRIPE ( 1500 32000 ) ( 48060 * )
   NEW M3 380 + SHAPE STRIPE ( 1500 40000 ) ( 48060 * )
   NEW M2 280 + SHAPE STRIPE ( 8000 8000 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 8000 16000 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 8000 24000 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 8000 32000 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 8000 40000 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M2 280 + SHAPE STRIPE ( 8000 1450 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M3 280 + SHAPE STRIPE ( 1750 8000 ) VIA34 DO 2 BY 1 STEP 46060 0
   NEW M3 280 + SHAPE STRIPE ( 1750 16000 ) VIA34 DO 2 BY 1 STEP 46060 0
   NEW M3 280 + SHAPE STRIPE ( 1750 24000 ) VIA34 DO 2 BY 1 STEP 46060 0
   NEW M3 280 + SHAPE STRIPE ( 1750 32000 ) VIA34 DO 2 BY 1 STEP 46060 0
   NEW M3 280 + SHAPE STRIPE ( 1750 40000 ) VIA34 DO 2 BY 1 STEP 46060 0
   NEW M2 280 + SHAPE STRIPE ( 8000 44750 ) VIA23 DO 5 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 3500 9100 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 3500 20300 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 3500 31500 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 3500 42700 ) ( 46060 * )
   NEW M1 230 + SHAPE IOWIRE ( 8000 9100 ) VIA12A DO 5 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 8000 20300 ) VIA12A DO 5 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 8000 31500 ) VIA12A DO 5 BY 1 STEP 8000 0
   NEW M1 230 + SHAPE IOWIRE ( 8000 42700 ) VIA12A DO 5 BY 1 STEP 8000 0
   + USE GROUND ;
 - HFSNET_4
   + ROUTED M1 410 ( 10435 22605 205 ) ( * 22865 205 )
   NEW M2 330 ( 14960 11315 165 ) ( 15235 * 165 )
   NEW M1 380 ( 25570 22590 190 ) ( * 22880 190 )
   + USE SIGNAL ;
 - HFSNET_5
   + ROUTED M1 370 ( 27255 11385 185 ) ( * 11685 185 )
   + USE SIGNAL ;
 - tmp_net4
   + ROUTED M2 380 ( 42190 11900 190 ) ( 42385 * 190 )
   + USE SIGNAL ;
END SPECIALNETS
NETS 31 ;
 - clk
   ( PIN clk )
   ( ctosc_drc_inst_541 I )
   + ROUTED M3 ( 140 20580 ) ( * 21190 )
   NEW M3 ( 140 21190 ) ( 5740 * ) VIA23 ( * 28700 ) VIA12A ( 8860 * )
   + USE CLOCK ;
 - reset
   ( PIN reset )
   ( HFSINV_984_5 I )
   + ROUTED M2 ( 21420 585 ) ( * 5740 ) VIA12A ( 22245 * )
   NEW M1 ( 22235 5740 ) ( * 6090 )
   NEW M1 ( 22260 5740 ) ( * 6090 )
   + USE SIGNAL ;
 - fib_out[3]
   ( PIN fib_out[3] )
   ( fib_out_reg\[3\] Q )
   ( ctmTdsLR_2_16 B1 )
   ( ctmTdsLR_2_16 A1 )
   + ROUTED M1 ( 34300 11340 ) VIA12A
   NEW M2 ( 34300 10820 ) ( * 11340 )
   NEW M2 ( 34300 10820 ) VIA23 ( 37100 * ) VIA23
   NEW M3 ( 37100 8990 ) ( 48975 * )
   NEW M2 ( 37100 8990 ) VIA23
   NEW M2 ( 37100 8990 ) ( * 10820 )
   NEW M1 ( 37100 11900 ) VIA12A
   NEW M1 ( 37100 16380 ) VIA12A
   NEW M2 ( 37100 11900 ) ( * 16380 )
   NEW M2 ( 37100 10820 ) ( * 11900 )
   + USE SIGNAL ;
 - fib_out[2]
   ( PIN fib_out[2] )
   ( fib_out_reg\[2\] Q )
   ( ctmTdsLR_2_607 B1 )
   + ROUTED M1 ( 30065 28700 ) VIA12A
   NEW M2 ( 30380 28725 ) ( * 29120 ) VIA23 ( 33180 * ) VIA23
   NEW M1 ( 32620 23660 ) VIA12A ( * 24850 )
   NEW M2 ( 32620 24850 ) ( 33180 * )
   NEW M2 ( 33180 24850 ) ( * 29120 )
   NEW M2 ( 37100 34610 ) ( * 45615 )
   NEW M2 ( 37100 34610 ) VIA23
   NEW M3 ( 33180 34610 ) ( 37100 * )
   NEW M2 ( 33180 34610 ) VIA23
   NEW M2 ( 33180 29120 ) ( * 34610 )
   + USE SIGNAL ;
 - fib_out[1]
   ( PIN fib_out[1] )
   ( fib_out_reg\[1\] Q )
   ( U36 A1 )
   ( U29 A1 )
   + ROUTED M1 ( 15820 39340 ) ( * 39755 )
   NEW M1 ( 15975 39340 ) ( * 39755 )
   NEW M1 ( 15900 39340 ) ( 16940 * ) VIA12A W ( * 40710 ) VIA23 ( 25340 * ) VIA23
   NEW M2 ( 16940 40710 ) ( * 45615 )
   NEW M1 ( 32620 34860 ) VIA12A
   NEW M2 ( 32620 35220 ) VIA23
   NEW M3 ( 25340 35220 ) ( 32620 * )
   NEW M2 ( 25340 35220 ) VIA23
   NEW M2 ( 25340 35220 ) ( * 40460 ) VIA12A
   + USE SIGNAL ;
 - fib_out[0]
   ( PIN fib_out[0] )
   ( fib_out_reg\[0\] Q )
   ( ctmTdsLR_1_6 A2 )
   ( U19 A1 )
   + ROUTED M1 ( 9100 5180 ) VIA12A
   NEW M2 ( 9100 4935 ) ( * 5180 )
   NEW M2 ( 9100 5330 ) VIA23 ( 14140 * )
   NEW M2 ( 14140 585 ) ( * 5330 ) VIA23 ( 19180 * ) VIA23 ( * 13260 ) VIA23 ( 20860 * ) VIA23
   NEW M1 ( 20725 28140 ) VIA12A
   NEW M2 ( 20725 27290 ) ( * 28140 )
   NEW M2 ( 20725 27290 ) VIA23 ( 21420 * ) VIA23
   NEW M2 ( 21420 13260 ) ( * 27290 )
   NEW M2 ( 20860 13260 ) ( 21420 * )
   NEW M1 ( 20860 13020 ) VIA12A
   + USE SIGNAL ;
 - n5
   ( U36 Z )
   ( a_reg\[1\] D )
   + ROUTED M1 ( 6860 41160 ) ( 12135 * )
   NEW M1 ( 6860 41160 ) VIA12A
   NEW M2 ( 6860 34300 ) ( * 41160 )
   NEW M1 ( 6860 34300 ) VIA12A
   + USE SIGNAL ;
 - n13
   ( ctmTdsLR_1_6 Z )
   ( ctmTdsLR_1_606 B1 )
   ( ctmTdsLR_1_9 B1 )
   ( U36 A3 )
   + ROUTED M1 ( 19180 40355 ) ( 19740 * )
   NEW M1 ( 19180 40355 ) VIA12A
   NEW M2 ( 19180 34610 ) ( * 40355 )
   NEW M2 ( 19180 34610 ) VIA23 ( 22540 * ) VIA23
   NEW M2 ( 22540 29730 ) ( * 34610 )
   NEW M1 ( 22540 28140 ) VIA12A ( * 29730 ) VIA23 ( 40460 * )
   NEW M1 ( 40225 39340 ) ( 41020 * ) VIA12A
   NEW M2 ( 41020 35220 ) ( * 39340 )
   NEW M2 ( 41020 35220 ) VIA23 ( 41580 * ) VIA34
   NEW TOP_M ( 41580 29730 ) ( * 35220 )
   NEW M3 ( 41580 29730 ) VIA34
   NEW M3 ( 40460 29730 ) ( 41580 * )
   NEW M1 ( 42700 28550 ) VIA12A ( * 29120 ) VIA23
   NEW M3 ( 40460 29120 ) ( 42700 * )
   NEW M3 ( 40460 29120 ) ( * 29730 )
   + USE SIGNAL ;
 - n15
   ( fib_out_reg\[2\] QN )
   ( ZBUF_28_inst_18 I )
   ( ctmTdsLR_1_7 A2 )
   + ROUTED M1 ( 34300 23660 ) VIA12A
   NEW M2 ( 34300 21800 ) ( * 23660 )
   NEW M2 ( 34300 21800 ) VIA23 ( 38220 * ) VIA23
   NEW M1 ( 38220 18060 ) ( 41275 * )
   NEW M1 ( 38220 18060 ) VIA12A ( * 21800 )
   NEW M1 ( 38220 22540 ) VIA12A
   NEW M2 ( 38220 21800 ) ( * 22540 )
   + USE SIGNAL ;
 - ZBUF_28_0
   ( ZBUF_28_inst_18 Z )
   ( ctmTdsLR_2_10 B1 )
   ( ctmTdsLR_2_10 A1 )
   + ROUTED M1 ( 40765 23100 ) VIA12A
   NEW M2 ( 40765 22410 ) ( * 23100 )
   NEW M2 ( 40765 22410 ) VIA23 ( 43260 * )
   NEW M1 ( 43260 17500 ) VIA12A ( * 21190 ) VIA23 ( * 22410 )
   NEW M1 ( 44380 23100 ) ( 46060 * ) VIA12A
   NEW M2 ( 46060 22410 ) ( * 23100 )
   NEW M2 ( 46060 22410 ) VIA23
   NEW M3 ( 43260 22410 ) ( 46060 * )
   + USE SIGNAL ;
 - n17
   ( a_reg\[0\] QN )
   ( ctmTdsLR_1_6 A1 )
   + ROUTED M1 ( 18620 16940 ) VIA12A ( * 28700 ) VIA12A
   + USE SIGNAL ;
 - ctosc_drc_0
   ( ctosc_drc_inst_541 Z )
   ( fib_out_reg\[2\] CP )
   ( fib_out_reg\[1\] CP )
   ( a_reg\[0\] CP )
   ( fib_out_reg\[0\] CP )
   ( a_reg\[2\] CP )
   ( a_reg\[1\] CP )
   ( fib_out_reg\[3\] CP )
   ( a_reg\[3\] CP )
   + ROUTED M1 ( 4620 33740 ) VIA12A
   NEW M2 ( 4620 27580 ) ( * 33740 )
   NEW M2 ( 4620 27580 ) ( 5180 * )
   NEW M2 ( 5180 24850 ) ( * 27580 )
   NEW M1 ( 4620 18000 ) VIA12A ( * 22410 )
   NEW M2 ( 4620 22410 ) ( 5180 * )
   NEW M1 ( 5180 22540 ) VIA12A
   NEW M2 ( 5180 24850 ) VIA23 ( 10780 * )
   NEW M2 ( 5180 22540 ) ( * 24850 )
   NEW M1 ( 10220 11340 ) VIA12A ( * 17530 )
   NEW M2 ( 10220 17530 ) ( 10780 * )
   NEW M2 ( 10780 17530 ) ( * 21800 )
   NEW M2 ( 10780 21800 ) ( 11340 * )
   NEW M2 ( 11340 21800 ) ( * 24850 )
   NEW M2 ( 10780 24850 ) ( 11340 * )
   NEW M2 ( 10780 24850 ) VIA23
   NEW M1 ( 11340 28140 ) VIA12A
   NEW M2 ( 10780 28140 ) ( 11340 * )
   NEW M2 ( 10780 24850 ) ( * 28140 )
   NEW M3 ( 10780 24850 ) ( 19180 * )
   NEW M1 ( 19180 33740 ) ( 20610 * )
   NEW M1 ( 19180 33740 ) VIA12A
   NEW M2 ( 19180 24850 ) ( * 33740 )
   NEW M2 ( 19180 24850 ) VIA23 ( 20860 * ) VIA23
   NEW M2 ( 20860 22540 ) ( * 24850 )
   NEW M1 ( 20860 22540 ) VIA12A
   NEW M2 ( 20860 22410 ) VIA23 ( 22540 * ) VIA23
   NEW M2 ( 22540 18140 ) ( * 22410 )
   NEW M1 ( 22540 11340 ) VIA12A ( * 18140 )
   NEW M1 ( 25900 18060 ) VIA12A
   NEW M2 ( 25900 17745 ) ( * 18060 )
   NEW M2 ( 25900 18140 ) VIA23
   NEW M3 ( 22540 18140 ) ( 25900 * )
   NEW M2 ( 22540 18140 ) VIA23
   + USE CLOCK ;
 - n19
   ( fib_out_reg\[1\] QN )
   ( U31 A2 )
   + ROUTED M1 ( 33740 34860 ) VIA12A ( * 38270 ) VIA23
   NEW M3 ( 30380 38270 ) ( 33740 * )
   NEW M2 ( 30380 38270 ) VIA23
   NEW M2 ( 30380 38270 ) ( * 40460 ) VIA12A
   + USE SIGNAL ;
 - tmp_net8
   ( ctmTdsLR_3_608 ZN )
   ( ctmTdsLR_2_607 A1 )
   + ROUTED M1 ( 33180 39340 ) VIA12A
   NEW M2 ( 33180 37660 ) ( * 39340 )
   NEW M2 ( 33180 37660 ) VIA23
   NEW M3 ( 30940 37660 ) ( 33180 * )
   NEW M2 ( 30940 37660 ) VIA23
   NEW M2 ( 30940 32620 ) ( * 37660 )
   NEW M2 ( 30380 32620 ) ( 30940 * )
   NEW M2 ( 30380 29820 ) ( * 32620 )
   NEW M1 ( 30380 29820 ) VIA12A
   + USE SIGNAL ;
 - tmp_net9
   ( ctmTdsLR_2_607 ZN )
   ( ctmTdsLR_1_606 A )
   + ROUTED M1 ( 34300 29820 ) ( 34860 * ) VIA12A ( * 30340 ) VIA23 ( 39340 * ) VIA23
   NEW M2 ( 39340 29985 ) ( * 30340 )
   NEW M1 ( 39340 30380 ) VIA12A
   NEW M1 ( 39330 30355 ) ( 39700 * )
   NEW M1 ( 39330 30380 ) ( 39700 * )
   NEW M1 ( 39700 29265 ) ( * 30365 )
   + USE SIGNAL ;
 - n22
   ( U29 ZN )
   ( ctmTdsLR_3_608 I )
   ( ctmTdsLR_1_9 A )
   + ROUTED M1 ( 26460 40460 ) VIA12A W ( * 41320 ) VIA23 ( 33740 * )
   NEW M1 ( 33740 39900 ) VIA12A ( * 41320 ) VIA23
   NEW M1 ( 38220 40460 ) ( * 41580 ) VIA12A
   NEW M2 ( 38220 41185 ) ( * 41320 ) VIA23
   NEW M3 ( 33740 41320 ) ( 38220 * )
   + USE SIGNAL ;
 - n25
   ( U31 ZN )
   ( ctmTdsLR_1_606 B3 )
   ( ctmTdsLR_1_9 B2 )
   + ROUTED M1 ( 29820 39340 ) VIA12A ( * 40710 ) VIA23 ( 39340 * ) VIA23
   NEW M1 ( 41020 29260 ) VIA12A W ( * 30950 ) VIA23
   NEW M3 ( 38780 30950 ) ( 41020 * )
   NEW M2 ( 38780 30950 ) VIA23
   NEW M2 ( 38780 30950 ) ( * 40710 )
   NEW M2 ( 38780 40710 ) ( 39340 * )
   NEW M1 ( 39340 40460 ) VIA12A
   + USE SIGNAL ;
 - n27
   ( ctmTdsLR_1_7 ZN )
   ( ctmTdsLR_2_607 A2 )
   ( ctmTdsLR_1_606 B2 )
   + ROUTED M1 ( 32060 29325 ) ( 32620 * ) VIA12A
   NEW M2 ( 32620 26070 ) ( * 29325 )
   NEW M2 ( 32620 26070 ) VIA23 ( 37100 * )
   NEW M1 ( 37100 23660 ) VIA12A W ( * 26070 ) VIA23
   NEW M1 ( 41900 28140 ) VIA12A
   NEW M2 ( 41580 26070 ) ( * 28115 )
   NEW M2 ( 41580 26070 ) VIA23
   NEW M3 ( 37100 26070 ) ( 41580 * )
   + USE SIGNAL ;
 - tmp_net0
   ( ctmTdsLR_1_9 ZN )
   ( ctmTdsLR_1_609 A2 )
   + ROUTED M1 ( 34860 40090 ) VIA12A
   NEW M2 ( 34860 37660 ) ( * 40090 )
   NEW M2 ( 34860 37660 ) VIA23 ( 41580 * ) VIA23
   NEW M2 ( 41580 33740 ) ( * 37660 )
   NEW M1 ( 41580 33740 ) VIA12A
   + USE SIGNAL ;
 - a[3]
   ( a_reg\[3\] Q )
   ( ctmTdsLR_2_16 B2 )
   ( ctmTdsLR_2_16 A2 )
   ( fib_out_reg\[3\] D )
   + ROUTED M1 ( 28700 17500 ) VIA12A
   NEW M2 ( 28700 13870 ) ( * 17500 )
   NEW M2 ( 28700 13870 ) VIA23 ( 33180 * )
   NEW M1 ( 33180 13020 ) VIA12A
   NEW M2 ( 33180 13260 ) ( * 13870 ) VIA23
   NEW M1 ( 34860 11900 ) VIA12A ( * 13870 ) VIA23
   NEW M3 ( 33180 13870 ) ( 34860 * )
   NEW M1 ( 34895 12305 ) ( 35980 * )
   + USE SIGNAL ;
 - a[2]
   ( a_reg\[2\] Q )
   ( ctmTdsLR_2_607 B2 )
   ( ctmTdsLR_2_10 B2 )
   ( ctmTdsLR_2_10 A2 )
   ( ctmTdsLR_1_7 A1 )
   ( fib_out_reg\[2\] D )
   + ROUTED M1 ( 16940 24220 ) VIA12A
   NEW M2 ( 16940 23020 ) ( * 24220 )
   NEW M2 ( 16940 23020 ) VIA23 ( 23100 * )
   NEW M1 ( 23100 23100 ) VIA12A
   NEW M2 ( 23100 22705 ) ( * 23020 ) VIA23 ( 29260 * )
   NEW M1 ( 29260 29130 ) VIA12A
   NEW M2 ( 29260 23020 ) ( * 29130 )
   NEW M2 ( 29260 23020 ) VIA23 ( 41580 * )
   NEW M1 ( 41580 22540 ) ( * 22990 )
   NEW M1 ( 40180 22540 ) ( 41580 * )
   NEW M1 ( 41580 23660 ) VIA12A
   NEW M2 ( 41580 23020 ) ( * 23660 )
   NEW M2 ( 41580 23020 ) VIA23
   NEW M1 ( 42960 23580 ) VIA12A
   NEW M2 ( 42700 23020 ) ( * 23580 )
   NEW M2 ( 42700 23020 ) VIA23
   NEW M3 ( 41580 23020 ) ( 42700 * )
   NEW M1 ( 41560 23105 ) ( * 23740 )
   NEW M1 ( 41725 23105 ) ( * 23740 )
   + USE SIGNAL ;
 - a[1]
   ( a_reg\[1\] Q )
   ( U36 A2 )
   ( U31 A1 )
   ( U29 A2 )
   ( fib_out_reg\[1\] D )
   + ROUTED M1 ( 15260 35420 ) VIA12A
   NEW M2 ( 15260 35025 ) ( * 35220 ) VIA23 ( 23100 * ) VIA23
   NEW M1 ( 20650 39900 ) VIA12A W
   NEW M2 ( 20650 38880 ) ( * 39900 )
   NEW M2 ( 20650 38880 ) VIA23 ( 22540 * ) VIA23
   NEW M1 ( 22540 40270 ) ( 24455 * )
   NEW M1 ( 22540 40270 ) VIA12A
   NEW M2 ( 22540 38880 ) ( * 40270 )
   NEW M2 ( 22540 38880 ) ( 23100 * )
   NEW M2 ( 23100 35220 ) ( * 38880 )
   NEW M1 ( 32245 38780 ) ( * 39855 )
   NEW M1 ( 32245 38780 ) ( 32620 * )
   NEW M1 ( 32620 38220 ) ( * 38780 )
   NEW M1 ( 32620 38220 ) VIA12A ( * 38880 ) VIA23
   NEW M3 ( 22540 38880 ) ( 32620 * )
   NEW M1 ( 23100 34300 ) VIA12A ( * 35220 )
   + USE SIGNAL ;
 - a[0]
   ( a_reg\[0\] Q )
   ( U19 A2 )
   ( fib_out_reg\[0\] D )
   + ROUTED M1 ( 10220 6860 ) VIA12A
   NEW M2 ( 10220 7160 ) ( 10780 * )
   NEW M2 ( 10780 7160 ) ( * 11900 )
   NEW M2 ( 10780 11900 ) ( 11340 * )
   NEW M2 ( 11340 11900 ) ( * 13260 ) VIA23 ( 13020 * )
   NEW M1 ( 12500 11900 ) ( 13020 * ) VIA12A ( * 13260 ) VIA23
   NEW M1 ( 16940 16940 ) VIA12A
   NEW M2 ( 16940 13260 ) ( * 16940 )
   NEW M2 ( 16940 13260 ) VIA23
   NEW M3 ( 13020 13260 ) ( 16940 * )
   + USE SIGNAL ;
 - add_out[3]
   ( ctmTdsLR_3_17 Z )
   ( a_reg\[3\] D )
   + ROUTED M1 ( 41020 13020 ) VIA12A
   NEW M2 ( 41020 12650 ) VIA23
   NEW M3 ( 24780 12650 ) ( 41020 * )
   NEW M2 ( 24780 12650 ) VIA23
   NEW M2 ( 24780 11900 ) ( * 12650 )
   NEW M1 ( 24780 11900 ) VIA12A
   + USE SIGNAL ;
 - add_out[2]
   ( ctmTdsLR_1_609 ZN )
   ( a_reg\[2\] D )
   + ROUTED M1 ( 34860 33180 ) ( 40195 * )
   NEW M1 ( 34860 33180 ) VIA12A
   NEW M2 ( 34860 32780 ) ( * 33180 )
   NEW M2 ( 34860 32780 ) VIA23
   NEW M3 ( 6860 32780 ) ( 34860 * )
   NEW M2 ( 6860 32780 ) VIA23
   NEW M2 ( 6860 23275 ) ( * 32780 )
   NEW M1 ( 6860 23275 ) VIA12A
   NEW M1 ( 6860 23275 ) ( 7420 * )
   + USE SIGNAL ;
 - tmp_net1
   ( ctmTdsLR_2_10 Z )
   ( ctmTdsLR_1_609 A1 )
   + ROUTED M1 ( 45500 24220 ) VIA12A ( * 34300 ) VIA12A
   + USE SIGNAL ;
 - add_out[0]
   ( U19 Z )
   ( a_reg\[0\] D )
   + ROUTED M1 ( 5740 6230 ) VIA12A ( * 7160 )
   NEW M2 ( 5740 7160 ) ( 6300 * )
   NEW M2 ( 6300 7160 ) ( * 18150 ) VIA12A W
   + USE SIGNAL ;
 - HFSNET_4
   ( HFSBUF_869_4 Z )
   ( a_reg\[2\] CDN )
   ( a_reg\[1\] CDN )
   ( a_reg\[0\] SDN )
   ( fib_out_reg\[0\] CDN )
   ( fib_out_reg\[3\] CDN )
   ( fib_out_reg\[1\] CDN )
   ( fib_out_reg\[2\] CDN )
   + ROUTED M1 ( 9380 33740 ) VIA12A W
   NEW M2 ( 9660 21800 ) ( * 33740 )
   NEW M2 ( 9660 21800 ) ( 10220 * )
   NEW M2 ( 9660 34000 ) VIA23 ( 25340 * ) VIA23
   NEW M1 ( 10220 18620 ) VIA12A ( * 21800 ) VIA23 ( 25340 * ) VIA23
   NEW M1 ( 10420 22540 ) VIA12A
   NEW M2 ( 10220 21800 ) ( * 22540 )
   NEW M1 ( 14935 11340 ) VIA12A
   NEW M2 ( 15260 10820 ) ( * 11315 )
   NEW M2 ( 15260 10820 ) VIA23 ( 30940 * ) VIA23
   NEW M1 ( 14860 11315 ) ( * 11755 )
   NEW M1 ( 15005 11315 ) ( * 11755 )
   NEW M2 ( 25340 19360 ) ( * 21800 )
   NEW M2 ( 25340 19360 ) VIA23 ( 30940 * ) VIA23
   NEW M2 ( 30940 18060 ) ( * 19360 )
   NEW M1 ( 25570 22540 ) VIA12A
   NEW M2 ( 25340 21800 ) ( * 22540 )
   NEW M2 ( 25340 33790 ) ( 25555 * )
   NEW M1 ( 25555 33740 ) VIA12A
   NEW M1 ( 25480 33715 ) ( * 34155 )
   NEW M1 ( 25645 33715 ) ( * 34155 )
   NEW M1 ( 30940 6300 ) VIA12A ( * 10820 )
   NEW M2 ( 30940 10820 ) ( * 18060 )
   NEW M1 ( 31185 18060 ) VIA12A W
   + USE SIGNAL ;
 - HFSNET_5
   ( HFSINV_984_5 ZN )
   ( a_reg\[3\] CDN )
   ( HFSBUF_869_4 I )
   + ROUTED M1 ( 21980 7420 ) VIA12A ( * 8990 ) VIA23 ( 27020 * )
   NEW M1 ( 27260 11340 ) VIA12A
   NEW M2 ( 27020 8990 ) ( * 11340 )
   NEW M2 ( 27020 8990 ) VIA23
   NEW M1 ( 28700 6300 ) VIA12A ( * 8990 ) VIA23
   NEW M3 ( 27020 8990 ) ( 28700 * )
   + USE SIGNAL ;
 - tmp_net4
   ( ctmTdsLR_1_606 ZN )
   ( ctmTdsLR_3_17 B1 )
   ( ctmTdsLR_3_17 A1 )
   + ROUTED M1 ( 37100 28140 ) VIA12A
   NEW M2 ( 37100 27290 ) ( * 28140 )
   NEW M2 ( 37100 27290 ) VIA23 ( 42140 * ) VIA23
   NEW M2 ( 42140 11900 ) ( * 27290 )
   NEW M1 ( 45500 11340 ) VIA12A
   NEW M2 ( 45500 10820 ) ( * 11340 )
   NEW M2 ( 45500 10820 ) VIA23
   NEW M3 ( 42140 10820 ) ( 45500 * )
   NEW M2 ( 42140 10820 ) VIA23
   NEW M2 ( 42140 10820 ) ( * 11875 )
   NEW M1 ( 42435 11900 ) VIA12A
   + USE SIGNAL ;
 - tmp_net5
   ( ctmTdsLR_2_16 Z )
   ( ctmTdsLR_3_17 B2 )
   ( ctmTdsLR_3_17 A2 )
   + ROUTED M1 ( 38780 13020 ) VIA12A
   NEW M2 ( 38780 12865 ) ( * 13020 )
   NEW M2 ( 38780 13260 ) VIA23 ( 43260 * )
   NEW M1 ( 43260 11900 ) VIA12A ( * 13260 ) VIA23
   NEW M1 ( 45325 12460 ) ( 47740 * ) VIA12A ( * 13260 ) VIA23
   NEW M3 ( 43260 13260 ) ( 47740 * )
   + USE SIGNAL ;
END NETS
END DESIGN
