Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  1 19:46:53 2020
| Host         : DESKTOP-5PA8C12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: input_handler_mod/kh/data_clk_db/clean_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 680 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.880        0.000                      0                 1543        0.035        0.000                      0                 1543        3.000        0.000                       0                   686  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100mhz                   {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz          3.880        0.000                      0                 1543        0.167        0.000                      0                 1543        7.192        0.000                       0                   682  
  clkfbout_clk_wiz_65mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz_1        3.882        0.000                      0                 1543        0.167        0.000                      0                 1543        7.192        0.000                       0                   682  
  clkfbout_clk_wiz_65mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65mhz_clk_wiz_65mhz_1  clk_65mhz_clk_wiz_65mhz          3.880        0.000                      0                 1543        0.035        0.000                      0                 1543  
clk_65mhz_clk_wiz_65mhz    clk_65mhz_clk_wiz_65mhz_1        3.880        0.000                      0                 1543        0.035        0.000                      0                 1543  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.738    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.738    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.721    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.721    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_mod/blob_trngWaveform/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.372    pixel[7]
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.053    -0.539    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X9Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_mod/blob_trngWaveform/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.335    pixel[0]
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.075    -0.517    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_clk_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_clk_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.565    -0.599    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X53Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  input_handler_mod/kh/data_clk_db/new_input_reg/Q
                         net (fo=2, routed)           0.108    -0.350    input_handler_mod/kh/data_clk_db/new_input_reg_n_0
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  input_handler_mod/kh/data_clk_db/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.305    input_handler_mod/kh/data_clk_db/clean_out_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.835    -0.838    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/C
                         clock pessimism              0.252    -0.586    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091    -0.495    input_handler_mod/kh/data_clk_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 db_btnd/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.791%)  route 0.142ns (43.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    db_btnd/clk_65mhz
    SLICE_X13Y61         FDRE                                         r  db_btnd/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  db_btnd/new_input_reg/Q
                         net (fo=2, routed)           0.142    -0.309    db_btnd/new_input_reg_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  db_btnd/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    db_btnd/clean_out_i_1__1_n_0
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    db_btnd/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/C
                         clock pessimism              0.254    -0.575    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120    -0.455    db_btnd/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.908%)  route 0.141ns (43.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.574    -0.590    xvga_mod/clk_65mhz
    SLICE_X15Y57         FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga_mod/vcount_out_reg[6]/Q
                         net (fo=49, routed)          0.141    -0.308    xvga_mod/vcount_out_reg[9]_1[6]
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  xvga_mod/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    xvga_mod/p_0_in__2[7]
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.845    -0.828    xvga_mod/clk_65mhz
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.121    -0.456    xvga_mod/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X6Y46          FDRE                                         r  input_handler_mod/kh/data_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  input_handler_mod/kh/data_db/new_input_reg/Q
                         net (fo=2, routed)           0.093    -0.237    input_handler_mod/kh/data_db/new_input_reg_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.045    -0.192 r  input_handler_mod/kh/data_db/clean_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    input_handler_mod/kh/data_db/clean_out_i_1__0_n_0
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/C
                         clock pessimism              0.246    -0.482    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.091    -0.391    input_handler_mod/kh/data_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    seven_seg_mod/clk_65mhz
    SLICE_X4Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  seven_seg_mod/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.141    -0.212    seven_seg_mod/segment_state[2]
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    seven_seg_mod/clk_65mhz
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.070    -0.412    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  display_mod/blob_trngWaveform/pixel_out_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.311    pixel[3]
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    clk_65mhz
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.512    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.838%)  route 0.243ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.243    -0.132    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.957    -0.716    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.335    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.687%)  route 0.245ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.245    -0.130    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.958    -0.715    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.334    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y9      pwm_out_carry_i_359/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y9      pwm_out_carry_i_359/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y6      pwm_out_carry_i_316/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y18     pwm_out_carry_i_371/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y18     pwm_out_carry_i_371/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y7      pwm_out_carry_i_317/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y17     pwm_out_carry_i_372/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y17     pwm_out_carry_i_372/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y21     display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y21     display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y35      oc4/toneAs/phase_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y35      oc4/toneAs/phase_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      oc4/toneA/phase_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y28      oc4/toneC/phase_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz_1
  To Clock:  clk_65mhz_clk_wiz_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.130    14.431    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.657    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.130    14.431    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.657    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.130    14.431    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.657    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.130    14.431    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.657    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.130    14.513    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.740    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.130    14.513    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.740    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.130    14.431    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.657    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.130    14.431    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.657    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.130    14.513    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.723    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.130    14.513    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.723    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_mod/blob_trngWaveform/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.372    pixel[7]
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.053    -0.539    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X9Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_mod/blob_trngWaveform/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.335    pixel[0]
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.075    -0.517    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_clk_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_clk_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.565    -0.599    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X53Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  input_handler_mod/kh/data_clk_db/new_input_reg/Q
                         net (fo=2, routed)           0.108    -0.350    input_handler_mod/kh/data_clk_db/new_input_reg_n_0
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  input_handler_mod/kh/data_clk_db/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.305    input_handler_mod/kh/data_clk_db/clean_out_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.835    -0.838    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/C
                         clock pessimism              0.252    -0.586    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091    -0.495    input_handler_mod/kh/data_clk_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 db_btnd/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.791%)  route 0.142ns (43.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    db_btnd/clk_65mhz
    SLICE_X13Y61         FDRE                                         r  db_btnd/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  db_btnd/new_input_reg/Q
                         net (fo=2, routed)           0.142    -0.309    db_btnd/new_input_reg_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  db_btnd/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    db_btnd/clean_out_i_1__1_n_0
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    db_btnd/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/C
                         clock pessimism              0.254    -0.575    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120    -0.455    db_btnd/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.908%)  route 0.141ns (43.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.574    -0.590    xvga_mod/clk_65mhz
    SLICE_X15Y57         FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga_mod/vcount_out_reg[6]/Q
                         net (fo=49, routed)          0.141    -0.308    xvga_mod/vcount_out_reg[9]_1[6]
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  xvga_mod/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    xvga_mod/p_0_in__2[7]
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.845    -0.828    xvga_mod/clk_65mhz
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.121    -0.456    xvga_mod/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X6Y46          FDRE                                         r  input_handler_mod/kh/data_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  input_handler_mod/kh/data_db/new_input_reg/Q
                         net (fo=2, routed)           0.093    -0.237    input_handler_mod/kh/data_db/new_input_reg_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.045    -0.192 r  input_handler_mod/kh/data_db/clean_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    input_handler_mod/kh/data_db/clean_out_i_1__0_n_0
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/C
                         clock pessimism              0.246    -0.482    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.091    -0.391    input_handler_mod/kh/data_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    seven_seg_mod/clk_65mhz
    SLICE_X4Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  seven_seg_mod/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.141    -0.212    seven_seg_mod/segment_state[2]
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    seven_seg_mod/clk_65mhz
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.070    -0.412    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  display_mod/blob_trngWaveform/pixel_out_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.311    pixel[3]
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    clk_65mhz
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.512    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.838%)  route 0.243ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.243    -0.132    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.957    -0.716    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.335    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.687%)  route 0.245ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.245    -0.130    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.958    -0.715    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.334    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y9      pwm_out_carry_i_359/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y9      pwm_out_carry_i_359/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y6      pwm_out_carry_i_316/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y18     pwm_out_carry_i_371/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y18     pwm_out_carry_i_371/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y7      pwm_out_carry_i_317/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y17     pwm_out_carry_i_372/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y17     pwm_out_carry_i_372/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y21     display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y21     display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y35      oc4/toneD/phase_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y36      oc4/toneD/phase_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y35      oc4/toneAs/phase_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y35      oc4/toneAs/phase_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      oc4/toneA/phase_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      oc4/toneC/phase_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y28      oc4/toneC/phase_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y16     oc4/toneF/phase_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz_1
  To Clock:  clkfbout_clk_wiz_65mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz_1
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.738    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.738    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.721    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.721    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_mod/blob_trngWaveform/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.372    pixel[7]
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.053    -0.407    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X9Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_mod/blob_trngWaveform/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.335    pixel[0]
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.075    -0.385    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_clk_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_clk_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.565    -0.599    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X53Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  input_handler_mod/kh/data_clk_db/new_input_reg/Q
                         net (fo=2, routed)           0.108    -0.350    input_handler_mod/kh/data_clk_db/new_input_reg_n_0
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  input_handler_mod/kh/data_clk_db/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.305    input_handler_mod/kh/data_clk_db/clean_out_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.835    -0.838    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091    -0.363    input_handler_mod/kh/data_clk_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 db_btnd/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.791%)  route 0.142ns (43.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    db_btnd/clk_65mhz
    SLICE_X13Y61         FDRE                                         r  db_btnd/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  db_btnd/new_input_reg/Q
                         net (fo=2, routed)           0.142    -0.309    db_btnd/new_input_reg_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  db_btnd/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    db_btnd/clean_out_i_1__1_n_0
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    db_btnd/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120    -0.323    db_btnd/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.908%)  route 0.141ns (43.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.574    -0.590    xvga_mod/clk_65mhz
    SLICE_X15Y57         FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga_mod/vcount_out_reg[6]/Q
                         net (fo=49, routed)          0.141    -0.308    xvga_mod/vcount_out_reg[9]_1[6]
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  xvga_mod/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    xvga_mod/p_0_in__2[7]
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.845    -0.828    xvga_mod/clk_65mhz
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.121    -0.324    xvga_mod/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X6Y46          FDRE                                         r  input_handler_mod/kh/data_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  input_handler_mod/kh/data_db/new_input_reg/Q
                         net (fo=2, routed)           0.093    -0.237    input_handler_mod/kh/data_db/new_input_reg_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.045    -0.192 r  input_handler_mod/kh/data_db/clean_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    input_handler_mod/kh/data_db/clean_out_i_1__0_n_0
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.132    -0.349    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.091    -0.258    input_handler_mod/kh/data_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    seven_seg_mod/clk_65mhz
    SLICE_X4Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  seven_seg_mod/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.141    -0.212    seven_seg_mod/segment_state[2]
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    seven_seg_mod/clk_65mhz
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.132    -0.349    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.070    -0.279    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  display_mod/blob_trngWaveform/pixel_out_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.311    pixel[3]
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    clk_65mhz
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.380    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.838%)  route 0.243ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.243    -0.132    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.957    -0.716    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.132    -0.333    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.203    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.687%)  route 0.245ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.245    -0.130    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.958    -0.715    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.132    -0.332    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.202    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.806ns (26.843%)  route 7.647ns (73.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.873 r  oc4/toneFs/phase0_carry__6/O[2]
                         net (fo=1, routed)           1.001     7.873    oc4/toneFs/phase0_carry__6_n_5
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.327     8.200 r  oc4/toneFs/pwm_out_carry_i_451/O
                         net (fo=2, routed)           1.575     9.775    oc4_n_460
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.905ns (27.971%)  route 7.481ns (72.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.968 r  oc4/toneFs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.967     7.934    oc4/toneFs/phase0_carry__6_n_6
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.265 r  oc4/toneFs/pwm_out_carry_i_452/O
                         net (fo=2, routed)           1.442     9.707    oc4_n_461
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.738    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.754ns (26.546%)  route 7.620ns (73.454%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  oc4/toneCs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.483    oc4/toneCs/phase0_carry__5_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  oc4/toneCs/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.757     8.573    oc4/toneCs/phase0_carry__6_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.332     8.905 r  oc4/toneCs/pwm_out_carry_i_341/O
                         net (fo=2, routed)           0.791     9.696    oc4_n_421
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773    13.738    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_358/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y8          RAMB18E1                                     r  pwm_out_carry_i_358/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.655    pwm_out_carry_i_358
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_359/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 2.786ns (27.093%)  route 7.497ns (72.907%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 14.065 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         5.072     5.276    my_rec/douta[16]
    SLICE_X23Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  my_rec/phase0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.400    oc4/toneFs/phase0_carry__0_0[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.950 r  oc4/toneFs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.950    oc4/toneFs/phase0_carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  oc4/toneFs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.064    oc4/toneFs/phase0_carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  oc4/toneFs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.178    oc4/toneFs/phase0_carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  oc4/toneFs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.292    oc4/toneFs/phase0_carry__2_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  oc4/toneFs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.406    oc4/toneFs/phase0_carry__3_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  oc4/toneFs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.520    oc4/toneFs/phase0_carry__4_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  oc4/toneFs/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.634    oc4/toneFs/phase0_carry__5_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.856 r  oc4/toneFs/phase0_carry__6/O[0]
                         net (fo=1, routed)           0.861     7.716    oc4/toneFs/phase0_carry__6_n_7
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.324     8.040 r  oc4/toneFs/pwm_out_carry_i_453/O
                         net (fo=2, routed)           1.565     9.605    oc4_n_462
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.701    14.065    clk_65mhz
    RAMB18_X1Y9          RAMB18E1                                     r  pwm_out_carry_i_359/CLKBWRCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.132    14.429    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    13.655    pwm_out_carry_i_359
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_235/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y9          RAMB18E1                                     r  pwm_out_carry_i_235/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.721    pwm_out_carry_i_235
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pwm_out_carry_i_236/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz_1 rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.639ns (25.570%)  route 7.682ns (74.430%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 14.075 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.862    -0.678    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.204 r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=793, routed)         6.073     6.277    input_handler_mod/douta[16]
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  input_handler_mod/phase0_carry_i_2__8/O
                         net (fo=1, routed)           0.000     6.401    oc4/toneCs/phase0_carry__0_0[2]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.799 r  oc4/toneCs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    oc4/toneCs/phase0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  oc4/toneCs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    oc4/toneCs/phase0_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  oc4/toneCs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.027    oc4/toneCs/phase0_carry__1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  oc4/toneCs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    oc4/toneCs/phase0_carry__2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  oc4/toneCs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    oc4/toneCs/phase0_carry__3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  oc4/toneCs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.369    oc4/toneCs/phase0_carry__4_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  oc4/toneCs/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.834     8.536    oc4/toneCs/phase0_carry__5_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.331     8.867 r  oc4/toneCs/pwm_out_carry_i_345/O
                         net (fo=2, routed)           0.775     9.643    oc4_n_425
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         1.711    14.075    clk_65mhz
    RAMB18_X0Y8          RAMB18E1                                     r  pwm_out_carry_i_236/CLKARDCLK
                         clock pessimism              0.568    14.643    
                         clock uncertainty           -0.132    14.511    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    13.721    pwm_out_carry_i_236
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_mod/blob_trngWaveform/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.372    pixel[7]
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X8Y62          FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.053    -0.407    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.572    -0.592    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X9Y62          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_mod/blob_trngWaveform/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.335    pixel[0]
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.842    -0.831    clk_65mhz
    SLICE_X9Y62          FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.075    -0.385    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_clk_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_clk_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.565    -0.599    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X53Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  input_handler_mod/kh/data_clk_db/new_input_reg/Q
                         net (fo=2, routed)           0.108    -0.350    input_handler_mod/kh/data_clk_db/new_input_reg_n_0
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  input_handler_mod/kh/data_clk_db/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.305    input_handler_mod/kh/data_clk_db/clean_out_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.835    -0.838    input_handler_mod/kh/data_clk_db/clk_65mhz
    SLICE_X52Y99         FDRE                                         r  input_handler_mod/kh/data_clk_db/clean_out_reg/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091    -0.363    input_handler_mod/kh/data_clk_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 db_btnd/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db_btnd/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.791%)  route 0.142ns (43.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    db_btnd/clk_65mhz
    SLICE_X13Y61         FDRE                                         r  db_btnd/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  db_btnd/new_input_reg/Q
                         net (fo=2, routed)           0.142    -0.309    db_btnd/new_input_reg_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  db_btnd/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    db_btnd/clean_out_i_1__1_n_0
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    db_btnd/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  db_btnd/clean_out_reg/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120    -0.323    db_btnd/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.908%)  route 0.141ns (43.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.574    -0.590    xvga_mod/clk_65mhz
    SLICE_X15Y57         FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga_mod/vcount_out_reg[6]/Q
                         net (fo=49, routed)          0.141    -0.308    xvga_mod/vcount_out_reg[9]_1[6]
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  xvga_mod/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    xvga_mod/p_0_in__2[7]
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.845    -0.828    xvga_mod/clk_65mhz
    SLICE_X14Y57         FDRE                                         r  xvga_mod/vcount_out_reg[7]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.121    -0.324    xvga_mod/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 input_handler_mod/kh/data_db/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            input_handler_mod/kh/data_db/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X6Y46          FDRE                                         r  input_handler_mod/kh/data_db/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  input_handler_mod/kh/data_db/new_input_reg/Q
                         net (fo=2, routed)           0.093    -0.237    input_handler_mod/kh/data_db/new_input_reg_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.045    -0.192 r  input_handler_mod/kh/data_db/clean_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    input_handler_mod/kh/data_db/clean_out_i_1__0_n_0
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    input_handler_mod/kh/data_db/clk_65mhz
    SLICE_X7Y46          FDRE                                         r  input_handler_mod/kh/data_db/clean_out_reg/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.132    -0.349    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.091    -0.258    input_handler_mod/kh/data_db/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.669    -0.495    seven_seg_mod/clk_65mhz
    SLICE_X4Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  seven_seg_mod/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.141    -0.212    seven_seg_mod/segment_state[2]
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.946    -0.727    seven_seg_mod/clk_65mhz
    SLICE_X5Y43          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.132    -0.349    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.070    -0.279    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.573    -0.591    display_mod/blob_trngWaveform/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  display_mod/blob_trngWaveform/pixel_out_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.311    pixel[3]
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.844    -0.829    clk_65mhz
    SLICE_X9Y61          FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.066    -0.380    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.838%)  route 0.243ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.243    -0.132    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.957    -0.716    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.132    -0.333    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.203    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_rec/beat_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz_1 rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.687%)  route 0.245ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.641    -0.523    my_rec/clk_65mhz
    SLICE_X8Y43          FDRE                                         r  my_rec/beat_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  my_rec/beat_ctr_reg[2]/Q
                         net (fo=8, routed)           0.245    -0.130    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_65mhz_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_65mhz_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_65mhz_mod/inst/clk_in1_clk_wiz_65mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=680, routed)         0.958    -0.715    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.132    -0.332    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.202    my_rec/rec_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.072    





