<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBIMVAA</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">TLBIMVAA, TLB Invalidate by VA, All ASID</h1><p>The TLBIMVAA characteristics are:</p><h2>Purpose</h2>
          <p>Invalidate all cached copies of translation table entries from TLBs that meet the following requirements:</p>
        
          <ul>
            <li>
              The entry is a stage 1 translation table entry, from any level of the translation table walk.
            </li>
            <li>
              The entry would be used to translate the specified address.
            </li>
            <li>
              If EL2 is implemented, the entry would be used with the current VMID.
            </li>
          </ul>
        
          <p>From the entries that match these requirement, the entries that are invalidated are required for the following translation regime:</p>
        
          <ul>
            <li>
              If executed at Secure EL1 when EL3 is using AArch64, the Secure EL1&amp;0 translation regime.
            </li>
            <li>
              If executed in Secure state when EL3 is using AArch32, the Secure PL1&amp;0 translation regime.
            </li>
            <li>
              If executed in Non-secure state, the Non-secure PL1&amp;0 translation regime.
            </li>
          </ul>
        
          <p>The invalidation only applies to the PE that executes this instruction.</p>
        <p>This 
        System instruction
       is part of the TLB maintenance instructions functional group.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>TLBIMVAA is a 32-bit System instruction.</p>
        <h2>Field descriptions</h2><p>The TLBIMVAA input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#VA">VA</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="VA">VA, bits [31:12]
                  </h4>
              <p>Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.</p>
            <h4 id="0">
                Bits [11:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Executing the TLBIMVAA instruction</h2><div class="access_instructions"><div class="access_instruction"><p>This instruction is executed using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c8, c7, 3</td><td>000</td><td>011</td><td>1000</td><td>1111</td><td>0111</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The instruction is executable as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>WO</td><td>
        n/a
      </td><td>WO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>WO</td><td>WO</td><td>WO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>WO</td><td>WO</td></tr></table><p><p>This table applies to all syntax that can be used to execute this instruction.</p></p>
            <p>When <a href="AArch32-hcr.html">HCR</a>.FB is 1, at Non-secure EL1 this instruction executes as a <a href="AArch32-tlbimvaais.html">TLBIMVAAIS</a>.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            executing this System instruction.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T8==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T8==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
