# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 28 2022 20:54:26

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: dout[0]
			6.2.2::Path details for port: dout[1]
			6.2.3::Path details for port: dout[2]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: usb_tx
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: dout[0]
			6.5.2::Path details for port: dout[1]
			6.5.3::Path details for port: dout[2]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: usb_tx
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 105.46 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            518         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         333          clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
dout[0]    clk         16090         clk_0:R                
dout[1]    clk         10038         clk_0:R                
dout[2]    clk         16420         clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
usb_rx             usb_tx              6976        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         306         clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
dout[0]    clk         11512                 clk_0:R                
dout[1]    clk         9667                  clk_0:R                
dout[2]    clk         13223                 clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
usb_rx             usb_tx              6471                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 105.46 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Setup Constraint : 10000p
Path slack       : 518p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        8669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryin               LogicCell40_SEQ_MODE_1000      0             11163    518  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout              LogicCell40_SEQ_MODE_1000    126             11289    518  RISE       2
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryin               LogicCell40_SEQ_MODE_1000      0             11289    518  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryout              LogicCell40_SEQ_MODE_1000    126             11415    518  RISE       2
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryin               LogicCell40_SEQ_MODE_1000      0             11415    518  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryout              LogicCell40_SEQ_MODE_1000    126             11542    518  RISE       2
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryin               LogicCell40_SEQ_MODE_1000      0             11542    518  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryout              LogicCell40_SEQ_MODE_1000    126             11668    518  RISE       1
IN_MUX_bfv_32_20_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             11668    518  RISE       1
IN_MUX_bfv_32_20_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             11864    518  RISE       1
I__917/I                                                          InMux                          0             11864    518  RISE       1
I__917/O                                                          InMux                        259             12124    518  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3                   LogicCell40_SEQ_MODE_1000      0             12124    518  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Setup Constraint : 10000p
Path slack       : 518p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        8669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryin               LogicCell40_SEQ_MODE_1000      0             11163    518  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout              LogicCell40_SEQ_MODE_1000    126             11289    518  RISE       2
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryin               LogicCell40_SEQ_MODE_1000      0             11289    518  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryout              LogicCell40_SEQ_MODE_1000    126             11415    518  RISE       2
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryin               LogicCell40_SEQ_MODE_1000      0             11415    518  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryout              LogicCell40_SEQ_MODE_1000    126             11542    518  RISE       2
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryin               LogicCell40_SEQ_MODE_1000      0             11542    518  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryout              LogicCell40_SEQ_MODE_1000    126             11668    518  RISE       1
IN_MUX_bfv_32_20_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             11668    518  RISE       1
IN_MUX_bfv_32_20_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             11864    518  RISE       1
I__917/I                                                          InMux                          0             11864    518  RISE       1
I__917/O                                                          InMux                        259             12124    518  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3                   LogicCell40_SEQ_MODE_1000      0             12124    518  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 333


Data Path Delay                2778
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  333

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__177/I                               Odrv12                     0      1207               RISE  1       
I__177/O                               Odrv12                     491    1698               RISE  1       
I__178/I                               Span12Mux_v                0      1698               RISE  1       
I__178/O                               Span12Mux_v                491    2189               RISE  1       
I__179/I                               LocalMux                   0      2189               RISE  1       
I__179/O                               LocalMux                   330    2519               RISE  1       
I__182/I                               InMux                      0      2519               RISE  1       
I__182/O                               InMux                      259    2778               RISE  1       
reset_cond.M_stage_q_2_LC_17_17_3/in0  LogicCell40_SEQ_MODE_1000  0      2778               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__896/I                                          ClkMux                     0      2607               RISE  1       
I__896/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: dout[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : dout[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 16090


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay             12635
---------------------------- ------
Clock To Out Delay            16090

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__909/I                                          ClkMux                     0      2607               RISE  1       
I__909/O                                          ClkMux                     309    2915               RISE  1       
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                                      model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__872/I                                                      LocalMux                   0      3455               RISE  1       
I__872/O                                                      LocalMux                   330    3785               RISE  1       
I__874/I                                                      InMux                      0      3785               RISE  1       
I__874/O                                                      InMux                      259    4044               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000  0      4044               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000  449    4493               RISE  1       
I__754/I                                                      LocalMux                   0      4493               RISE  1       
I__754/O                                                      LocalMux                   330    4823               RISE  1       
I__755/I                                                      InMux                      0      4823               RISE  1       
I__755/O                                                      InMux                      259    5082               RISE  1       
I__756/I                                                      CascadeMux                 0      5082               RISE  1       
I__756/O                                                      CascadeMux                 0      5082               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000  0      5082               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000  231    5314               RISE  1       
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000  0      5314               RISE  1       
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000  126    5440               RISE  1       
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000  0      5440               RISE  1       
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000  126    5566               RISE  1       
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000  0      5566               RISE  1       
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000  126    5693               RISE  1       
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000  0      5693               RISE  1       
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000  126    5819               RISE  1       
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000  0      5819               RISE  1       
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000  126    5945               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000  0      5945               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000  126    6071               RISE  1       
I__460/I                                                      InMux                      0      6071               RISE  1       
I__460/O                                                      InMux                      259    6331               RISE  1       
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000  0      6331               RISE  1       
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000  316    6646               RISE  4       
I__788/I                                                      LocalMux                   0      6646               RISE  1       
I__788/O                                                      LocalMux                   330    6976               RISE  1       
I__792/I                                                      InMux                      0      6976               RISE  1       
I__792/O                                                      InMux                      259    7235               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/in3    LogicCell40_SEQ_MODE_0000  0      7235               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/lcout  LogicCell40_SEQ_MODE_0000  316    7551               RISE  1       
I__732/I                                                      LocalMux                   0      7551               RISE  1       
I__732/O                                                      LocalMux                   330    7881               RISE  1       
I__733/I                                                      InMux                      0      7881               RISE  1       
I__733/O                                                      InMux                      259    8140               RISE  1       
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/in1         LogicCell40_SEQ_MODE_0000  0      8140               RISE  1       
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/lcout       LogicCell40_SEQ_MODE_0000  379    8519               FALL  1       
I__666/I                                                      Odrv12                     0      8519               FALL  1       
I__666/O                                                      Odrv12                     540    9059               FALL  1       
I__667/I                                                      Span12Mux_h                0      9059               FALL  1       
I__667/O                                                      Span12Mux_h                540    9599               FALL  1       
I__668/I                                                      Span12Mux_s9_h             0      9599               FALL  1       
I__668/O                                                      Span12Mux_s9_h             435    10034              FALL  1       
I__669/I                                                      Sp12to4                    0      10034              FALL  1       
I__669/O                                                      Sp12to4                    449    10483              FALL  1       
I__670/I                                                      Span4Mux_s1_h              0      10483              FALL  1       
I__670/O                                                      Span4Mux_s1_h              168    10651              FALL  1       
I__671/I                                                      IoSpan4Mux                 0      10651              FALL  1       
I__671/O                                                      IoSpan4Mux                 323    10974              FALL  1       
I__672/I                                                      LocalMux                   0      10974              FALL  1       
I__672/O                                                      LocalMux                   309    11282              FALL  1       
I__673/I                                                      IoInMux                    0      11282              FALL  1       
I__673/O                                                      IoInMux                    217    11500              FALL  1       
dout_obuf_0_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      11500              FALL  1       
dout_obuf_0_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2237   13737              FALL  1       
dout_obuf_0_iopad/DIN                                         IO_PAD                     0      13737              FALL  1       
dout_obuf_0_iopad/PACKAGEPIN:out                              IO_PAD                     2353   16090              FALL  1       
dout[0]                                                       cu_top_0                   0      16090              FALL  1       

6.2.2::Path details for port: dout[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : dout[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10038


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6583
---------------------------- ------
Clock To Out Delay            10038

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__908/I                                          ClkMux                     0      2607               RISE  1       
I__908/O                                          ClkMux                     309    2915               RISE  1       
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_chain.M_sr_bit_q_LC_30_20_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__495/I                              Odrv12                     0      3455               FALL  1       
I__495/O                              Odrv12                     540    3995               FALL  1       
I__497/I                              Span12Mux_h                0      3995               FALL  1       
I__497/O                              Span12Mux_h                540    4535               FALL  1       
I__498/I                              Span12Mux_s8_h             0      4535               FALL  1       
I__498/O                              Span12Mux_s8_h             386    4921               FALL  1       
I__499/I                              LocalMux                   0      4921               FALL  1       
I__499/O                              LocalMux                   309    5230               FALL  1       
I__500/I                              IoInMux                    0      5230               FALL  1       
I__500/O                              IoInMux                    217    5447               FALL  1       
dout_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5447               FALL  1       
dout_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   7684               FALL  1       
dout_obuf_1_iopad/DIN                 IO_PAD                     0      7684               FALL  1       
dout_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                     2353   10038              FALL  1       
dout[1]                               cu_top_0                   0      10038              FALL  1       

6.2.3::Path details for port: dout[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : dout[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 16420


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay             12965
---------------------------- ------
Clock To Out Delay            16420

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__909/I                                          ClkMux                     0      2607               RISE  1       
I__909/O                                          ClkMux                     309    2915               RISE  1       
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout                LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__872/I                                                         LocalMux                   0      3455               RISE  1       
I__872/O                                                         LocalMux                   330    3785               RISE  1       
I__874/I                                                         InMux                      0      3785               RISE  1       
I__874/O                                                         InMux                      259    4044               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0            LogicCell40_SEQ_MODE_0000  0      4044               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout          LogicCell40_SEQ_MODE_0000  449    4493               RISE  1       
I__754/I                                                         LocalMux                   0      4493               RISE  1       
I__754/O                                                         LocalMux                   330    4823               RISE  1       
I__755/I                                                         InMux                      0      4823               RISE  1       
I__755/O                                                         InMux                      259    5082               RISE  1       
I__756/I                                                         CascadeMux                 0      5082               RISE  1       
I__756/O                                                         CascadeMux                 0      5082               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2                LogicCell40_SEQ_MODE_0000  0      5082               RISE  1       
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout           LogicCell40_SEQ_MODE_0000  231    5314               RISE  1       
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin            LogicCell40_SEQ_MODE_0000  0      5314               RISE  1       
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout           LogicCell40_SEQ_MODE_0000  126    5440               RISE  1       
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin            LogicCell40_SEQ_MODE_0000  0      5440               RISE  1       
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout           LogicCell40_SEQ_MODE_0000  126    5566               RISE  1       
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin            LogicCell40_SEQ_MODE_0000  0      5566               RISE  1       
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout           LogicCell40_SEQ_MODE_0000  126    5693               RISE  1       
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin            LogicCell40_SEQ_MODE_0000  0      5693               RISE  1       
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout           LogicCell40_SEQ_MODE_0000  126    5819               RISE  1       
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin            LogicCell40_SEQ_MODE_0000  0      5819               RISE  1       
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout           LogicCell40_SEQ_MODE_0000  126    5945               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin        LogicCell40_SEQ_MODE_0000  0      5945               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout       LogicCell40_SEQ_MODE_0000  126    6071               RISE  1       
I__460/I                                                         InMux                      0      6071               RISE  1       
I__460/O                                                         InMux                      259    6331               RISE  1       
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3        LogicCell40_SEQ_MODE_0000  0      6331               RISE  1       
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout      LogicCell40_SEQ_MODE_0000  316    6646               RISE  4       
I__786/I                                                         LocalMux                   0      6646               RISE  1       
I__786/O                                                         LocalMux                   330    6976               RISE  1       
I__790/I                                                         InMux                      0      6976               RISE  1       
I__790/O                                                         InMux                      259    7235               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3       LogicCell40_SEQ_MODE_0000  0      7235               RISE  1       
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout     LogicCell40_SEQ_MODE_0000  316    7551               RISE  12      
I__631/I                                                         Odrv4                      0      7551               RISE  1       
I__631/O                                                         Odrv4                      351    7902               RISE  1       
I__635/I                                                         Span4Mux_h                 0      7902               RISE  1       
I__635/O                                                         Span4Mux_h                 302    8203               RISE  1       
I__646/I                                                         LocalMux                   0      8203               RISE  1       
I__646/O                                                         LocalMux                   330    8533               RISE  1       
I__650/I                                                         InMux                      0      8533               RISE  1       
I__650/O                                                         InMux                      259    8792               RISE  1       
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/in1    LogicCell40_SEQ_MODE_0000  0      8792               RISE  1       
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/lcout  LogicCell40_SEQ_MODE_0000  379    9171               FALL  1       
I__168/I                                                         Odrv12                     0      9171               FALL  1       
I__168/O                                                         Odrv12                     540    9711               FALL  1       
I__169/I                                                         Span12Mux_h                0      9711               FALL  1       
I__169/O                                                         Span12Mux_h                540    10251              FALL  1       
I__170/I                                                         Sp12to4                    0      10251              FALL  1       
I__170/O                                                         Sp12to4                    449    10700              FALL  1       
I__171/I                                                         Span4Mux_v                 0      10700              FALL  1       
I__171/O                                                         Span4Mux_v                 372    11072              FALL  1       
I__172/I                                                         Span4Mux_s3_h              0      11072              FALL  1       
I__172/O                                                         Span4Mux_s3_h              231    11303              FALL  1       
I__173/I                                                         LocalMux                   0      11303              FALL  1       
I__173/O                                                         LocalMux                   309    11612              FALL  1       
I__174/I                                                         IoInMux                    0      11612              FALL  1       
I__174/O                                                         IoInMux                    217    11829              FALL  1       
dout_obuf_2_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001     0      11829              FALL  1       
dout_obuf_2_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001     2237   14067              FALL  1       
dout_obuf_2_iopad/DIN                                            IO_PAD                     0      14067              FALL  1       
dout_obuf_2_iopad/PACKAGEPIN:out                                 IO_PAD                     2353   16420              FALL  1       
dout[2]                                                          cu_top_0                   0      16420              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6976

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  RISE  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  RISE  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  590    590                RISE  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__161/I                          Odrv12                  0      1207               RISE  1       
I__161/O                          Odrv12                  491    1698               RISE  1       
I__162/I                          Span12Mux_s0_v          0      1698               RISE  1       
I__162/O                          Span12Mux_s0_v          98     1796               RISE  1       
I__163/I                          LocalMux                0      1796               RISE  1       
I__163/O                          LocalMux                330    2126               RISE  1       
I__164/I                          IoInMux                 0      2126               RISE  1       
I__164/O                          IoInMux                 259    2385               RISE  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2385               RISE  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4623               FALL  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4623               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   6976               FALL  1       
usb_tx                            cu_top_0                0      6976               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : 306


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       306

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__177/I                               Odrv12                     0      1003               FALL  1       
I__177/O                               Odrv12                     540    1543               FALL  1       
I__178/I                               Span12Mux_v                0      1543               FALL  1       
I__178/O                               Span12Mux_v                540    2083               FALL  1       
I__179/I                               LocalMux                   0      2083               FALL  1       
I__179/O                               LocalMux                   309    2392               FALL  1       
I__180/I                               InMux                      0      2392               FALL  1       
I__180/O                               InMux                      217    2609               FALL  1       
reset_cond.M_stage_q_0_LC_17_17_4/in3  LogicCell40_SEQ_MODE_1000  0      2609               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__896/I                                          ClkMux                     0      2607               RISE  1       
I__896/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_17_17_4/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: dout[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : dout[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 11512


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8057
---------------------------- ------
Clock To Out Delay            11512

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__905/I                                          ClkMux                     0      2607               RISE  1       
I__905/O                                          ClkMux                     309    2915               RISE  1       
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout              LogicCell40_SEQ_MODE_1000  540    3455               FALL  8       
I__720/I                                                 LocalMux                   0      3455               FALL  1       
I__720/O                                                 LocalMux                   309    3764               FALL  1       
I__727/I                                                 InMux                      0      3764               FALL  1       
I__727/O                                                 InMux                      217    3981               FALL  1       
I__731/I                                                 CascadeMux                 0      3981               FALL  1       
I__731/O                                                 CascadeMux                 0      3981               FALL  1       
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/in2    LogicCell40_SEQ_MODE_0000  0      3981               FALL  1       
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/lcout  LogicCell40_SEQ_MODE_0000  379    4360               RISE  1       
I__666/I                                                 Odrv12                     0      4360               RISE  1       
I__666/O                                                 Odrv12                     491    4851               RISE  1       
I__667/I                                                 Span12Mux_h                0      4851               RISE  1       
I__667/O                                                 Span12Mux_h                491    5342               RISE  1       
I__668/I                                                 Span12Mux_s9_h             0      5342               RISE  1       
I__668/O                                                 Span12Mux_s9_h             393    5735               RISE  1       
I__669/I                                                 Sp12to4                    0      5735               RISE  1       
I__669/O                                                 Sp12to4                    428    6162               RISE  1       
I__670/I                                                 Span4Mux_s1_h              0      6162               RISE  1       
I__670/O                                                 Span4Mux_s1_h              175    6338               RISE  1       
I__671/I                                                 IoSpan4Mux                 0      6338               RISE  1       
I__671/O                                                 IoSpan4Mux                 288    6625               RISE  1       
I__672/I                                                 LocalMux                   0      6625               RISE  1       
I__672/O                                                 LocalMux                   330    6955               RISE  1       
I__673/I                                                 IoInMux                    0      6955               RISE  1       
I__673/O                                                 IoInMux                    259    7214               RISE  1       
dout_obuf_0_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      7214               RISE  1       
dout_obuf_0_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2006   9220               RISE  1       
dout_obuf_0_iopad/DIN                                    IO_PAD                     0      9220               RISE  1       
dout_obuf_0_iopad/PACKAGEPIN:out                         IO_PAD                     2292   11512              RISE  1       
dout[0]                                                  cu_top_0                   0      11512              RISE  1       

6.5.2::Path details for port: dout[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : dout[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 9667


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6212
---------------------------- ------
Clock To Out Delay             9667

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__908/I                                          ClkMux                     0      2607               RISE  1       
I__908/O                                          ClkMux                     309    2915               RISE  1       
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_chain.M_sr_bit_q_LC_30_20_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__495/I                              Odrv12                     0      3455               RISE  1       
I__495/O                              Odrv12                     491    3946               RISE  1       
I__497/I                              Span12Mux_h                0      3946               RISE  1       
I__497/O                              Span12Mux_h                491    4437               RISE  1       
I__498/I                              Span12Mux_s8_h             0      4437               RISE  1       
I__498/O                              Span12Mux_s8_h             344    4781               RISE  1       
I__499/I                              LocalMux                   0      4781               RISE  1       
I__499/O                              LocalMux                   330    5110               RISE  1       
I__500/I                              IoInMux                    0      5110               RISE  1       
I__500/O                              IoInMux                    259    5370               RISE  1       
dout_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5370               RISE  1       
dout_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   7376               RISE  1       
dout_obuf_1_iopad/DIN                 IO_PAD                     0      7376               RISE  1       
dout_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                     2292   9667               RISE  1       
dout[1]                               cu_top_0                   0      9667               RISE  1       

6.5.3::Path details for port: dout[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : dout[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 13223


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              9768
---------------------------- ------
Clock To Out Delay            13223

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__894/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__894/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__895/I                                          GlobalMux                  0      2452               RISE  1       
I__895/O                                          GlobalMux                  154    2607               RISE  1       
I__905/I                                          ClkMux                     0      2607               RISE  1       
I__905/O                                          ClkMux                     309    2915               RISE  1       
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                      LogicCell40_SEQ_MODE_1000  540    3455               FALL  8       
I__716/I                                                         Odrv4                      0      3455               FALL  1       
I__716/O                                                         Odrv4                      372    3827               FALL  1       
I__723/I                                                         LocalMux                   0      3827               FALL  1       
I__723/O                                                         LocalMux                   309    4136               FALL  1       
I__728/I                                                         InMux                      0      4136               FALL  1       
I__728/O                                                         InMux                      217    4353               FALL  1       
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1       LogicCell40_SEQ_MODE_0000  0      4353               FALL  1       
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout     LogicCell40_SEQ_MODE_0000  379    4732               FALL  12      
I__631/I                                                         Odrv4                      0      4732               FALL  1       
I__631/O                                                         Odrv4                      372    5103               FALL  1       
I__635/I                                                         Span4Mux_h                 0      5103               FALL  1       
I__635/O                                                         Span4Mux_h                 316    5419               FALL  1       
I__646/I                                                         LocalMux                   0      5419               FALL  1       
I__646/O                                                         LocalMux                   309    5728               FALL  1       
I__650/I                                                         InMux                      0      5728               FALL  1       
I__650/O                                                         InMux                      217    5945               FALL  1       
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/in1    LogicCell40_SEQ_MODE_0000  0      5945               FALL  1       
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/lcout  LogicCell40_SEQ_MODE_0000  400    6345               RISE  1       
I__168/I                                                         Odrv12                     0      6345               RISE  1       
I__168/O                                                         Odrv12                     491    6836               RISE  1       
I__169/I                                                         Span12Mux_h                0      6836               RISE  1       
I__169/O                                                         Span12Mux_h                491    7327               RISE  1       
I__170/I                                                         Sp12to4                    0      7327               RISE  1       
I__170/O                                                         Sp12to4                    428    7754               RISE  1       
I__171/I                                                         Span4Mux_v                 0      7754               RISE  1       
I__171/O                                                         Span4Mux_v                 351    8105               RISE  1       
I__172/I                                                         Span4Mux_s3_h              0      8105               RISE  1       
I__172/O                                                         Span4Mux_s3_h              231    8337               RISE  1       
I__173/I                                                         LocalMux                   0      8337               RISE  1       
I__173/O                                                         LocalMux                   330    8666               RISE  1       
I__174/I                                                         IoInMux                    0      8666               RISE  1       
I__174/O                                                         IoInMux                    259    8926               RISE  1       
dout_obuf_2_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001     0      8926               RISE  1       
dout_obuf_2_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001     2006   10932              RISE  1       
dout_obuf_2_iopad/DIN                                            IO_PAD                     0      10932              RISE  1       
dout_obuf_2_iopad/PACKAGEPIN:out                                 IO_PAD                     2292   13223              RISE  1       
dout[2]                                                          cu_top_0                   0      13223              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6471

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  FALL  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  FALL  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  540    540                FALL  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__161/I                          Odrv12                  0      1003               FALL  1       
I__161/O                          Odrv12                  540    1543               FALL  1       
I__162/I                          Span12Mux_s0_v          0      1543               FALL  1       
I__162/O                          Span12Mux_s0_v          105    1648               FALL  1       
I__163/I                          LocalMux                0      1648               FALL  1       
I__163/O                          LocalMux                309    1957               FALL  1       
I__164/I                          IoInMux                 0      1957               FALL  1       
I__164/O                          IoInMux                 217    2174               FALL  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2174               FALL  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4180               RISE  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4180               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   6471               RISE  1       
usb_tx                            cu_top_0                0      6471               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Setup Constraint : 10000p
Path slack       : 518p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        8669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryin               LogicCell40_SEQ_MODE_1000      0             11163    518  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout              LogicCell40_SEQ_MODE_1000    126             11289    518  RISE       2
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryin               LogicCell40_SEQ_MODE_1000      0             11289    518  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryout              LogicCell40_SEQ_MODE_1000    126             11415    518  RISE       2
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryin               LogicCell40_SEQ_MODE_1000      0             11415    518  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryout              LogicCell40_SEQ_MODE_1000    126             11542    518  RISE       2
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryin               LogicCell40_SEQ_MODE_1000      0             11542    518  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryout              LogicCell40_SEQ_MODE_1000    126             11668    518  RISE       1
IN_MUX_bfv_32_20_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             11668    518  RISE       1
IN_MUX_bfv_32_20_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             11864    518  RISE       1
I__917/I                                                          InMux                          0             11864    518  RISE       1
I__917/O                                                          InMux                        259             12124    518  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3                   LogicCell40_SEQ_MODE_1000      0             12124    518  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_23_LC_32_19_7/in3
Capture Clock    : sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk
Setup Constraint : 10000p
Path slack       : 841p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        8346
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryin               LogicCell40_SEQ_MODE_1000      0             11163    518  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout              LogicCell40_SEQ_MODE_1000    126             11289    518  RISE       2
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryin               LogicCell40_SEQ_MODE_1000      0             11289    518  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryout              LogicCell40_SEQ_MODE_1000    126             11415    518  RISE       2
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryin               LogicCell40_SEQ_MODE_1000      0             11415    518  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryout              LogicCell40_SEQ_MODE_1000    126             11542    518  RISE       2
I__918/I                                                          InMux                          0             11542    840  RISE       1
I__918/O                                                          InMux                        259             11801    840  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/in3                   LogicCell40_SEQ_MODE_1000      0             11801    840  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_22_LC_32_19_6/in3
Capture Clock    : sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk
Setup Constraint : 10000p
Path slack       : 967p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        8220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11675
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryin               LogicCell40_SEQ_MODE_1000      0             11163    518  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout              LogicCell40_SEQ_MODE_1000    126             11289    518  RISE       2
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryin               LogicCell40_SEQ_MODE_1000      0             11289    518  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryout              LogicCell40_SEQ_MODE_1000    126             11415    518  RISE       2
I__925/I                                                          InMux                          0             11415    967  RISE       1
I__925/O                                                          InMux                        259             11675    967  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/in3                   LogicCell40_SEQ_MODE_1000      0             11675    967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_21_LC_32_19_5/in3
Capture Clock    : sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk
Setup Constraint : 10000p
Path slack       : 1093p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        8094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryin               LogicCell40_SEQ_MODE_1000      0             11163    518  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout              LogicCell40_SEQ_MODE_1000    126             11289    518  RISE       2
I__931/I                                                          InMux                          0             11289   1093  RISE       1
I__931/O                                                          InMux                        259             11549   1093  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/in3                   LogicCell40_SEQ_MODE_1000      0             11549   1093  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_20_LC_32_19_4/in3
Capture Clock    : sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk
Setup Constraint : 10000p
Path slack       : 1220p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryin               LogicCell40_SEQ_MODE_1000      0             11037    518  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout              LogicCell40_SEQ_MODE_1000    126             11163    518  RISE       2
I__936/I                                                          InMux                          0             11163   1219  RISE       1
I__936/O                                                          InMux                        259             11422   1219  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/in3                   LogicCell40_SEQ_MODE_1000      0             11422   1219  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_19_LC_32_19_3/in3
Capture Clock    : sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk
Setup Constraint : 10000p
Path slack       : 1346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryin               LogicCell40_SEQ_MODE_1000      0             10911    518  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout              LogicCell40_SEQ_MODE_1000    126             11037    518  RISE       2
I__941/I                                                          InMux                          0             11037   1345  RISE       1
I__941/O                                                          InMux                        259             11296   1345  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/in3                   LogicCell40_SEQ_MODE_1000      0             11296   1345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_18_LC_32_19_2/in3
Capture Clock    : sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk
Setup Constraint : 10000p
Path slack       : 1472p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7715
-------------------------------------   ----- 
End-of-path arrival time (ps)           11170
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryin               LogicCell40_SEQ_MODE_1000      0             10784    518  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout              LogicCell40_SEQ_MODE_1000    126             10911    518  RISE       2
I__946/I                                                          InMux                          0             10911   1472  RISE       1
I__946/O                                                          InMux                        259             11170   1472  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/in3                   LogicCell40_SEQ_MODE_1000      0             11170   1472  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_17_LC_32_19_1/in3
Capture Clock    : sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk
Setup Constraint : 10000p
Path slack       : 1598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryin               LogicCell40_SEQ_MODE_1000      0             10658    518  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout              LogicCell40_SEQ_MODE_1000    126             10784    518  RISE       2
I__844/I                                                          InMux                          0             10784   1598  RISE       1
I__844/O                                                          InMux                        259             11044   1598  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/in3                   LogicCell40_SEQ_MODE_1000      0             11044   1598  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_16_LC_32_19_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk
Setup Constraint : 10000p
Path slack       : 1724p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7463
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryin               LogicCell40_SEQ_MODE_1000      0             10335    518  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout              LogicCell40_SEQ_MODE_1000    126             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitin                                   ICE_CARRY_IN_MUX               0             10462    518  RISE       1
IN_MUX_bfv_32_19_0_/carryinitout                                  ICE_CARRY_IN_MUX             196             10658    518  RISE       2
I__850/I                                                          InMux                          0             10658   1724  RISE       1
I__850/O                                                          InMux                        259             10918   1724  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/in3                   LogicCell40_SEQ_MODE_1000      0             10918   1724  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_7_LC_32_17_7/sr
Capture Clock    : sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_6_LC_32_17_6/sr
Capture Clock    : sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_5_LC_32_17_5/sr
Capture Clock    : sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_4_LC_32_17_4/sr
Capture Clock    : sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_3_LC_32_17_3/sr
Capture Clock    : sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_2_LC_32_17_2/sr
Capture Clock    : sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_1_LC_32_17_1/sr
Capture Clock    : sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__890/I                                                                SRMux                          0             10237   2012  RISE       1
I__890/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_15_LC_32_18_7/sr
Capture Clock    : sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_14_LC_32_18_6/sr
Capture Clock    : sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_13_LC_32_18_5/sr
Capture Clock    : sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_12_LC_32_18_4/sr
Capture Clock    : sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_11_LC_32_18_3/sr
Capture Clock    : sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_10_LC_32_18_2/sr
Capture Clock    : sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_9_LC_32_18_1/sr
Capture Clock    : sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_8_LC_32_18_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__891/I                                                                SRMux                          0             10237   2012  RISE       1
I__891/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/sr                           LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_23_LC_32_19_7/sr
Capture Clock    : sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_22_LC_32_19_6/sr
Capture Clock    : sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_21_LC_32_19_5/sr
Capture Clock    : sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_20_LC_32_19_4/sr
Capture Clock    : sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_19_LC_32_19_3/sr
Capture Clock    : sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_18_LC_32_19_2/sr
Capture Clock    : sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_17_LC_32_19_1/sr
Capture Clock    : sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_16_LC_32_19_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__892/I                                                                SRMux                          0             10237   2012  RISE       1
I__892/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Setup Constraint : 10000p
Path slack       : 2012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                          LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                                LocalMux                       0              3455    518  RISE       1
I__289/O                                                                LocalMux                     330              3785    518  RISE       1
I__292/I                                                                InMux                          0              3785    518  RISE       1
I__292/O                                                                InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0                LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout              LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                                LocalMux                       0              4493    518  RISE       1
I__457/O                                                                LocalMux                     330              4823    518  RISE       1
I__458/I                                                                InMux                          0              4823    518  RISE       1
I__458/O                                                                InMux                        259              5082    518  RISE       1
I__459/I                                                                CascadeMux                     0              5082    518  RISE       1
I__459/O                                                                CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2                    LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout               LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin                LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout               LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin                LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout               LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin                LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout               LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin                LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout               LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin                LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout               LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin            LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout           LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                                InMux                          0              6071    518  RISE       1
I__535/O                                                                InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3          LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout        LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                                Odrv4                          0              6646   2012  RISE       1
I__675/O                                                                Odrv4                        351              6997   2012  RISE       1
I__684/I                                                                Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                                Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                                LocalMux                       0              7172   2012  RISE       1
I__698/O                                                                LocalMux                     330              7502   2012  RISE       1
I__709/I                                                                InMux                          0              7502   2012  RISE       1
I__709/O                                                                InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0               LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    386              8147   2012  FALL       1
I__552/I                                                                CascadeMux                     0              8147   2012  FALL       1
I__552/O                                                                CascadeMux                     0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              8147   2012  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    379              8526   2012  RISE       1
I__549/I                                                                Odrv4                          0              8526   2012  RISE       1
I__549/O                                                                Odrv4                        351              8877   2012  RISE       1
I__550/I                                                                LocalMux                       0              8877   2012  RISE       1
I__550/O                                                                LocalMux                     330              9206   2012  RISE       1
I__551/I                                                                IoInMux                        0              9206   2012  RISE       1
I__551/O                                                                IoInMux                      259              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9466   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       617             10083   2012  RISE      25
I__888/I                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__888/O                                                                gio2CtrlBuf                    0             10083   2012  RISE       1
I__889/I                                                                GlobalMux                      0             10083   2012  RISE       1
I__889/O                                                                GlobalMux                    154             10237   2012  RISE       1
I__893/I                                                                SRMux                          0             10237   2012  RISE       1
I__893/O                                                                SRMux                        463             10700   2012  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/sr                          LogicCell40_SEQ_MODE_1000      0             10700   2012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_15_LC_32_18_7/in3
Capture Clock    : sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk
Setup Constraint : 10000p
Path slack       : 2047p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10595
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryin               LogicCell40_SEQ_MODE_1000      0             10209    518  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout              LogicCell40_SEQ_MODE_1000    126             10335    518  RISE       2
I__855/I                                                          InMux                          0             10335   2047  RISE       1
I__855/O                                                          InMux                        259             10595   2047  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/in3                   LogicCell40_SEQ_MODE_1000      0             10595   2047  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_14_LC_32_18_6/in3
Capture Clock    : sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk
Setup Constraint : 10000p
Path slack       : 2173p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryin               LogicCell40_SEQ_MODE_1000      0             10083    518  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout              LogicCell40_SEQ_MODE_1000    126             10209    518  RISE       2
I__861/I                                                          InMux                          0             10209   2173  RISE       1
I__861/O                                                          InMux                        259             10469   2173  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/in3                   LogicCell40_SEQ_MODE_1000      0             10469   2173  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_13_LC_32_18_5/in3
Capture Clock    : sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk
Setup Constraint : 10000p
Path slack       : 2300p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6887
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryin               LogicCell40_SEQ_MODE_1000      0              9957    518  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout              LogicCell40_SEQ_MODE_1000    126             10083    518  RISE       2
I__866/I                                                          InMux                          0             10083   2299  RISE       1
I__866/O                                                          InMux                        259             10342   2299  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/in3                   LogicCell40_SEQ_MODE_1000      0             10342   2299  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_12_LC_32_18_4/in3
Capture Clock    : sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk
Setup Constraint : 10000p
Path slack       : 2426p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryin               LogicCell40_SEQ_MODE_1000      0              9830    518  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout              LogicCell40_SEQ_MODE_1000    126              9957    518  RISE       2
I__871/I                                                          InMux                          0              9957   2425  RISE       1
I__871/O                                                          InMux                        259             10216   2425  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/in3                   LogicCell40_SEQ_MODE_1000      0             10216   2425  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_11_LC_32_18_3/in3
Capture Clock    : sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk
Setup Constraint : 10000p
Path slack       : 2552p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        6635
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin               LogicCell40_SEQ_MODE_1000      0              9704    518  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout              LogicCell40_SEQ_MODE_1000    126              9830    518  RISE       2
I__876/I                                                          InMux                          0              9830   2552  RISE       1
I__876/O                                                          InMux                        259             10090   2552  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/in3                   LogicCell40_SEQ_MODE_1000      0             10090   2552  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_10_LC_32_18_2/in3
Capture Clock    : sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk
Setup Constraint : 10000p
Path slack       : 2678p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryin                LogicCell40_SEQ_MODE_1000      0              9578    518  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout               LogicCell40_SEQ_MODE_1000    126              9704    518  RISE       2
I__881/I                                                          InMux                          0              9704   2678  RISE       1
I__881/O                                                          InMux                        259              9964   2678  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/in3                   LogicCell40_SEQ_MODE_1000      0              9964   2678  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_9_LC_32_18_1/in3
Capture Clock    : sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk
Setup Constraint : 10000p
Path slack       : 2805p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9837
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryin                LogicCell40_SEQ_MODE_1000      0              9452    518  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout               LogicCell40_SEQ_MODE_1000    126              9578    518  RISE       2
I__801/I                                                          InMux                          0              9578   2804  RISE       1
I__801/O                                                          InMux                        259              9837   2804  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/in3                    LogicCell40_SEQ_MODE_1000      0              9837   2804  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_8_LC_32_18_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk
Setup Constraint : 10000p
Path slack       : 2931p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryin                LogicCell40_SEQ_MODE_1000      0              9129    518  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout               LogicCell40_SEQ_MODE_1000    126              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              9255    518  RISE       1
IN_MUX_bfv_32_18_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              9452    518  RISE       2
I__806/I                                                          InMux                          0              9452   2930  RISE       1
I__806/O                                                          InMux                        259              9711   2930  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/in3                    LogicCell40_SEQ_MODE_1000      0              9711   2930  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Setup Constraint : 10000p
Path slack       : 2938p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__684/I                                                          Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                          Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                          LocalMux                       0              7172   2012  RISE       1
I__698/O                                                          LocalMux                     330              7502   2012  RISE       1
I__709/I                                                          InMux                          0              7502   2012  RISE       1
I__709/O                                                          InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0         LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout       LogicCell40_SEQ_MODE_0000    449              8210   2937  RISE       3
I__553/I                                                          LocalMux                       0              8210   2937  RISE       1
I__553/O                                                          LocalMux                     330              8540   2937  RISE       1
I__555/I                                                          InMux                          0              8540   2937  RISE       1
I__555/O                                                          InMux                        259              8799   2937  RISE       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/in3             LogicCell40_SEQ_MODE_0000      0              8799   2937  RISE       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/lcout           LogicCell40_SEQ_MODE_0000    316              9115   2937  RISE       2
I__445/I                                                          LocalMux                       0              9115   2937  RISE       1
I__445/O                                                          LocalMux                     330              9445   2937  RISE       1
I__446/I                                                          InMux                          0              9445   2937  RISE       1
I__446/O                                                          InMux                        259              9704   2937  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in3                      LogicCell40_SEQ_MODE_1000      0              9704   2937  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Setup Constraint : 10000p
Path slack       : 2938p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__684/I                                                          Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                          Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                          LocalMux                       0              7172   2012  RISE       1
I__698/O                                                          LocalMux                     330              7502   2012  RISE       1
I__709/I                                                          InMux                          0              7502   2012  RISE       1
I__709/O                                                          InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0         LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout       LogicCell40_SEQ_MODE_0000    449              8210   2937  RISE       3
I__553/I                                                          LocalMux                       0              8210   2937  RISE       1
I__553/O                                                          LocalMux                     330              8540   2937  RISE       1
I__555/I                                                          InMux                          0              8540   2937  RISE       1
I__555/O                                                          InMux                        259              8799   2937  RISE       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/in3             LogicCell40_SEQ_MODE_0000      0              8799   2937  RISE       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/lcout           LogicCell40_SEQ_MODE_0000    316              9115   2937  RISE       2
I__445/I                                                          LocalMux                       0              9115   2937  RISE       1
I__445/O                                                          LocalMux                     330              9445   2937  RISE       1
I__447/I                                                          InMux                          0              9445   2937  RISE       1
I__447/O                                                          InMux                        259              9704   2937  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in3                      LogicCell40_SEQ_MODE_1000      0              9704   2937  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/sr
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Setup Constraint : 10000p
Path slack       : 3190p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__676/I                                                          Odrv4                          0              6646   3190  RISE       1
I__676/O                                                          Odrv4                        351              6997   3190  RISE       1
I__686/I                                                          LocalMux                       0              6997   3190  RISE       1
I__686/O                                                          LocalMux                     330              7327   3190  RISE       1
I__701/I                                                          InMux                          0              7327   3190  RISE       1
I__701/O                                                          InMux                        259              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in3               LogicCell40_SEQ_MODE_0000      0              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/ltout             LogicCell40_SEQ_MODE_0000    274              7860   3190  FALL       1
I__379/I                                                          CascadeMux                     0              7860   3190  FALL       1
I__379/O                                                          CascadeMux                     0              7860   3190  FALL       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/in2                 LogicCell40_SEQ_MODE_0000      0              7860   3190  FALL       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/lcout               LogicCell40_SEQ_MODE_0000    379              8238   3190  RISE       3
I__426/I                                                          Odrv12                         0              8238   3190  RISE       1
I__426/O                                                          Odrv12                       491              8729   3190  RISE       1
I__428/I                                                          LocalMux                       0              8729   3190  RISE       1
I__428/O                                                          LocalMux                     330              9059   3190  RISE       1
I__429/I                                                          SRMux                          0              9059   3190  RISE       1
I__429/O                                                          SRMux                        463              9522   3190  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/sr                       LogicCell40_SEQ_MODE_1000      0              9522   3190  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/sr
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Setup Constraint : 10000p
Path slack       : 3190p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__676/I                                                          Odrv4                          0              6646   3190  RISE       1
I__676/O                                                          Odrv4                        351              6997   3190  RISE       1
I__686/I                                                          LocalMux                       0              6997   3190  RISE       1
I__686/O                                                          LocalMux                     330              7327   3190  RISE       1
I__701/I                                                          InMux                          0              7327   3190  RISE       1
I__701/O                                                          InMux                        259              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in3               LogicCell40_SEQ_MODE_0000      0              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/ltout             LogicCell40_SEQ_MODE_0000    274              7860   3190  FALL       1
I__379/I                                                          CascadeMux                     0              7860   3190  FALL       1
I__379/O                                                          CascadeMux                     0              7860   3190  FALL       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/in2                 LogicCell40_SEQ_MODE_0000      0              7860   3190  FALL       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/lcout               LogicCell40_SEQ_MODE_0000    379              8238   3190  RISE       3
I__426/I                                                          Odrv12                         0              8238   3190  RISE       1
I__426/O                                                          Odrv12                       491              8729   3190  RISE       1
I__428/I                                                          LocalMux                       0              8729   3190  RISE       1
I__428/O                                                          LocalMux                     330              9059   3190  RISE       1
I__429/I                                                          SRMux                          0              9059   3190  RISE       1
I__429/O                                                          SRMux                        463              9522   3190  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/sr                       LogicCell40_SEQ_MODE_1000      0              9522   3190  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_7_LC_32_17_7/in3
Capture Clock    : sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk
Setup Constraint : 10000p
Path slack       : 3253p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryin                LogicCell40_SEQ_MODE_1000      0              9003    518  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout               LogicCell40_SEQ_MODE_1000    126              9129    518  RISE       2
I__811/I                                                          InMux                          0              9129   3253  RISE       1
I__811/O                                                          InMux                        259              9389   3253  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/in3                    LogicCell40_SEQ_MODE_1000      0              9389   3253  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Setup Constraint : 10000p
Path slack       : 3302p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__596/I                                                          Odrv4                          0              8203   3302  RISE       1
I__596/O                                                          Odrv4                        351              8554   3302  RISE       1
I__604/I                                                          LocalMux                       0              8554   3302  RISE       1
I__604/O                                                          LocalMux                     330              8884   3302  RISE       1
I__607/I                                                          InMux                          0              8884   3302  RISE       1
I__607/O                                                          InMux                        259              9143   3302  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in0                     LogicCell40_SEQ_MODE_1000      0              9143   3302  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Setup Constraint : 10000p
Path slack       : 3302p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__597/I                                                          Odrv4                          0              8203   3302  RISE       1
I__597/O                                                          Odrv4                        351              8554   3302  RISE       1
I__605/I                                                          LocalMux                       0              8554   3302  RISE       1
I__605/O                                                          LocalMux                     330              8884   3302  RISE       1
I__612/I                                                          InMux                          0              8884   3302  RISE       1
I__612/O                                                          InMux                        259              9143   3302  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in0                      LogicCell40_SEQ_MODE_1000      0              9143   3302  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Setup Constraint : 10000p
Path slack       : 3372p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__594/I                                                          Odrv4                          0              8203   3372  RISE       1
I__594/O                                                          Odrv4                        351              8554   3372  RISE       1
I__599/I                                                          LocalMux                       0              8554   3372  RISE       1
I__599/O                                                          LocalMux                     330              8884   3372  RISE       1
I__606/I                                                          InMux                          0              8884   3372  RISE       1
I__606/O                                                          InMux                        259              9143   3372  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in1                      LogicCell40_SEQ_MODE_1000      0              9143   3372  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_6_LC_32_17_6/in3
Capture Clock    : sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk
Setup Constraint : 10000p
Path slack       : 3380p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryin                LogicCell40_SEQ_MODE_1000      0              8877    518  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout               LogicCell40_SEQ_MODE_1000    126              9003    518  RISE       2
I__817/I                                                          InMux                          0              9003   3379  RISE       1
I__817/O                                                          InMux                        259              9262   3379  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/in3                    LogicCell40_SEQ_MODE_1000      0              9262   3379  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Setup Constraint : 10000p
Path slack       : 3477p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__684/I                                                          Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                          Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                          LocalMux                       0              7172   2012  RISE       1
I__698/O                                                          LocalMux                     330              7502   2012  RISE       1
I__709/I                                                          InMux                          0              7502   2012  RISE       1
I__709/O                                                          InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0         LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout       LogicCell40_SEQ_MODE_0000    449              8210   2937  RISE       3
I__553/I                                                          LocalMux                       0              8210   2937  RISE       1
I__553/O                                                          LocalMux                     330              8540   2937  RISE       1
I__555/I                                                          InMux                          0              8540   2937  RISE       1
I__555/O                                                          InMux                        259              8799   2937  RISE       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/in3             LogicCell40_SEQ_MODE_0000      0              8799   2937  RISE       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/ltout           LogicCell40_SEQ_MODE_0000    267              9066   3477  RISE       1
I__444/I                                                          CascadeMux                     0              9066   3477  RISE       1
I__444/O                                                          CascadeMux                     0              9066   3477  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in2                      LogicCell40_SEQ_MODE_1000      0              9066   3477  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Setup Constraint : 10000p
Path slack       : 3499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__596/I                                                          Odrv4                          0              8203   3302  RISE       1
I__596/O                                                          Odrv4                        351              8554   3302  RISE       1
I__604/I                                                          LocalMux                       0              8554   3302  RISE       1
I__604/O                                                          LocalMux                     330              8884   3302  RISE       1
I__608/I                                                          InMux                          0              8884   3499  RISE       1
I__608/O                                                          InMux                        259              9143   3499  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in3                     LogicCell40_SEQ_MODE_1000      0              9143   3499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Setup Constraint : 10000p
Path slack       : 3499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__596/I                                                          Odrv4                          0              8203   3302  RISE       1
I__596/O                                                          Odrv4                        351              8554   3302  RISE       1
I__604/I                                                          LocalMux                       0              8554   3302  RISE       1
I__604/O                                                          LocalMux                     330              8884   3302  RISE       1
I__609/I                                                          InMux                          0              8884   3499  RISE       1
I__609/O                                                          InMux                        259              9143   3499  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in3                      LogicCell40_SEQ_MODE_1000      0              9143   3499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Setup Constraint : 10000p
Path slack       : 3499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__596/I                                                          Odrv4                          0              8203   3302  RISE       1
I__596/O                                                          Odrv4                        351              8554   3302  RISE       1
I__604/I                                                          LocalMux                       0              8554   3302  RISE       1
I__604/O                                                          LocalMux                     330              8884   3302  RISE       1
I__610/I                                                          InMux                          0              8884   3499  RISE       1
I__610/O                                                          InMux                        259              9143   3499  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in3                      LogicCell40_SEQ_MODE_1000      0              9143   3499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Setup Constraint : 10000p
Path slack       : 3499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__597/I                                                          Odrv4                          0              8203   3302  RISE       1
I__597/O                                                          Odrv4                        351              8554   3302  RISE       1
I__605/I                                                          LocalMux                       0              8554   3302  RISE       1
I__605/O                                                          LocalMux                     330              8884   3302  RISE       1
I__611/I                                                          InMux                          0              8884   3499  RISE       1
I__611/O                                                          InMux                        259              9143   3499  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in3                      LogicCell40_SEQ_MODE_1000      0              9143   3499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_5_LC_32_17_5/in3
Capture Clock    : sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk
Setup Constraint : 10000p
Path slack       : 3506p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryin                LogicCell40_SEQ_MODE_1000      0              8750    518  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout               LogicCell40_SEQ_MODE_1000    126              8877    518  RISE       2
I__823/I                                                          InMux                          0              8877   3506  RISE       1
I__823/O                                                          InMux                        259              9136   3506  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/in3                    LogicCell40_SEQ_MODE_1000      0              9136   3506  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Setup Constraint : 10000p
Path slack       : 3554p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryin   LogicCell40_SEQ_MODE_0000      0              6941   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    126              7067   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryin   LogicCell40_SEQ_MODE_0000      0              7067   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryout  LogicCell40_SEQ_MODE_0000    126              7193   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryin   LogicCell40_SEQ_MODE_0000      0              7193   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryout  LogicCell40_SEQ_MODE_0000    126              7320   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryin   LogicCell40_SEQ_MODE_0000      0              7320   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryout  LogicCell40_SEQ_MODE_0000    126              7446   3555  RISE       2
I__272/I                                                                     InMux                          0              7446   3555  RISE       1
I__272/O                                                                     InMux                        259              7705   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/in3       LogicCell40_SEQ_MODE_0000      0              7705   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/lcout     LogicCell40_SEQ_MODE_0000    316              8021   3555  RISE       1
I__388/I                                                                     Odrv4                          0              8021   3555  RISE       1
I__388/O                                                                     Odrv4                        351              8372   3555  RISE       1
I__389/I                                                                     LocalMux                       0              8372   3555  RISE       1
I__389/O                                                                     LocalMux                     330              8701   3555  RISE       1
I__390/I                                                                     InMux                          0              8701   3555  RISE       1
I__390/O                                                                     InMux                        259              8961   3555  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in1                                LogicCell40_SEQ_MODE_1000      0              8961   3555  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_4_LC_32_17_4/in3
Capture Clock    : sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk
Setup Constraint : 10000p
Path slack       : 3632p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryin                LogicCell40_SEQ_MODE_1000      0              8624    518  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout               LogicCell40_SEQ_MODE_1000    126              8750    518  RISE       2
I__829/I                                                          InMux                          0              8750   3632  RISE       1
I__829/O                                                          InMux                        259              9010   3632  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/in3                    LogicCell40_SEQ_MODE_1000      0              9010   3632  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Setup Constraint : 10000p
Path slack       : 3646p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__684/I                                                          Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                          Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                          LocalMux                       0              7172   2012  RISE       1
I__698/O                                                          LocalMux                     330              7502   2012  RISE       1
I__709/I                                                          InMux                          0              7502   2012  RISE       1
I__709/O                                                          InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0         LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout       LogicCell40_SEQ_MODE_0000    449              8210   2937  RISE       3
I__553/I                                                          LocalMux                       0              8210   2937  RISE       1
I__553/O                                                          LocalMux                     330              8540   2937  RISE       1
I__556/I                                                          InMux                          0              8540   3646  RISE       1
I__556/O                                                          InMux                        259              8799   3646  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in0                      LogicCell40_SEQ_MODE_1000      0              8799   3646  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Setup Constraint : 10000p
Path slack       : 3653p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__635/I                                                      Span4Mux_h                     0              7902   3653  RISE       1
I__635/O                                                      Span4Mux_h                   302              8203   3653  RISE       1
I__645/I                                                      LocalMux                       0              8203   3653  RISE       1
I__645/O                                                      LocalMux                     330              8533   3653  RISE       1
I__649/I                                                      InMux                          0              8533   3653  RISE       1
I__649/O                                                      InMux                        259              8792   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in0                 LogicCell40_SEQ_MODE_1000      0              8792   3653  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Setup Constraint : 10000p
Path slack       : 3653p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__595/I                                                          LocalMux                       0              8203   3653  RISE       1
I__595/O                                                          LocalMux                     330              8533   3653  RISE       1
I__601/I                                                          InMux                          0              8533   3653  RISE       1
I__601/O                                                          InMux                        259              8792   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in0                      LogicCell40_SEQ_MODE_1000      0              8792   3653  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Setup Constraint : 10000p
Path slack       : 3709p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryin   LogicCell40_SEQ_MODE_0000      0              6941   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    126              7067   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryin   LogicCell40_SEQ_MODE_0000      0              7067   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryout  LogicCell40_SEQ_MODE_0000    126              7193   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryin   LogicCell40_SEQ_MODE_0000      0              7193   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryout  LogicCell40_SEQ_MODE_0000    126              7320   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryin   LogicCell40_SEQ_MODE_0000      0              7320   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryout  LogicCell40_SEQ_MODE_0000    126              7446   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/carryin   LogicCell40_SEQ_MODE_0000      0              7446   3709  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/carryout  LogicCell40_SEQ_MODE_0000    126              7572   3709  RISE       2
I__219/I                                                                     InMux                          0              7572   3709  RISE       1
I__219/O                                                                     InMux                        259              7832   3709  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/in3       LogicCell40_SEQ_MODE_0000      0              7832   3709  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/lcout     LogicCell40_SEQ_MODE_0000    316              8147   3709  RISE       1
I__216/I                                                                     LocalMux                       0              8147   3709  RISE       1
I__216/O                                                                     LocalMux                     330              8477   3709  RISE       1
I__217/I                                                                     InMux                          0              8477   3709  RISE       1
I__217/O                                                                     InMux                        259              8736   3709  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in0                                LogicCell40_SEQ_MODE_1000      0              8736   3709  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Setup Constraint : 10000p
Path slack       : 3723p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__593/I                                                          LocalMux                       0              8203   3723  RISE       1
I__593/O                                                          LocalMux                     330              8533   3723  RISE       1
I__598/I                                                          InMux                          0              8533   3723  RISE       1
I__598/O                                                          InMux                        259              8792   3723  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in1                     LogicCell40_SEQ_MODE_1000      0              8792   3723  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Setup Constraint : 10000p
Path slack       : 3723p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__595/I                                                          LocalMux                       0              8203   3653  RISE       1
I__595/O                                                          LocalMux                     330              8533   3653  RISE       1
I__600/I                                                          InMux                          0              8533   3723  RISE       1
I__600/O                                                          InMux                        259              8792   3723  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in1                     LogicCell40_SEQ_MODE_1000      0              8792   3723  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Setup Constraint : 10000p
Path slack       : 3723p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__595/I                                                          LocalMux                       0              8203   3653  RISE       1
I__595/O                                                          LocalMux                     330              8533   3653  RISE       1
I__602/I                                                          InMux                          0              8533   3723  RISE       1
I__602/O                                                          InMux                        259              8792   3723  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in1                      LogicCell40_SEQ_MODE_1000      0              8792   3723  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Setup Constraint : 10000p
Path slack       : 3723p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__710/I                                                          InMux                          0              7628   3302  RISE       1
I__710/O                                                          InMux                        259              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              7888   3302  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    316              8203   3302  RISE      12
I__595/I                                                          LocalMux                       0              8203   3653  RISE       1
I__595/O                                                          LocalMux                     330              8533   3653  RISE       1
I__603/I                                                          InMux                          0              8533   3723  RISE       1
I__603/O                                                          InMux                        259              8792   3723  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in1                      LogicCell40_SEQ_MODE_1000      0              8792   3723  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_3_LC_32_17_3/in3
Capture Clock    : sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk
Setup Constraint : 10000p
Path slack       : 3758p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryin                LogicCell40_SEQ_MODE_1000      0              8498    518  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout               LogicCell40_SEQ_MODE_1000    126              8624    518  RISE       2
I__834/I                                                          InMux                          0              8624   3758  RISE       1
I__834/O                                                          InMux                        259              8884   3758  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/in3                    LogicCell40_SEQ_MODE_1000      0              8884   3758  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Setup Constraint : 10000p
Path slack       : 3814p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__676/I                                                          Odrv4                          0              6646   3190  RISE       1
I__676/O                                                          Odrv4                        351              6997   3190  RISE       1
I__686/I                                                          LocalMux                       0              6997   3190  RISE       1
I__686/O                                                          LocalMux                     330              7327   3190  RISE       1
I__701/I                                                          InMux                          0              7327   3190  RISE       1
I__701/O                                                          InMux                        259              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in3               LogicCell40_SEQ_MODE_0000      0              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/ltout             LogicCell40_SEQ_MODE_0000    274              7860   3190  FALL       1
I__379/I                                                          CascadeMux                     0              7860   3190  FALL       1
I__379/O                                                          CascadeMux                     0              7860   3190  FALL       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/in2                 LogicCell40_SEQ_MODE_0000      0              7860   3190  FALL       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/lcout               LogicCell40_SEQ_MODE_0000    379              8238   3190  RISE       3
I__425/I                                                          LocalMux                       0              8238   3814  RISE       1
I__425/O                                                          LocalMux                     330              8568   3814  RISE       1
I__427/I                                                          InMux                          0              8568   3814  RISE       1
I__427/O                                                          InMux                        259              8828   3814  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in3                      LogicCell40_SEQ_MODE_1000      0              8828   3814  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Setup Constraint : 10000p
Path slack       : 3843p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__684/I                                                          Span4Mux_s1_h                  0              6997   2012  RISE       1
I__684/O                                                          Span4Mux_s1_h                175              7172   2012  RISE       1
I__698/I                                                          LocalMux                       0              7172   2012  RISE       1
I__698/O                                                          LocalMux                     330              7502   2012  RISE       1
I__709/I                                                          InMux                          0              7502   2012  RISE       1
I__709/O                                                          InMux                        259              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in0         LogicCell40_SEQ_MODE_0000      0              7761   2012  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout       LogicCell40_SEQ_MODE_0000    449              8210   2937  RISE       3
I__554/I                                                          LocalMux                       0              8210   3842  RISE       1
I__554/O                                                          LocalMux                     330              8540   3842  RISE       1
I__557/I                                                          InMux                          0              8540   3842  RISE       1
I__557/O                                                          InMux                        259              8799   3842  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in3                      LogicCell40_SEQ_MODE_1000      0              8799   3842  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_2_LC_32_17_2/in3
Capture Clock    : sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk
Setup Constraint : 10000p
Path slack       : 3885p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8757
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryin                LogicCell40_SEQ_MODE_1000      0              8372    518  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout               LogicCell40_SEQ_MODE_1000    126              8498    518  RISE       2
I__839/I                                                          InMux                          0              8498   3884  RISE       1
I__839/O                                                          InMux                        259              8757   3884  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/in3                    LogicCell40_SEQ_MODE_1000      0              8757   3884  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Setup Constraint : 10000p
Path slack       : 3954p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__676/I                                                          Odrv4                          0              6646   3190  RISE       1
I__676/O                                                          Odrv4                        351              6997   3190  RISE       1
I__686/I                                                          LocalMux                       0              6997   3190  RISE       1
I__686/O                                                          LocalMux                     330              7327   3190  RISE       1
I__701/I                                                          InMux                          0              7327   3190  RISE       1
I__701/O                                                          InMux                        259              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in3               LogicCell40_SEQ_MODE_0000      0              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/lcout             LogicCell40_SEQ_MODE_0000    316              7902   3954  RISE       3
I__565/I                                                          LocalMux                       0              7902   3954  RISE       1
I__565/O                                                          LocalMux                     330              8231   3954  RISE       1
I__568/I                                                          InMux                          0              8231   3954  RISE       1
I__568/O                                                          InMux                        259              8491   3954  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in0                      LogicCell40_SEQ_MODE_1000      0              8491   3954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Setup Constraint : 10000p
Path slack       : 3954p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__633/I                                                      LocalMux                       0              7902   3954  RISE       1
I__633/O                                                      LocalMux                     330              8231   3954  RISE       1
I__637/I                                                      InMux                          0              8231   3954  RISE       1
I__637/O                                                      InMux                        259              8491   3954  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in0                 LogicCell40_SEQ_MODE_1000      0              8491   3954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Setup Constraint : 10000p
Path slack       : 3954p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__636/I                                                      LocalMux                       0              7902   3954  RISE       1
I__636/O                                                      LocalMux                     330              8231   3954  RISE       1
I__647/I                                                      InMux                          0              8231   3954  RISE       1
I__647/O                                                      InMux                        259              8491   3954  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in0                  LogicCell40_SEQ_MODE_1000      0              8491   3954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_1_LC_32_17_1/in3
Capture Clock    : sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk
Setup Constraint : 10000p
Path slack       : 4011p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout               LogicCell40_SEQ_MODE_1000    231              8372    518  RISE       2
I__651/I                                                          InMux                          0              8372   4011  RISE       1
I__651/O                                                          InMux                        259              8631   4011  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/in3                    LogicCell40_SEQ_MODE_1000      0              8631   4011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Setup Constraint : 10000p
Path slack       : 4024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__634/I                                                      LocalMux                       0              7902   4025  RISE       1
I__634/O                                                      LocalMux                     330              8231   4025  RISE       1
I__641/I                                                      InMux                          0              8231   4025  RISE       1
I__641/O                                                      InMux                        259              8491   4025  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in1                 LogicCell40_SEQ_MODE_1000      0              8491   4025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Setup Constraint : 10000p
Path slack       : 4024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__633/I                                                      LocalMux                       0              7902   3954  RISE       1
I__633/O                                                      LocalMux                     330              8231   3954  RISE       1
I__638/I                                                      InMux                          0              8231   4025  RISE       1
I__638/O                                                      InMux                        259              8491   4025  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in1                 LogicCell40_SEQ_MODE_1000      0              8491   4025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Setup Constraint : 10000p
Path slack       : 4024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__633/I                                                      LocalMux                       0              7902   3954  RISE       1
I__633/O                                                      LocalMux                     330              8231   3954  RISE       1
I__639/I                                                      InMux                          0              8231   4025  RISE       1
I__639/O                                                      InMux                        259              8491   4025  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in1                 LogicCell40_SEQ_MODE_1000      0              8491   4025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Setup Constraint : 10000p
Path slack       : 4024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__633/I                                                      LocalMux                       0              7902   3954  RISE       1
I__633/O                                                      LocalMux                     330              8231   3954  RISE       1
I__640/I                                                      InMux                          0              8231   4025  RISE       1
I__640/O                                                      InMux                        259              8491   4025  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in1                 LogicCell40_SEQ_MODE_1000      0              8491   4025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Setup Constraint : 10000p
Path slack       : 4024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__634/I                                                      LocalMux                       0              7902   4025  RISE       1
I__634/O                                                      LocalMux                     330              8231   4025  RISE       1
I__642/I                                                      InMux                          0              8231   4025  RISE       1
I__642/O                                                      InMux                        259              8491   4025  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in1                 LogicCell40_SEQ_MODE_1000      0              8491   4025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Setup Constraint : 10000p
Path slack       : 4024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__634/I                                                      LocalMux                       0              7902   4025  RISE       1
I__634/O                                                      LocalMux                     330              8231   4025  RISE       1
I__643/I                                                      InMux                          0              8231   4025  RISE       1
I__643/O                                                      InMux                        259              8491   4025  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in1                 LogicCell40_SEQ_MODE_1000      0              8491   4025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Setup Constraint : 10000p
Path slack       : 4052p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__631/I                                                      Odrv4                          0              7551   3653  RISE       1
I__631/O                                                      Odrv4                        351              7902   3653  RISE       1
I__634/I                                                      LocalMux                       0              7902   4025  RISE       1
I__634/O                                                      LocalMux                     330              8231   4025  RISE       1
I__644/I                                                      InMux                          0              8231   4053  RISE       1
I__644/O                                                      InMux                        259              8491   4053  RISE       1
I__648/I                                                      CascadeMux                     0              8491   4053  RISE       1
I__648/O                                                      CascadeMux                     0              8491   4053  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in2                 LogicCell40_SEQ_MODE_1000      0              8491   4053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Setup Constraint : 10000p
Path slack       : 4059p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8484
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryin   LogicCell40_SEQ_MODE_0000      0              6941   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    126              7067   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryin   LogicCell40_SEQ_MODE_0000      0              7067   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryout  LogicCell40_SEQ_MODE_0000    126              7193   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryin   LogicCell40_SEQ_MODE_0000      0              7193   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryout  LogicCell40_SEQ_MODE_0000    126              7320   3555  RISE       2
I__197/I                                                                     InMux                          0              7320   4060  RISE       1
I__197/O                                                                     InMux                        259              7579   4060  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/in3       LogicCell40_SEQ_MODE_0000      0              7579   4060  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/lcout     LogicCell40_SEQ_MODE_0000    316              7895   4060  RISE       1
I__397/I                                                                     LocalMux                       0              7895   4060  RISE       1
I__397/O                                                                     LocalMux                     330              8224   4060  RISE       1
I__398/I                                                                     InMux                          0              8224   4060  RISE       1
I__398/O                                                                     InMux                        259              8484   4060  RISE       1
I__399/I                                                                     CascadeMux                     0              8484   4060  RISE       1
I__399/O                                                                     CascadeMux                     0              8484   4060  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in2                                LogicCell40_SEQ_MODE_1000      0              8484   4060  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Setup Constraint : 10000p
Path slack       : 4151p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__676/I                                                          Odrv4                          0              6646   3190  RISE       1
I__676/O                                                          Odrv4                        351              6997   3190  RISE       1
I__686/I                                                          LocalMux                       0              6997   3190  RISE       1
I__686/O                                                          LocalMux                     330              7327   3190  RISE       1
I__701/I                                                          InMux                          0              7327   3190  RISE       1
I__701/O                                                          InMux                        259              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in3               LogicCell40_SEQ_MODE_0000      0              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/lcout             LogicCell40_SEQ_MODE_0000    316              7902   3954  RISE       3
I__566/I                                                          LocalMux                       0              7902   4151  RISE       1
I__566/O                                                          LocalMux                     330              8231   4151  RISE       1
I__569/I                                                          InMux                          0              8231   4151  RISE       1
I__569/O                                                          InMux                        259              8491   4151  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in3                      LogicCell40_SEQ_MODE_1000      0              8491   4151  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in3
Capture Clock    : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk
Setup Constraint : 10000p
Path slack       : 4151p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__676/I                                                          Odrv4                          0              6646   3190  RISE       1
I__676/O                                                          Odrv4                        351              6997   3190  RISE       1
I__686/I                                                          LocalMux                       0              6997   3190  RISE       1
I__686/O                                                          LocalMux                     330              7327   3190  RISE       1
I__701/I                                                          InMux                          0              7327   3190  RISE       1
I__701/O                                                          InMux                        259              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in3               LogicCell40_SEQ_MODE_0000      0              7586   3190  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/lcout             LogicCell40_SEQ_MODE_0000    316              7902   3954  RISE       3
I__565/I                                                          LocalMux                       0              7902   3954  RISE       1
I__565/O                                                          LocalMux                     330              8231   3954  RISE       1
I__567/I                                                          InMux                          0              8231   4151  RISE       1
I__567/O                                                          InMux                        259              8491   4151  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in3                      LogicCell40_SEQ_MODE_1000      0              8491   4151  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Setup Constraint : 10000p
Path slack       : 4185p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryin   LogicCell40_SEQ_MODE_0000      0              6941   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    126              7067   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryin   LogicCell40_SEQ_MODE_0000      0              7067   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryout  LogicCell40_SEQ_MODE_0000    126              7193   3555  RISE       2
I__198/I                                                                     InMux                          0              7193   4186  RISE       1
I__198/O                                                                     InMux                        259              7453   4186  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/in3       LogicCell40_SEQ_MODE_0000      0              7453   4186  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/lcout     LogicCell40_SEQ_MODE_0000    316              7768   4186  RISE       1
I__412/I                                                                     LocalMux                       0              7768   4186  RISE       1
I__412/O                                                                     LocalMux                     330              8098   4186  RISE       1
I__413/I                                                                     InMux                          0              8098   4186  RISE       1
I__413/O                                                                     InMux                        259              8358   4186  RISE       1
I__414/I                                                                     CascadeMux                     0              8358   4186  RISE       1
I__414/O                                                                     CascadeMux                     0              8358   4186  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in2                                LogicCell40_SEQ_MODE_1000      0              8358   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Setup Constraint : 10000p
Path slack       : 4340p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
I__200/I                                                                     InMux                          0              6941   4340  RISE       1
I__200/O                                                                     InMux                        259              7200   4340  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/in3       LogicCell40_SEQ_MODE_0000      0              7200   4340  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/lcout     LogicCell40_SEQ_MODE_0000    316              7516   4340  RISE       1
I__415/I                                                                     LocalMux                       0              7516   4340  RISE       1
I__415/O                                                                     LocalMux                     330              7846   4340  RISE       1
I__416/I                                                                     InMux                          0              7846   4340  RISE       1
I__416/O                                                                     InMux                        259              8105   4340  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in0                                LogicCell40_SEQ_MODE_1000      0              8105   4340  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Setup Constraint : 10000p
Path slack       : 4375p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    316              7551   3653  RISE      12
I__630/I                                                      LocalMux                       0              7551   4375  RISE       1
I__630/O                                                      LocalMux                     330              7881   4375  RISE       1
I__632/I                                                      InMux                          0              7881   4375  RISE       1
I__632/O                                                      InMux                        259              8140   4375  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in1                 LogicCell40_SEQ_MODE_1000      0              8140   4375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Setup Constraint : 10000p
Path slack       : 4403p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__661/I                                                          LocalMux                       0              7551    518  RISE       1
I__661/O                                                          LocalMux                     330              7881    518  RISE       1
I__663/I                                                          InMux                          0              7881    518  RISE       1
I__663/O                                                          InMux                        259              8140    518  RISE       1
I__665/I                                                          CascadeMux                     0              8140    518  RISE       1
I__665/O                                                          CascadeMux                     0              8140    518  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2                    LogicCell40_SEQ_MODE_1000      0              8140   4403  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Setup Constraint : 10000p
Path slack       : 4411p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryin   LogicCell40_SEQ_MODE_0000      0              6941   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    126              7067   3555  RISE       2
I__199/I                                                                     InMux                          0              7067   4410  RISE       1
I__199/O                                                                     InMux                        259              7327   4410  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/in3       LogicCell40_SEQ_MODE_0000      0              7327   4410  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/lcout     LogicCell40_SEQ_MODE_0000    316              7642   4410  RISE       1
I__356/I                                                                     LocalMux                       0              7642   4410  RISE       1
I__356/O                                                                     LocalMux                     330              7972   4410  RISE       1
I__357/I                                                                     InMux                          0              7972   4410  RISE       1
I__357/O                                                                     InMux                        259              8231   4410  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in3                                LogicCell40_SEQ_MODE_1000      0              8231   4410  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Setup Constraint : 10000p
Path slack       : 4466p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
I__201/I                                                                     InMux                          0              6815   4466  RISE       1
I__201/O                                                                     InMux                        259              7074   4466  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/in3       LogicCell40_SEQ_MODE_0000      0              7074   4466  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/lcout     LogicCell40_SEQ_MODE_0000    316              7390   4466  RISE       1
I__358/I                                                                     LocalMux                       0              7390   4466  RISE       1
I__358/O                                                                     LocalMux                     330              7719   4466  RISE       1
I__359/I                                                                     InMux                          0              7719   4466  RISE       1
I__359/O                                                                     InMux                        259              7979   4466  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in0                                LogicCell40_SEQ_MODE_1000      0              7979   4466  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Setup Constraint : 10000p
Path slack       : 4488p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryin   LogicCell40_SEQ_MODE_0000      0              6688   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    126              6815   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryin   LogicCell40_SEQ_MODE_0000      0              6815   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    126              6941   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryin   LogicCell40_SEQ_MODE_0000      0              6941   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    126              7067   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryin   LogicCell40_SEQ_MODE_0000      0              7067   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryout  LogicCell40_SEQ_MODE_0000    126              7193   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryin   LogicCell40_SEQ_MODE_0000      0              7193   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryout  LogicCell40_SEQ_MODE_0000    126              7320   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryin   LogicCell40_SEQ_MODE_0000      0              7320   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryout  LogicCell40_SEQ_MODE_0000    126              7446   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/carryin   LogicCell40_SEQ_MODE_0000      0              7446   3709  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/carryout  LogicCell40_SEQ_MODE_0000    126              7572   3709  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/carryin   LogicCell40_SEQ_MODE_0000      0              7572   4487  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/carryout  LogicCell40_SEQ_MODE_0000    126              7698   4487  RISE       1
IN_MUX_bfv_28_21_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              7698   4487  RISE       1
IN_MUX_bfv_28_21_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              7895   4487  RISE       1
I__218/I                                                                     InMux                          0              7895   4487  RISE       1
I__218/O                                                                     InMux                        259              8154   4487  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in3                                LogicCell40_SEQ_MODE_1000      0              8154   4487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Setup Constraint : 10000p
Path slack       : 4502p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__682/I                                                          InMux                          0              6976    518  RISE       1
I__682/O                                                          InMux                        259              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in3                 LogicCell40_SEQ_MODE_0000      0              7235    518  RISE       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout               LogicCell40_SEQ_MODE_0000    316              7551    518  RISE       2
I__662/I                                                          LocalMux                       0              7551   4501  RISE       1
I__662/O                                                          LocalMux                     330              7881   4501  RISE       1
I__664/I                                                          InMux                          0              7881   4501  RISE       1
I__664/O                                                          InMux                        259              8140   4501  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in3                    LogicCell40_SEQ_MODE_1000      0              8140   4501  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Setup Constraint : 10000p
Path slack       : 4627p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__675/I                                                          Odrv4                          0              6646   2012  RISE       1
I__675/O                                                          Odrv4                        351              6997   2012  RISE       1
I__685/I                                                          Span4Mux_h                     0              6997   3302  RISE       1
I__685/O                                                          Span4Mux_h                   302              7299   3302  RISE       1
I__699/I                                                          LocalMux                       0              7299   3302  RISE       1
I__699/O                                                          LocalMux                     330              7628   3302  RISE       1
I__711/I                                                          InMux                          0              7628   4628  RISE       1
I__711/O                                                          InMux                        259              7888   4628  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in1                     LogicCell40_SEQ_MODE_1000      0              7888   4628  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in2
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Setup Constraint : 10000p
Path slack       : 4628p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           12593

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                     LocalMux                       0              3455   2650  RISE       1
I__872/O                                                     LocalMux                     330              3785   2650  RISE       1
I__874/I                                                     InMux                          0              3785   2650  RISE       1
I__874/O                                                     InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0        LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout      LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                     LocalMux                       0              4493   2650  RISE       1
I__754/O                                                     LocalMux                     330              4823   2650  RISE       1
I__755/I                                                     InMux                          0              4823   2650  RISE       1
I__755/O                                                     InMux                        259              5082   2650  RISE       1
I__756/I                                                     CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                     CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2            LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout       LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin        LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout       LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin        LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout       LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout       LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin        LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout       LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin        LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout       LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                     InMux                          0              6071   2650  RISE       1
I__460/O                                                     InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3    LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__787/I                                                     Odrv4                          0              6646   4628  RISE       1
I__787/O                                                     Odrv4                        351              6997   4628  RISE       1
I__791/I                                                     LocalMux                       0              6997   4628  RISE       1
I__791/O                                                     LocalMux                     330              7327   4628  RISE       1
I__793/I                                                     InMux                          0              7327   4628  RISE       1
I__793/O                                                     InMux                        259              7586   4628  RISE       1
sr_chain.M_sr_bit_q_RNO_1_LC_30_20_4/in1                     LogicCell40_SEQ_MODE_0000      0              7586   4628  RISE       1
sr_chain.M_sr_bit_q_RNO_1_LC_30_20_4/ltout                   LogicCell40_SEQ_MODE_0000    379              7965   4628  FALL       1
I__503/I                                                     CascadeMux                     0              7965   4628  FALL       1
I__503/O                                                     CascadeMux                     0              7965   4628  FALL       1
sr_chain.M_sr_bit_q_LC_30_20_5/in2                           LogicCell40_SEQ_MODE_1000      0              7965   4628  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Setup Constraint : 10000p
Path slack       : 4690p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryin   LogicCell40_SEQ_MODE_0000      0              6366   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    126              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              6492   3555  RISE       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              6688   3555  RISE       2
I__202/I                                                                     InMux                          0              6688   4691  RISE       1
I__202/O                                                                     InMux                        259              6948   4691  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/in3       LogicCell40_SEQ_MODE_0000      0              6948   4691  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/lcout     LogicCell40_SEQ_MODE_0000    316              7264   4691  RISE       1
I__350/I                                                                     LocalMux                       0              7264   4691  RISE       1
I__350/O                                                                     LocalMux                     330              7593   4691  RISE       1
I__351/I                                                                     InMux                          0              7593   4691  RISE       1
I__351/O                                                                     InMux                        259              7853   4691  RISE       1
I__352/I                                                                     CascadeMux                     0              7853   4691  RISE       1
I__352/O                                                                     CascadeMux                     0              7853   4691  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in2                                LogicCell40_SEQ_MODE_1000      0              7853   4691  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk
Setup Constraint : 10000p
Path slack       : 4754p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__677/I                                                          Odrv4                          0              6646   4691  RISE       1
I__677/O                                                          Odrv4                        351              6997   4691  RISE       1
I__687/I                                                          Span4Mux_h                     0              6997   4754  RISE       1
I__687/O                                                          Span4Mux_h                   302              7299   4754  RISE       1
I__702/I                                                          LocalMux                       0              7299   4754  RISE       1
I__702/O                                                          LocalMux                     330              7628   4754  RISE       1
I__713/I                                                          InMux                          0              7628   4754  RISE       1
I__713/O                                                          InMux                        259              7888   4754  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in3                      LogicCell40_SEQ_MODE_1000      0              7888   4754  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Setup Constraint : 10000p
Path slack       : 4859p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__677/I                                                          Odrv4                          0              6646   4691  RISE       1
I__677/O                                                          Odrv4                        351              6997   4691  RISE       1
I__688/I                                                          LocalMux                       0              6997   4859  RISE       1
I__688/O                                                          LocalMux                     330              7327   4859  RISE       1
I__703/I                                                          InMux                          0              7327   4859  RISE       1
I__703/O                                                          InMux                        259              7586   4859  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in0                     LogicCell40_SEQ_MODE_1000      0              7586   4859  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Setup Constraint : 10000p
Path slack       : 4985p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryin   LogicCell40_SEQ_MODE_0000      0              6240   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    126              6366   3555  RISE       2
I__203/I                                                                     InMux                          0              6366   4985  RISE       1
I__203/O                                                                     InMux                        259              6625   4985  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/in3       LogicCell40_SEQ_MODE_0000      0              6625   4985  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/lcout     LogicCell40_SEQ_MODE_0000    316              6941   4985  RISE       1
I__279/I                                                                     LocalMux                       0              6941   4985  RISE       1
I__279/O                                                                     LocalMux                     330              7271   4985  RISE       1
I__280/I                                                                     InMux                          0              7271   4985  RISE       1
I__280/O                                                                     InMux                        259              7530   4985  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in1                                LogicCell40_SEQ_MODE_1000      0              7530   4985  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Setup Constraint : 10000p
Path slack       : 5041p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__786/I                                                      LocalMux                       0              6646   3653  RISE       1
I__786/O                                                      LocalMux                     330              6976   3653  RISE       1
I__790/I                                                      InMux                          0              6976   3653  RISE       1
I__790/O                                                      InMux                        259              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3    LogicCell40_SEQ_MODE_0000      0              7235   3653  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/ltout  LogicCell40_SEQ_MODE_0000    267              7502   5041  RISE       1
I__213/I                                                      CascadeMux                     0              7502   5041  RISE       1
I__213/O                                                      CascadeMux                     0              7502   5041  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in2                 LogicCell40_SEQ_MODE_1000      0              7502   5041  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Setup Constraint : 10000p
Path slack       : 5041p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
I__188/I                                                                     InMux                          0              5987   5041  RISE       1
I__188/O                                                                     InMux                        259              6247   5041  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/in3       LogicCell40_SEQ_MODE_0000      0              6247   5041  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/lcout     LogicCell40_SEQ_MODE_0000    316              6562   5041  RISE       1
I__375/I                                                                     Odrv4                          0              6562   5041  RISE       1
I__375/O                                                                     Odrv4                        351              6913   5041  RISE       1
I__376/I                                                                     LocalMux                       0              6913   5041  RISE       1
I__376/O                                                                     LocalMux                     330              7242   5041  RISE       1
I__377/I                                                                     InMux                          0              7242   5041  RISE       1
I__377/O                                                                     InMux                        259              7502   5041  RISE       1
I__378/I                                                                     CascadeMux                     0              7502   5041  RISE       1
I__378/O                                                                     CascadeMux                     0              7502   5041  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in2                                LogicCell40_SEQ_MODE_1000      0              7502   5041  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in2
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Setup Constraint : 10000p
Path slack       : 5041p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__872/I                                                      LocalMux                       0              3455   2650  RISE       1
I__872/O                                                      LocalMux                     330              3785   2650  RISE       1
I__874/I                                                      InMux                          0              3785   2650  RISE       1
I__874/O                                                      InMux                        259              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/in0         LogicCell40_SEQ_MODE_0000      0              4044   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_RNO_LC_31_18_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493   2650  RISE       1
I__754/I                                                      LocalMux                       0              4493   2650  RISE       1
I__754/O                                                      LocalMux                     330              4823   2650  RISE       1
I__755/I                                                      InMux                          0              4823   2650  RISE       1
I__755/O                                                      InMux                        259              5082   2650  RISE       1
I__756/I                                                      CascadeMux                     0              5082   2650  RISE       1
I__756/O                                                      CascadeMux                     0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/in2             LogicCell40_SEQ_MODE_0000      0              5082   2650  RISE       1
sr_chain.M_main_clock_count_d8_0_c_LC_30_18_0/carryout        LogicCell40_SEQ_MODE_0000    231              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryin         LogicCell40_SEQ_MODE_0000      0              5314   2650  RISE       1
sr_chain.M_main_clock_count_d8_1_c_LC_30_18_1/carryout        LogicCell40_SEQ_MODE_0000    126              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryin         LogicCell40_SEQ_MODE_0000      0              5440   2650  RISE       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    126              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5566   2650  RISE       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    126              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5693   2650  RISE       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    126              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5819   2650  RISE       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    126              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5945   2650  RISE       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    126              6071   2650  RISE       1
I__460/I                                                      InMux                          0              6071   2650  RISE       1
I__460/O                                                      InMux                        259              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              6331   2650  RISE       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    316              6646   2650  RISE       4
I__788/I                                                      LocalMux                       0              6646   5041  RISE       1
I__788/O                                                      LocalMux                     330              6976   5041  RISE       1
I__792/I                                                      InMux                          0              6976   5041  RISE       1
I__792/O                                                      InMux                        259              7235   5041  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/in3    LogicCell40_SEQ_MODE_0000      0              7235   5041  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/ltout  LogicCell40_SEQ_MODE_0000    267              7502   5041  RISE       1
I__757/I                                                      CascadeMux                     0              7502   5041  RISE       1
I__757/O                                                      CascadeMux                     0              7502   5041  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in2                     LogicCell40_SEQ_MODE_1000      0              7502   5041  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Setup Constraint : 10000p
Path slack       : 5056p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__677/I                                                          Odrv4                          0              6646   4691  RISE       1
I__677/O                                                          Odrv4                        351              6997   4691  RISE       1
I__690/I                                                          LocalMux                       0              6997   5056  RISE       1
I__690/O                                                          LocalMux                     330              7327   5056  RISE       1
I__708/I                                                          InMux                          0              7327   5056  RISE       1
I__708/O                                                          InMux                        259              7586   5056  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in3                      LogicCell40_SEQ_MODE_1000      0              7586   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Setup Constraint : 10000p
Path slack       : 5056p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__677/I                                                          Odrv4                          0              6646   4691  RISE       1
I__677/O                                                          Odrv4                        351              6997   4691  RISE       1
I__688/I                                                          LocalMux                       0              6997   4859  RISE       1
I__688/O                                                          LocalMux                     330              7327   4859  RISE       1
I__704/I                                                          InMux                          0              7327   5056  RISE       1
I__704/O                                                          InMux                        259              7586   5056  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in3                     LogicCell40_SEQ_MODE_1000      0              7586   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Setup Constraint : 10000p
Path slack       : 5056p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__677/I                                                          Odrv4                          0              6646   4691  RISE       1
I__677/O                                                          Odrv4                        351              6997   4691  RISE       1
I__688/I                                                          LocalMux                       0              6997   4859  RISE       1
I__688/O                                                          LocalMux                     330              7327   4859  RISE       1
I__705/I                                                          InMux                          0              7327   5056  RISE       1
I__705/O                                                          InMux                        259              7586   5056  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in3                     LogicCell40_SEQ_MODE_1000      0              7586   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Setup Constraint : 10000p
Path slack       : 5056p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__677/I                                                          Odrv4                          0              6646   4691  RISE       1
I__677/O                                                          Odrv4                        351              6997   4691  RISE       1
I__688/I                                                          LocalMux                       0              6997   4859  RISE       1
I__688/O                                                          LocalMux                     330              7327   4859  RISE       1
I__706/I                                                          InMux                          0              7327   5056  RISE       1
I__706/O                                                          InMux                        259              7586   5056  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in3                     LogicCell40_SEQ_MODE_1000      0              7586   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Setup Constraint : 10000p
Path slack       : 5139p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryin   LogicCell40_SEQ_MODE_0000      0              6113   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    126              6240   3555  RISE       2
I__204/I                                                                     InMux                          0              6240   5140  RISE       1
I__204/O                                                                     InMux                        259              6499   5140  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/in3       LogicCell40_SEQ_MODE_0000      0              6499   5140  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/lcout     LogicCell40_SEQ_MODE_0000    316              6815   5140  RISE       1
I__337/I                                                                     LocalMux                       0              6815   5140  RISE       1
I__337/O                                                                     LocalMux                     330              7144   5140  RISE       1
I__338/I                                                                     InMux                          0              7144   5140  RISE       1
I__338/O                                                                     InMux                        259              7404   5140  RISE       1
I__339/I                                                                     CascadeMux                     0              7404   5140  RISE       1
I__339/O                                                                     CascadeMux                     0              7404   5140  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in2                                LogicCell40_SEQ_MODE_1000      0              7404   5140  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Setup Constraint : 10000p
Path slack       : 5210p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__678/I                                                          LocalMux                       0              6646   5210  RISE       1
I__678/O                                                          LocalMux                     330              6976   5210  RISE       1
I__691/I                                                          InMux                          0              6976   5210  RISE       1
I__691/O                                                          InMux                        259              7235   5210  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in0                     LogicCell40_SEQ_MODE_1000      0              7235   5210  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in0
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Setup Constraint : 10000p
Path slack       : 5210p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__674/I                                                          LocalMux                       0              6646    518  RISE       1
I__674/O                                                          LocalMux                     330              6976    518  RISE       1
I__683/I                                                          InMux                          0              6976   5210  RISE       1
I__683/O                                                          InMux                        259              7235   5210  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in0                         LogicCell40_SEQ_MODE_1000      0              7235   5210  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Setup Constraint : 10000p
Path slack       : 5210p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__678/I                                                          LocalMux                       0              6646   5210  RISE       1
I__678/O                                                          LocalMux                     330              6976   5210  RISE       1
I__692/I                                                          InMux                          0              6976   5210  RISE       1
I__692/O                                                          InMux                        259              7235   5210  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in0                     LogicCell40_SEQ_MODE_1000      0              7235   5210  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Setup Constraint : 10000p
Path slack       : 5210p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__678/I                                                          LocalMux                       0              6646   5210  RISE       1
I__678/O                                                          LocalMux                     330              6976   5210  RISE       1
I__693/I                                                          InMux                          0              6976   5210  RISE       1
I__693/O                                                          InMux                        259              7235   5210  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in0                     LogicCell40_SEQ_MODE_1000      0              7235   5210  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__578/I                                                 SRMux                          0              7032   5217  RISE       1
I__578/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__578/I                                                 SRMux                          0              7032   5217  RISE       1
I__578/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__579/I                                                 SRMux                          0              7032   5217  RISE       1
I__579/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__579/I                                                 SRMux                          0              7032   5217  RISE       1
I__579/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__579/I                                                 SRMux                          0              7032   5217  RISE       1
I__579/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__579/I                                                 SRMux                          0              7032   5217  RISE       1
I__579/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__580/I                                                 SRMux                          0              7032   5217  RISE       1
I__580/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__581/I                                                 SRMux                          0              7032   5217  RISE       1
I__581/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__581/I                                                 SRMux                          0              7032   5217  RISE       1
I__581/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__582/I                                                 SRMux                          0              7032   5217  RISE       1
I__582/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__583/I                                                 SRMux                          0              7032   5217  RISE       1
I__583/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__583/I                                                 SRMux                          0              7032   5217  RISE       1
I__583/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__583/I                                                 SRMux                          0              7032   5217  RISE       1
I__583/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__583/I                                                 SRMux                          0              7032   5217  RISE       1
I__583/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__583/I                                                 SRMux                          0              7032   5217  RISE       1
I__583/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__584/I                                                 SRMux                          0              7032   5217  RISE       1
I__584/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__584/I                                                 SRMux                          0              7032   5217  RISE       1
I__584/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/sr              LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Setup Constraint : 10000p
Path slack       : 5217p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                                 Odrv12                         0              3455   5006  RISE       1
I__758/O                                                 Odrv12                       491              3946   5006  RISE       1
I__760/I                                                 Span12Mux_v                    0              3946   5217  RISE       1
I__760/O                                                 Span12Mux_v                  491              4437   5217  RISE       1
I__765/I                                                 Span12Mux_h                    0              4437   5217  RISE       1
I__765/O                                                 Span12Mux_h                  491              4928   5217  RISE       1
I__771/I                                                 Sp12to4                        0              4928   5217  RISE       1
I__771/O                                                 Sp12to4                      428              5356   5217  RISE       1
I__777/I                                                 Span4Mux_s3_v                  0              5356   5217  RISE       1
I__777/O                                                 Span4Mux_s3_v                316              5671   5217  RISE       1
I__781/I                                                 LocalMux                       0              5671   5217  RISE       1
I__781/O                                                 LocalMux                     330              6001   5217  RISE       1
I__784/I                                                 IoInMux                        0              6001   5217  RISE       1
I__784/O                                                 IoInMux                      259              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6261   5217  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              6878   5217  RISE      25
I__576/I                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__576/O                                                 gio2CtrlBuf                    0              6878   5217  RISE       1
I__577/I                                                 GlobalMux                      0              6878   5217  RISE       1
I__577/O                                                 GlobalMux                    154              7032   5217  RISE       1
I__584/I                                                 SRMux                          0              7032   5217  RISE       1
I__584/O                                                 SRMux                        463              7495   5217  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/sr             LogicCell40_SEQ_MODE_1000      0              7495   5217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Setup Constraint : 10000p
Path slack       : 5265p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                               LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                     Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                     Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                     LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                     LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                     InMux                          0              4136   3555  RISE       1
I__366/O                                                                     InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1        LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout   LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin    LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout   LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin    LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout   LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin    LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout   LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin    LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout   LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin    LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout   LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                             ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin    LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout   LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin    LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout   LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin    LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout   LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryin   LogicCell40_SEQ_MODE_0000      0              5861   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    126              5987   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryin   LogicCell40_SEQ_MODE_0000      0              5987   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    126              6113   3555  RISE       2
I__205/I                                                                     InMux                          0              6113   5266  RISE       1
I__205/O                                                                     InMux                        259              6373   5266  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/in3       LogicCell40_SEQ_MODE_0000      0              6373   5266  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/lcout     LogicCell40_SEQ_MODE_0000    316              6688   5266  RISE       1
I__347/I                                                                     LocalMux                       0              6688   5266  RISE       1
I__347/O                                                                     LocalMux                     330              7018   5266  RISE       1
I__348/I                                                                     InMux                          0              7018   5266  RISE       1
I__348/O                                                                     InMux                        259              7278   5266  RISE       1
I__349/I                                                                     CascadeMux                     0              7278   5266  RISE       1
I__349/O                                                                     CascadeMux                     0              7278   5266  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in2                                LogicCell40_SEQ_MODE_1000      0              7278   5266  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Setup Constraint : 10000p
Path slack       : 5407p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__679/I                                                          LocalMux                       0              6646   5406  RISE       1
I__679/O                                                          LocalMux                     330              6976   5406  RISE       1
I__695/I                                                          InMux                          0              6976   5406  RISE       1
I__695/O                                                          InMux                        259              7235   5406  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in3                     LogicCell40_SEQ_MODE_1000      0              7235   5406  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Setup Constraint : 10000p
Path slack       : 5407p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__680/I                                                          LocalMux                       0              6646   5406  RISE       1
I__680/O                                                          LocalMux                     330              6976   5406  RISE       1
I__696/I                                                          InMux                          0              6976   5406  RISE       1
I__696/O                                                          InMux                        259              7235   5406  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in3                     LogicCell40_SEQ_MODE_1000      0              7235   5406  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Setup Constraint : 10000p
Path slack       : 5407p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__289/I                                                          LocalMux                       0              3455    518  RISE       1
I__289/O                                                          LocalMux                     330              3785    518  RISE       1
I__292/I                                                          InMux                          0              3785    518  RISE       1
I__292/O                                                          InMux                        259              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/in0          LogicCell40_SEQ_MODE_0000      0              4044    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_RNO_LC_29_19_0/lcout        LogicCell40_SEQ_MODE_0000    449              4493    518  RISE       1
I__457/I                                                          LocalMux                       0              4493    518  RISE       1
I__457/O                                                          LocalMux                     330              4823    518  RISE       1
I__458/I                                                          InMux                          0              4823    518  RISE       1
I__458/O                                                          InMux                        259              5082    518  RISE       1
I__459/I                                                          CascadeMux                     0              5082    518  RISE       1
I__459/O                                                          CascadeMux                     0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/in2              LogicCell40_SEQ_MODE_0000      0              5082    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_0_c_LC_30_19_0/carryout         LogicCell40_SEQ_MODE_0000    231              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryin          LogicCell40_SEQ_MODE_0000      0              5314    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_1_c_LC_30_19_1/carryout         LogicCell40_SEQ_MODE_0000    126              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryin          LogicCell40_SEQ_MODE_0000      0              5440    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_2_c_LC_30_19_2/carryout         LogicCell40_SEQ_MODE_0000    126              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryin          LogicCell40_SEQ_MODE_0000      0              5566    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_3_c_LC_30_19_3/carryout         LogicCell40_SEQ_MODE_0000    126              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryin          LogicCell40_SEQ_MODE_0000      0              5693    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    126              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              5819    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    126              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5945    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    126              6071    518  RISE       1
I__535/I                                                          InMux                          0              6071    518  RISE       1
I__535/O                                                          InMux                        259              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              6331    518  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    316              6646    518  RISE      21
I__678/I                                                          LocalMux                       0              6646   5210  RISE       1
I__678/O                                                          LocalMux                     330              6976   5210  RISE       1
I__694/I                                                          InMux                          0              6976   5406  RISE       1
I__694/O                                                          InMux                        259              7235   5406  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in3                     LogicCell40_SEQ_MODE_1000      0              7235   5406  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Setup Constraint : 10000p
Path slack       : 5490p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin   LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout  LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                             ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                            ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin   LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout  LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin   LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout  LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryin   LogicCell40_SEQ_MODE_0000      0              5735   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout  LogicCell40_SEQ_MODE_0000    126              5861   3555  RISE       2
I__189/I                                                                    InMux                          0              5861   5490  RISE       1
I__189/O                                                                    InMux                        259              6120   5490  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/in3      LogicCell40_SEQ_MODE_0000      0              6120   5490  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/lcout    LogicCell40_SEQ_MODE_0000    316              6436   5490  RISE       1
I__214/I                                                                    LocalMux                       0              6436   5490  RISE       1
I__214/O                                                                    LocalMux                     330              6766   5490  RISE       1
I__215/I                                                                    InMux                          0              6766   5490  RISE       1
I__215/O                                                                    InMux                        259              7025   5490  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in1                               LogicCell40_SEQ_MODE_1000      0              7025   5490  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Setup Constraint : 10000p
Path slack       : 5539p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
I__193/I                                                                    InMux                          0              5159   5539  RISE       1
I__193/O                                                                    InMux                        259              5419   5539  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/in3       LogicCell40_SEQ_MODE_0000      0              5419   5539  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/lcout     LogicCell40_SEQ_MODE_0000    316              5735   5539  RISE       1
I__613/I                                                                    Odrv4                          0              5735   5539  RISE       1
I__613/O                                                                    Odrv4                        351              6085   5539  RISE       1
I__614/I                                                                    Span4Mux_s3_h                  0              6085   5539  RISE       1
I__614/O                                                                    Span4Mux_s3_h                231              6317   5539  RISE       1
I__615/I                                                                    LocalMux                       0              6317   5539  RISE       1
I__615/O                                                                    LocalMux                     330              6646   5539  RISE       1
I__616/I                                                                    InMux                          0              6646   5539  RISE       1
I__616/O                                                                    InMux                        259              6906   5539  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in0                                LogicCell40_SEQ_MODE_1000      0              6906   5539  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Setup Constraint : 10000p
Path slack       : 5616p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin   LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout  LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                             ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                            ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin   LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout  LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryin   LogicCell40_SEQ_MODE_0000      0              5608   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout  LogicCell40_SEQ_MODE_0000    126              5735   3555  RISE       2
I__190/I                                                                    InMux                          0              5735   5617  RISE       1
I__190/O                                                                    InMux                        259              5994   5617  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/in3       LogicCell40_SEQ_MODE_0000      0              5994   5617  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/lcout     LogicCell40_SEQ_MODE_0000    316              6310   5617  RISE       1
I__287/I                                                                    LocalMux                       0              6310   5617  RISE       1
I__287/O                                                                    LocalMux                     330              6639   5617  RISE       1
I__288/I                                                                    InMux                          0              6639   5617  RISE       1
I__288/O                                                                    InMux                        259              6899   5617  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in1                               LogicCell40_SEQ_MODE_1000      0              6899   5617  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Setup Constraint : 10000p
Path slack       : 5722p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6723
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
I__195/I                                                                    InMux                          0              4907   5722  RISE       1
I__195/O                                                                    InMux                        259              5166   5722  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/in3       LogicCell40_SEQ_MODE_0000      0              5166   5722  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/lcout     LogicCell40_SEQ_MODE_0000    316              5482   5722  RISE       1
I__327/I                                                                    Odrv4                          0              5482   5722  RISE       1
I__327/O                                                                    Odrv4                        351              5833   5722  RISE       1
I__328/I                                                                    Span4Mux_h                     0              5833   5722  RISE       1
I__328/O                                                                    Span4Mux_h                   302              6134   5722  RISE       1
I__329/I                                                                    LocalMux                       0              6134   5722  RISE       1
I__329/O                                                                    LocalMux                     330              6464   5722  RISE       1
I__330/I                                                                    InMux                          0              6464   5722  RISE       1
I__330/O                                                                    InMux                        259              6723   5722  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in0                                LogicCell40_SEQ_MODE_1000      0              6723   5722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Setup Constraint : 10000p
Path slack       : 5742p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin   LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout  LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                             ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                            ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryin   LogicCell40_SEQ_MODE_0000      0              5482   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout  LogicCell40_SEQ_MODE_0000    126              5608   3555  RISE       2
I__191/I                                                                    InMux                          0              5608   5743  RISE       1
I__191/O                                                                    InMux                        259              5868   5743  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/in3       LogicCell40_SEQ_MODE_0000      0              5868   5743  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/lcout     LogicCell40_SEQ_MODE_0000    316              6183   5743  RISE       1
I__317/I                                                                    LocalMux                       0              6183   5743  RISE       1
I__317/O                                                                    LocalMux                     330              6513   5743  RISE       1
I__318/I                                                                    InMux                          0              6513   5743  RISE       1
I__318/O                                                                    InMux                        259              6773   5743  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in1                                LogicCell40_SEQ_MODE_1000      0              6773   5743  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Setup Constraint : 10000p
Path slack       : 5763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
I__194/I                                                                    InMux                          0              5033   5764  RISE       1
I__194/O                                                                    InMux                        259              5293   5764  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/in3       LogicCell40_SEQ_MODE_0000      0              5293   5764  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/lcout     LogicCell40_SEQ_MODE_0000    316              5608   5764  RISE       1
I__625/I                                                                    Odrv4                          0              5608   5764  RISE       1
I__625/O                                                                    Odrv4                        351              5959   5764  RISE       1
I__626/I                                                                    Span4Mux_s3_h                  0              5959   5764  RISE       1
I__626/O                                                                    Span4Mux_s3_h                231              6190   5764  RISE       1
I__627/I                                                                    LocalMux                       0              6190   5764  RISE       1
I__627/O                                                                    LocalMux                     330              6520   5764  RISE       1
I__628/I                                                                    InMux                          0              6520   5764  RISE       1
I__628/O                                                                    InMux                        259              6780   5764  RISE       1
I__629/I                                                                    CascadeMux                     0              6780   5764  RISE       1
I__629/O                                                                    CascadeMux                     0              6780   5764  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in2                                LogicCell40_SEQ_MODE_1000      0              6780   5764  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in3
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Setup Constraint : 10000p
Path slack       : 5855p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5364  RISE       4
I__430/I                                                 LocalMux                       0              3455   5364  RISE       1
I__430/O                                                 LocalMux                     330              3785   5364  RISE       1
I__432/I                                                 InMux                          0              3785   5364  RISE       1
I__432/O                                                 InMux                        259              4044   5364  RISE       1
sr_chain.M_sr_clock_count_q_RNI63IL_1_LC_30_17_0/in1     LogicCell40_SEQ_MODE_0000      0              4044   5364  RISE       1
sr_chain.M_sr_clock_count_q_RNI63IL_1_LC_30_17_0/ltout   LogicCell40_SEQ_MODE_0000    379              4423   5364  FALL       1
I__380/I                                                 CascadeMux                     0              4423   5364  FALL       1
I__380/O                                                 CascadeMux                     0              4423   5364  FALL       1
sr_chain.M_sr_clock_count_q_RNIV7TL1_4_LC_30_17_1/in2    LogicCell40_SEQ_MODE_0000      0              4423   5364  FALL       1
sr_chain.M_sr_clock_count_q_RNIV7TL1_4_LC_30_17_1/lcout  LogicCell40_SEQ_MODE_0000    379              4802   5364  RISE       3
I__794/I                                                 Odrv12                         0              4802   5855  RISE       1
I__794/O                                                 Odrv12                       491              5293   5855  RISE       1
I__797/I                                                 LocalMux                       0              5293   5855  RISE       1
I__797/O                                                 LocalMux                     330              5622   5855  RISE       1
I__800/I                                                 InMux                          0              5622   5855  RISE       1
I__800/O                                                 InMux                        259              5882   5855  RISE       1
sr_chain.M_sr_bit_q_RNO_0_LC_30_20_2/in3                 LogicCell40_SEQ_MODE_0000      0              5882   5855  RISE       1
sr_chain.M_sr_bit_q_RNO_0_LC_30_20_2/lcout               LogicCell40_SEQ_MODE_0000    316              6197   5855  RISE       1
I__501/I                                                 LocalMux                       0              6197   5855  RISE       1
I__501/O                                                 LocalMux                     330              6527   5855  RISE       1
I__502/I                                                 InMux                          0              6527   5855  RISE       1
I__502/O                                                 InMux                        259              6787   5855  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/in3                       LogicCell40_SEQ_MODE_1000      0              6787   5855  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Setup Constraint : 10000p
Path slack       : 5897p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4781   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    126              4907   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4907   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    126              5033   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              5033   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    126              5159   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin   LogicCell40_SEQ_MODE_0000      0              5159   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout  LogicCell40_SEQ_MODE_0000    126              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitin                                             ICE_CARRY_IN_MUX               0              5286   3555  RISE       1
IN_MUX_bfv_28_19_0_/carryinitout                                            ICE_CARRY_IN_MUX             196              5482   3555  RISE       2
I__192/I                                                                    InMux                          0              5482   5897  RISE       1
I__192/O                                                                    InMux                        259              5742   5897  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/in3       LogicCell40_SEQ_MODE_0000      0              5742   5897  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/lcout     LogicCell40_SEQ_MODE_0000    316              6057   5897  RISE       1
I__324/I                                                                    LocalMux                       0              6057   5897  RISE       1
I__324/O                                                                    LocalMux                     330              6387   5897  RISE       1
I__325/I                                                                    InMux                          0              6387   5897  RISE       1
I__325/O                                                                    InMux                        259              6646   5897  RISE       1
I__326/I                                                                    CascadeMux                     0              6646   5897  RISE       1
I__326/O                                                                    CascadeMux                     0              6646   5897  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in2                                LogicCell40_SEQ_MODE_1000      0              6646   5897  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              4655   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    126              4781   3555  RISE       2
I__196/I                                                                    InMux                          0              4781   6346  RISE       1
I__196/O                                                                    InMux                        259              5040   6346  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/in3       LogicCell40_SEQ_MODE_0000      0              5040   6346  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/lcout     LogicCell40_SEQ_MODE_0000    316              5356   6346  RISE       1
I__353/I                                                                    Odrv4                          0              5356   6346  RISE       1
I__353/O                                                                    Odrv4                        351              5707   6346  RISE       1
I__354/I                                                                    LocalMux                       0              5707   6346  RISE       1
I__354/O                                                                    LocalMux                     330              6036   6346  RISE       1
I__355/I                                                                    InMux                          0              6036   6346  RISE       1
I__355/O                                                                    InMux                        259              6296   6346  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in3                                LogicCell40_SEQ_MODE_1000      0              6296   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Setup Constraint : 10000p
Path slack       : 6570p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    567  RISE       2
I__308/I                                                                    LocalMux                       0              3455   3653  RISE       1
I__308/O                                                                    LocalMux                     330              3785   3653  RISE       1
I__310/I                                                                    InMux                          0              3785   3653  RISE       1
I__310/O                                                                    InMux                        259              4044   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1                                LogicCell40_SEQ_MODE_1000      0              4044   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/carryout                           LogicCell40_SEQ_MODE_1000    259              4304   3653  RISE       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   3653  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   3653  RISE       2
I__166/I                                                                    InMux                          0              4430   6570  RISE       1
I__166/O                                                                    InMux                        259              4690   6570  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in3       LogicCell40_SEQ_MODE_0000      0              4690   6570  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/lcout     LogicCell40_SEQ_MODE_0000    316              5005   6570  RISE       1
I__367/I                                                                    Odrv4                          0              5005   6570  RISE       1
I__367/O                                                                    Odrv4                        351              5356   6570  RISE       1
I__368/I                                                                    LocalMux                       0              5356   6570  RISE       1
I__368/O                                                                    LocalMux                     330              5685   6570  RISE       1
I__369/I                                                                    InMux                          0              5685   6570  RISE       1
I__369/O                                                                    InMux                        259              5945   6570  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in1                                LogicCell40_SEQ_MODE_1000      0              5945   6570  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Setup Constraint : 10000p
Path slack       : 6724p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout                              LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__361/I                                                                    Odrv4                          0              3455   3555  RISE       1
I__361/O                                                                    Odrv4                        351              3806   3555  RISE       1
I__364/I                                                                    LocalMux                       0              3806   3555  RISE       1
I__364/O                                                                    LocalMux                     330              4136   3555  RISE       1
I__366/I                                                                    InMux                          0              4136   3555  RISE       1
I__366/O                                                                    InMux                        259              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in1       LogicCell40_SEQ_MODE_0000      0              4395   3555  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    259              4655   3555  RISE       2
I__165/I                                                                    InMux                          0              4655   6725  RISE       1
I__165/O                                                                    InMux                        259              4914   6725  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in3       LogicCell40_SEQ_MODE_0000      0              4914   6725  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/lcout     LogicCell40_SEQ_MODE_0000    316              5230   6725  RISE       1
I__295/I                                                                    LocalMux                       0              5230   6725  RISE       1
I__295/O                                                                    LocalMux                     330              5559   6725  RISE       1
I__296/I                                                                    InMux                          0              5559   6725  RISE       1
I__296/O                                                                    InMux                        259              5819   6725  RISE       1
I__297/I                                                                    CascadeMux                     0              5819   6725  RISE       1
I__297/O                                                                    CascadeMux                     0              5819   6725  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in2                                LogicCell40_SEQ_MODE_1000      0              5819   6725  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in1
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Setup Constraint : 10000p
Path slack       : 6879p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)           12536

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   4971  FALL       8
I__758/I                                   Odrv12                         0              3455   4971  FALL       1
I__758/O                                   Odrv12                       540              3995   4971  FALL       1
I__761/I                                   Sp12to4                        0              3995   6879  FALL       1
I__761/O                                   Sp12to4                      449              4444   6879  FALL       1
I__766/I                                   Span4Mux_h                     0              4444   6879  FALL       1
I__766/O                                   Span4Mux_h                   316              4760   6879  FALL       1
I__772/I                                   Span4Mux_v                     0              4760   6879  FALL       1
I__772/O                                   Span4Mux_v                   372              5131   6879  FALL       1
I__778/I                                   LocalMux                       0              5131   6879  FALL       1
I__778/O                                   LocalMux                     309              5440   6879  FALL       1
I__782/I                                   InMux                          0              5440   6879  FALL       1
I__782/O                                   InMux                        217              5657   6879  FALL       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in1  LogicCell40_SEQ_MODE_1000      0              5657   6879  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in1
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Setup Constraint : 10000p
Path slack       : 6879p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)           12536

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4971  FALL       8
I__758/I                                 Odrv12                         0              3455   4971  FALL       1
I__758/O                                 Odrv12                       540              3995   4971  FALL       1
I__762/I                                 Sp12to4                        0              3995   6879  FALL       1
I__762/O                                 Sp12to4                      449              4444   6879  FALL       1
I__767/I                                 Span4Mux_h                     0              4444   6879  FALL       1
I__767/O                                 Span4Mux_h                   316              4760   6879  FALL       1
I__773/I                                 Span4Mux_v                     0              4760   6879  FALL       1
I__773/O                                 Span4Mux_v                   372              5131   6879  FALL       1
I__779/I                                 LocalMux                       0              5131   6879  FALL       1
I__779/O                                 LocalMux                     309              5440   6879  FALL       1
I__783/I                                 InMux                          0              5440   6879  FALL       1
I__783/O                                 InMux                        217              5657   6879  FALL       1
sr_chain.M_sr_bit_q_LC_30_20_5/in1       LogicCell40_SEQ_MODE_1000      0              5657   6879  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Setup Constraint : 10000p
Path slack       : 7047p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout                           LogicCell40_SEQ_MODE_1000    540              3455    567  RISE       2
I__308/I                                                                 LocalMux                       0              3455   3653  RISE       1
I__308/O                                                                 LocalMux                     330              3785   3653  RISE       1
I__310/I                                                                 InMux                          0              3785   3653  RISE       1
I__310/O                                                                 InMux                        259              4044   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1                             LogicCell40_SEQ_MODE_1000      0              4044   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/carryout                        LogicCell40_SEQ_MODE_1000    259              4304   3653  RISE       2
I__167/I                                                                 InMux                          0              4304   7047  RISE       1
I__167/O                                                                 InMux                        259              4563   7047  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/in3    LogicCell40_SEQ_MODE_0000      0              4563   7047  RISE       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/lcout  LogicCell40_SEQ_MODE_0000    316              4879   7047  RISE       1
I__305/I                                                                 LocalMux                       0              4879   7047  RISE       1
I__305/O                                                                 LocalMux                     330              5209   7047  RISE       1
I__306/I                                                                 InMux                          0              5209   7047  RISE       1
I__306/O                                                                 InMux                        259              5468   7047  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in1                             LogicCell40_SEQ_MODE_1000      0              5468   7047  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in1
Capture Clock    : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk
Setup Constraint : 10000p
Path slack       : 7285p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)           12536

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   4971  FALL       8
I__758/I                                      Odrv12                         0              3455   4971  FALL       1
I__758/O                                      Odrv12                       540              3995   4971  FALL       1
I__759/I                                      Span12Mux_s6_h                 0              3995   4971  FALL       1
I__759/O                                      Span12Mux_s6_h               281              4276   4971  FALL       1
I__763/I                                      Sp12to4                        0              4276   4971  FALL       1
I__763/O                                      Sp12to4                      449              4725   4971  FALL       1
I__768/I                                      LocalMux                       0              4725   4971  FALL       1
I__768/O                                      LocalMux                     309              5033   4971  FALL       1
I__775/I                                      InMux                          0              5033   7286  FALL       1
I__775/O                                      InMux                        217              5251   7286  FALL       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in1  LogicCell40_SEQ_MODE_1000      0              5251   7286  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Setup Constraint : 10000p
Path slack       : 7327p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                      Odrv12                         0              3455   5006  RISE       1
I__758/O                                      Odrv12                       491              3946   5006  RISE       1
I__759/I                                      Span12Mux_s6_h                 0              3946   5006  RISE       1
I__759/O                                      Span12Mux_s6_h               252              4199   5006  RISE       1
I__763/I                                      Sp12to4                        0              4199   5006  RISE       1
I__763/O                                      Sp12to4                      428              4626   5006  RISE       1
I__768/I                                      LocalMux                       0              4626   5006  RISE       1
I__768/O                                      LocalMux                     330              4956   5006  RISE       1
I__776/I                                      InMux                          0              4956   7328  RISE       1
I__776/O                                      InMux                        259              5216   7328  RISE       1
I__780/I                                      CascadeMux                     0              5216   7328  RISE       1
I__780/O                                      CascadeMux                     0              5216   7328  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in2  LogicCell40_SEQ_MODE_1000      0              5216   7328  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Setup Constraint : 10000p
Path slack       : 7727p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   5006  RISE       8
I__758/I                                      Odrv12                         0              3455   5006  RISE       1
I__758/O                                      Odrv12                       491              3946   5006  RISE       1
I__759/I                                      Span12Mux_s6_h                 0              3946   5006  RISE       1
I__759/O                                      Span12Mux_s6_h               252              4199   5006  RISE       1
I__764/I                                      LocalMux                       0              4199   6325  RISE       1
I__764/O                                      LocalMux                     330              4528   6325  RISE       1
I__770/I                                      InMux                          0              4528   7728  RISE       1
I__770/O                                      InMux                        259              4788   7728  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in1  LogicCell40_SEQ_MODE_1000      0              4788   7728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/lcout
Path End         : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in0
Capture Clock    : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6977  RISE       2
I__558/I                                        Odrv4                          0              3455   6977  RISE       1
I__558/O                                        Odrv4                        351              3806   6977  RISE       1
I__560/I                                        LocalMux                       0              3806   8050  RISE       1
I__560/O                                        LocalMux                     330              4136   8050  RISE       1
I__562/I                                        InMux                          0              4136   8050  RISE       1
I__562/O                                        InMux                        259              4395   8050  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_10_LC_32_18_2/lcout
Path End         : sr_chain.M_main_clock_count_q_10_LC_32_18_2/in1
Capture Clock    : sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_10_LC_32_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3001  RISE       2
I__882/I                                           Odrv4                          0              3455   3001  RISE       1
I__882/O                                           Odrv4                        351              3806   3001  RISE       1
I__884/I                                           LocalMux                       0              3806   5694  RISE       1
I__884/O                                           LocalMux                     330              4136   5694  RISE       1
I__886/I                                           InMux                          0              4136   5694  RISE       1
I__886/O                                           InMux                        259              4395   5694  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5673  RISE       7
I__735/I                                        Odrv4                          0              3455   7209  RISE       1
I__735/O                                        Odrv4                        351              3806   7209  RISE       1
I__740/I                                        LocalMux                       0              3806   7209  RISE       1
I__740/O                                        LocalMux                     330              4136   7209  RISE       1
I__745/I                                        InMux                          0              4136   8120  RISE       1
I__745/O                                        InMux                        259              4395   8120  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_bit_q_LC_30_20_5/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in0
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_bit_q_LC_30_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8401  RISE       2
I__494/I                              LocalMux                       0              3455   8401  RISE       1
I__494/O                              LocalMux                     330              3785   8401  RISE       1
I__496/I                              InMux                          0              3785   8401  RISE       1
I__496/O                              InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5806  RISE       5
I__437/I                                        LocalMux                       0              3455   8401  RISE       1
I__437/O                                        LocalMux                     330              3785   8401  RISE       1
I__441/I                                        InMux                          0              3785   8401  RISE       1
I__441/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455    770  RISE       3
I__393/I                                         LocalMux                       0              3455   8401  RISE       1
I__393/O                                         LocalMux                     330              3785   8401  RISE       1
I__396/I                                         InMux                          0              3785   8401  RISE       1
I__396/O                                         InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455    819  RISE       3
I__406/I                                         LocalMux                       0              3455    819  RISE       1
I__406/O                                         LocalMux                     330              3785    819  RISE       1
I__409/I                                         InMux                          0              3785   8401  RISE       1
I__409/O                                         InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455    644  RISE       3
I__530/I                                        LocalMux                       0              3455   8401  RISE       1
I__530/O                                        LocalMux                     330              3785   8401  RISE       1
I__533/I                                        InMux                          0              3785   8401  RISE       1
I__533/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1030  RISE       3
I__370/I                                         LocalMux                       0              3455   1030  RISE       1
I__370/O                                         LocalMux                     330              3785   1030  RISE       1
I__373/I                                         InMux                          0              3785   8401  RISE       1
I__373/O                                         InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455    946  RISE       3
I__273/I                                         LocalMux                       0              3455    946  RISE       1
I__273/O                                         LocalMux                     330              3785    946  RISE       1
I__276/I                                         InMux                          0              3785   8401  RISE       1
I__276/O                                         InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455    588  RISE       3
I__300/I                                        LocalMux                       0              3455   8401  RISE       1
I__300/O                                        LocalMux                     330              3785   8401  RISE       1
I__303/I                                        InMux                          0              3785   8401  RISE       1
I__303/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455    904  RISE       3
I__319/I                                        LocalMux                       0              3455    904  RISE       1
I__319/O                                        LocalMux                     330              3785    904  RISE       1
I__322/I                                        InMux                          0              3785   8401  RISE       1
I__322/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455    840  RISE       3
I__208/I                                         LocalMux                       0              3455   8401  RISE       1
I__208/O                                         LocalMux                     330              3785   8401  RISE       1
I__211/I                                         InMux                          0              3785   8401  RISE       1
I__211/O                                         InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455    518  RISE       3
I__291/I                                        LocalMux                       0              3455   8401  RISE       1
I__291/O                                        LocalMux                     330              3785   8401  RISE       1
I__294/I                                        InMux                          0              3785   8401  RISE       1
I__294/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5806  RISE       5
I__438/I                                        LocalMux                       0              3455   8401  RISE       1
I__438/O                                        LocalMux                     330              3785   8401  RISE       1
I__443/I                                        InMux                          0              3785   8401  RISE       1
I__443/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5806  RISE       5
I__437/I                                        LocalMux                       0              3455   8401  RISE       1
I__437/O                                        LocalMux                     330              3785   8401  RISE       1
I__442/I                                        InMux                          0              3785   8401  RISE       1
I__442/O                                        InMux                        259              4044   8401  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2951  RISE       2
I__914/I                                           LocalMux                       0              3455   8471  RISE       1
I__914/O                                           LocalMux                     330              3785   8471  RISE       1
I__916/I                                           InMux                          0              3785   8471  RISE       1
I__916/O                                           InMux                        259              4044   8471  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_23_LC_32_19_7/lcout
Path End         : sr_chain.M_main_clock_count_q_23_LC_32_19_7/in1
Capture Clock    : sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_23_LC_32_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2888  RISE       2
I__920/I                                           LocalMux                       0              3455   7882  RISE       1
I__920/O                                           LocalMux                     330              3785   7882  RISE       1
I__922/I                                           InMux                          0              3785   7882  RISE       1
I__922/O                                           InMux                        259              4044   7882  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_22_LC_32_19_6/lcout
Path End         : sr_chain.M_main_clock_count_q_22_LC_32_19_6/in1
Capture Clock    : sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_22_LC_32_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2973  RISE       2
I__927/I                                           LocalMux                       0              3455   7756  RISE       1
I__927/O                                           LocalMux                     330              3785   7756  RISE       1
I__929/I                                           InMux                          0              3785   7756  RISE       1
I__929/O                                           InMux                        259              4044   7756  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_21_LC_32_19_5/lcout
Path End         : sr_chain.M_main_clock_count_q_21_LC_32_19_5/in1
Capture Clock    : sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_21_LC_32_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3036  RISE       2
I__933/I                                           LocalMux                       0              3455   7629  RISE       1
I__933/O                                           LocalMux                     330              3785   7629  RISE       1
I__935/I                                           InMux                          0              3785   7629  RISE       1
I__935/O                                           InMux                        259              4044   7629  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_20_LC_32_19_4/lcout
Path End         : sr_chain.M_main_clock_count_q_20_LC_32_19_4/in1
Capture Clock    : sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_20_LC_32_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2902  RISE       2
I__938/I                                           LocalMux                       0              3455   7503  RISE       1
I__938/O                                           LocalMux                     330              3785   7503  RISE       1
I__940/I                                           InMux                          0              3785   7503  RISE       1
I__940/O                                           InMux                        259              4044   7503  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_19_LC_32_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_19_LC_32_19_3/in1
Capture Clock    : sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_19_LC_32_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2909  RISE       2
I__943/I                                           LocalMux                       0              3455   7377  RISE       1
I__943/O                                           LocalMux                     330              3785   7377  RISE       1
I__945/I                                           InMux                          0              3785   7377  RISE       1
I__945/O                                           InMux                        259              4044   7377  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_18_LC_32_19_2/lcout
Path End         : sr_chain.M_main_clock_count_q_18_LC_32_19_2/in1
Capture Clock    : sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_18_LC_32_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2846  RISE       2
I__948/I                                           LocalMux                       0              3455   7251  RISE       1
I__948/O                                           LocalMux                     330              3785   7251  RISE       1
I__950/I                                           InMux                          0              3785   7251  RISE       1
I__950/O                                           InMux                        259              4044   7251  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_17_LC_32_19_1/lcout
Path End         : sr_chain.M_main_clock_count_q_17_LC_32_19_1/in1
Capture Clock    : sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_17_LC_32_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2980  RISE       2
I__846/I                                           LocalMux                       0              3455   7124  RISE       1
I__846/O                                           LocalMux                     330              3785   7124  RISE       1
I__848/I                                           InMux                          0              3785   7124  RISE       1
I__848/O                                           InMux                        259              4044   7124  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_16_LC_32_19_0/lcout
Path End         : sr_chain.M_main_clock_count_q_16_LC_32_19_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_16_LC_32_19_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2776  RISE       2
I__852/I                                           LocalMux                       0              3455   6998  RISE       1
I__852/O                                           LocalMux                     330              3785   6998  RISE       1
I__854/I                                           InMux                          0              3785   6998  RISE       1
I__854/O                                           InMux                        259              4044   6998  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_15_LC_32_18_7/lcout
Path End         : sr_chain.M_main_clock_count_q_15_LC_32_18_7/in1
Capture Clock    : sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_15_LC_32_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2930  RISE       2
I__857/I                                           LocalMux                       0              3455   6676  RISE       1
I__857/O                                           LocalMux                     330              3785   6676  RISE       1
I__859/I                                           InMux                          0              3785   6676  RISE       1
I__859/O                                           InMux                        259              4044   6676  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_14_LC_32_18_6/lcout
Path End         : sr_chain.M_main_clock_count_q_14_LC_32_18_6/in1
Capture Clock    : sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_14_LC_32_18_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2825  RISE       2
I__863/I                                           LocalMux                       0              3455   6549  RISE       1
I__863/O                                           LocalMux                     330              3785   6549  RISE       1
I__865/I                                           InMux                          0              3785   6549  RISE       1
I__865/O                                           InMux                        259              4044   6549  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_13_LC_32_18_5/lcout
Path End         : sr_chain.M_main_clock_count_q_13_LC_32_18_5/in1
Capture Clock    : sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_13_LC_32_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2699  RISE       2
I__868/I                                           LocalMux                       0              3455   6423  RISE       1
I__868/O                                           LocalMux                     330              3785   6423  RISE       1
I__870/I                                           InMux                          0              3785   6423  RISE       1
I__870/O                                           InMux                        259              4044   6423  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_11_LC_32_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_11_LC_32_18_3/in1
Capture Clock    : sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_11_LC_32_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2783  RISE       2
I__878/I                                           LocalMux                       0              3455   6171  RISE       1
I__878/O                                           LocalMux                     330              3785   6171  RISE       1
I__880/I                                           InMux                          0              3785   6171  RISE       1
I__880/O                                           InMux                        259              4044   6171  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout
Path End         : sr_chain.M_main_clock_count_q_9_LC_32_18_1/in1
Capture Clock    : sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3414  RISE       2
I__803/I                                          LocalMux                       0              3455   5918  RISE       1
I__803/O                                          LocalMux                     330              3785   5918  RISE       1
I__805/I                                          InMux                          0              3785   5918  RISE       1
I__805/O                                          InMux                        259              4044   5918  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_8_LC_32_18_0/lcout
Path End         : sr_chain.M_main_clock_count_q_8_LC_32_18_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_8_LC_32_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3204  RISE       2
I__808/I                                          LocalMux                       0              3455   5792  RISE       1
I__808/O                                          LocalMux                     330              3785   5792  RISE       1
I__810/I                                          InMux                          0              3785   5792  RISE       1
I__810/O                                          InMux                        259              4044   5792  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_7_LC_32_17_7/lcout
Path End         : sr_chain.M_main_clock_count_q_7_LC_32_17_7/in1
Capture Clock    : sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_7_LC_32_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2804  RISE       2
I__813/I                                          LocalMux                       0              3455   5469  RISE       1
I__813/O                                          LocalMux                     330              3785   5469  RISE       1
I__815/I                                          InMux                          0              3785   5469  RISE       1
I__815/O                                          InMux                        259              4044   5469  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_6_LC_32_17_6/lcout
Path End         : sr_chain.M_main_clock_count_q_6_LC_32_17_6/in1
Capture Clock    : sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_6_LC_32_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2720  RISE       2
I__819/I                                          LocalMux                       0              3455   5343  RISE       1
I__819/O                                          LocalMux                     330              3785   5343  RISE       1
I__821/I                                          InMux                          0              3785   5343  RISE       1
I__821/O                                          InMux                        259              4044   5343  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_5_LC_32_17_5/lcout
Path End         : sr_chain.M_main_clock_count_q_5_LC_32_17_5/in1
Capture Clock    : sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_5_LC_32_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3225  RISE       2
I__825/I                                          LocalMux                       0              3455   5217  RISE       1
I__825/O                                          LocalMux                     330              3785   5217  RISE       1
I__827/I                                          InMux                          0              3785   5217  RISE       1
I__827/O                                          InMux                        259              4044   5217  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_4_LC_32_17_4/lcout
Path End         : sr_chain.M_main_clock_count_q_4_LC_32_17_4/in1
Capture Clock    : sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_4_LC_32_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3288  RISE       2
I__831/I                                          LocalMux                       0              3455   5091  RISE       1
I__831/O                                          LocalMux                     330              3785   5091  RISE       1
I__833/I                                          InMux                          0              3785   5091  RISE       1
I__833/O                                          InMux                        259              4044   5091  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_3_LC_32_17_3/lcout
Path End         : sr_chain.M_main_clock_count_q_3_LC_32_17_3/in1
Capture Clock    : sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_3_LC_32_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3078  RISE       2
I__836/I                                          LocalMux                       0              3455   4964  RISE       1
I__836/O                                          LocalMux                     330              3785   4964  RISE       1
I__838/I                                          InMux                          0              3785   4964  RISE       1
I__838/O                                          InMux                        259              4044   4964  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_2_LC_32_17_2/lcout
Path End         : sr_chain.M_main_clock_count_q_2_LC_32_17_2/in1
Capture Clock    : sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_2_LC_32_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3029  RISE       2
I__841/I                                          LocalMux                       0              3455   4838  RISE       1
I__841/O                                          LocalMux                     330              3785   4838  RISE       1
I__843/I                                          InMux                          0              3785   4838  RISE       1
I__843/O                                          InMux                        259              4044   4838  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_1_LC_32_17_1/lcout
Path End         : sr_chain.M_main_clock_count_q_1_LC_32_17_1/in1
Capture Clock    : sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_1_LC_32_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3099  RISE       2
I__653/I                                          LocalMux                       0              3455   4712  RISE       1
I__653/O                                          LocalMux                     330              3785   4712  RISE       1
I__655/I                                          InMux                          0              3785   4712  RISE       1
I__655/O                                          InMux                        259              4044   4712  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_0_LC_32_17_0/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_0_LC_32_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3162  RISE       2
I__658/I                                          LocalMux                       0              3455   4586  RISE       1
I__658/O                                          LocalMux                     330              3785   4586  RISE       1
I__660/I                                          InMux                          0              3785   4586  RISE       1
I__660/O                                          InMux                        259              4044   4586  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455    777  RISE       3
I__619/I                                        LocalMux                       0              3455   8471  RISE       1
I__619/O                                        LocalMux                     330              3785   8471  RISE       1
I__622/I                                        InMux                          0              3785   8471  RISE       1
I__622/O                                        InMux                        259              4044   8471  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455    967  RISE       3
I__342/I                                         LocalMux                       0              3455   8471  RISE       1
I__342/O                                         LocalMux                     330              3785   8471  RISE       1
I__345/I                                         InMux                          0              3785   8471  RISE       1
I__345/O                                         InMux                        259              4044   8471  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455    567  RISE       2
I__308/I                                        LocalMux                       0              3455   3653  RISE       1
I__308/O                                        LocalMux                     330              3785   3653  RISE       1
I__310/I                                        InMux                          0              3785   3653  RISE       1
I__310/O                                        InMux                        259              4044   3653  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5364  RISE       4
I__431/I                                        LocalMux                       0              3455   8471  RISE       1
I__431/O                                        LocalMux                     330              3785   8471  RISE       1
I__434/I                                        InMux                          0              3785   8471  RISE       1
I__434/O                                        InMux                        259              4044   8471  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5364  RISE       4
I__431/I                                        LocalMux                       0              3455   8471  RISE       1
I__431/O                                        LocalMux                     330              3785   8471  RISE       1
I__435/I                                        InMux                          0              3785   8471  RISE       1
I__435/O                                        InMux                        259              4044   8471  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5673  RISE       7
I__736/I                                        LocalMux                       0              3455   8471  RISE       1
I__736/O                                        LocalMux                     330              3785   8471  RISE       1
I__742/I                                        InMux                          0              3785   8471  RISE       1
I__742/O                                        InMux                        259              4044   8471  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_main_clock_count_q_12_LC_32_18_4/in1
Capture Clock    : sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2650  RISE       2
I__873/I                                           LocalMux                       0              3455   6297  RISE       1
I__873/O                                           LocalMux                     330              3785   6297  RISE       1
I__875/I                                           InMux                          0              3785   6297  RISE       1
I__875/O                                           InMux                        259              4044   6297  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5469  RISE       4
I__417/I                                        LocalMux                       0              3455   5469  RISE       1
I__417/O                                        LocalMux                     330              3785   5469  RISE       1
I__421/I                                        InMux                          0              3785   8499  RISE       1
I__421/O                                        InMux                        259              4044   8499  RISE       1
I__423/I                                        CascadeMux                     0              4044   8499  RISE       1
I__423/O                                        CascadeMux                     0              4044   8499  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1156  RISE       3
I__469/I                                         LocalMux                       0              3455   8499  RISE       1
I__469/O                                         LocalMux                     330              3785   8499  RISE       1
I__472/I                                         InMux                          0              3785   8499  RISE       1
I__472/O                                         InMux                        259              4044   8499  RISE       1
I__473/I                                         CascadeMux                     0              4044   8499  RISE       1
I__473/O                                         CascadeMux                     0              4044   8499  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1072  RISE       3
I__483/I                                         LocalMux                       0              3455   8499  RISE       1
I__483/O                                         LocalMux                     330              3785   8499  RISE       1
I__486/I                                         InMux                          0              3785   8499  RISE       1
I__486/O                                         InMux                        259              4044   8499  RISE       1
I__487/I                                         CascadeMux                     0              4044   8499  RISE       1
I__487/O                                         CascadeMux                     0              4044   8499  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455    770  RISE       3
I__311/I                                        LocalMux                       0              3455    770  RISE       1
I__311/O                                        LocalMux                     330              3785    770  RISE       1
I__314/I                                        InMux                          0              3785   8499  RISE       1
I__314/O                                        InMux                        259              4044   8499  RISE       1
I__316/I                                        CascadeMux                     0              4044   8499  RISE       1
I__316/O                                        CascadeMux                     0              4044   8499  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5722  RISE       3
I__507/I                                        LocalMux                       0              3455   8499  RISE       1
I__507/O                                        LocalMux                     330              3785   8499  RISE       1
I__510/I                                        InMux                          0              3785   8499  RISE       1
I__510/O                                        InMux                        259              4044   8499  RISE       1
I__512/I                                        CascadeMux                     0              4044   8499  RISE       1
I__512/O                                        CascadeMux                     0              4044   8499  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455    826  RISE       2
I__540/I                                         LocalMux                       0              3455   8499  RISE       1
I__540/O                                         LocalMux                     330              3785   8499  RISE       1
I__542/I                                         InMux                          0              3785   8499  RISE       1
I__542/O                                         InMux                        259              4044   8499  RISE       1
I__544/I                                         CascadeMux                     0              4044   8499  RISE       1
I__544/O                                         CascadeMux                     0              4044   8499  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in3
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3625  RISE       8
I__719/I                                     LocalMux                       0              3455   8597  RISE       1
I__719/O                                     LocalMux                     330              3785   8597  RISE       1
I__726/I                                     InMux                          0              3785   8597  RISE       1
I__726/O                                     InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455    693  RISE       3
I__587/I                                        LocalMux                       0              3455   8597  RISE       1
I__587/O                                        LocalMux                     330              3785   8597  RISE       1
I__590/I                                        InMux                          0              3785   8597  RISE       1
I__590/O                                        InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455    840  RISE       3
I__383/I                                         LocalMux                       0              3455   8597  RISE       1
I__383/O                                         LocalMux                     330              3785   8597  RISE       1
I__386/I                                         InMux                          0              3785   8597  RISE       1
I__386/O                                         InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455    714  RISE       3
I__522/I                                        LocalMux                       0              3455   8597  RISE       1
I__522/O                                        LocalMux                     330              3785   8597  RISE       1
I__525/I                                        InMux                          0              3785   8597  RISE       1
I__525/O                                        InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455    897  RISE       3
I__333/I                                         LocalMux                       0              3455   8597  RISE       1
I__333/O                                         LocalMux                     330              3785   8597  RISE       1
I__336/I                                         InMux                          0              3785   8597  RISE       1
I__336/O                                         InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1023  RISE       3
I__490/I                                         LocalMux                       0              3455   8597  RISE       1
I__490/O                                         LocalMux                     330              3785   8597  RISE       1
I__493/I                                         InMux                          0              3785   8597  RISE       1
I__493/O                                         InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1093  RISE       3
I__476/I                                         LocalMux                       0              3455   8597  RISE       1
I__476/O                                         LocalMux                     330              3785   8597  RISE       1
I__479/I                                         InMux                          0              3785   8597  RISE       1
I__479/O                                         InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455    819  RISE       3
I__283/I                                         LocalMux                       0              3455   8597  RISE       1
I__283/O                                         LocalMux                     330              3785   8597  RISE       1
I__286/I                                         InMux                          0              3785   8597  RISE       1
I__286/O                                         InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455    904  RISE       3
I__402/I                                         LocalMux                       0              3455   8597  RISE       1
I__402/O                                         LocalMux                     330              3785   8597  RISE       1
I__405/I                                         InMux                          0              3785   8597  RISE       1
I__405/O                                         InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_17_17_4/lcout
Path End         : reset_cond.M_stage_q_1_LC_17_17_0/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_17_17_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_17_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_17_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__184/I                                 LocalMux                       0              3455   8597  RISE       1
I__184/O                                 LocalMux                     330              3785   8597  RISE       1
I__185/I                                 InMux                          0              3785   8597  RISE       1
I__185/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_17_17_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_17_17_7/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_17_17_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_17_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__175/I                                 LocalMux                       0              3455   8597  RISE       1
I__175/O                                 LocalMux                     330              3785   8597  RISE       1
I__176/I                                 InMux                          0              3785   8597  RISE       1
I__176/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_17_17_0/lcout
Path End         : reset_cond.M_stage_q_2_LC_17_17_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_17_17_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_17_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__186/I                                 LocalMux                       0              3455   8597  RISE       1
I__186/O                                 LocalMux                     330              3785   8597  RISE       1
I__187/I                                 InMux                          0              3785   8597  RISE       1
I__187/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455    651  RISE       3
I__362/I                                        LocalMux                       0              3455   8597  RISE       1
I__362/O                                        LocalMux                     330              3785   8597  RISE       1
I__365/I                                        InMux                          0              3785   8597  RISE       1
I__365/O                                        InMux                        259              4044   8597  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_17_17_4/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_17_17_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                               Odrv12                         0              1053   +INF  FALL       1
I__177/O                               Odrv12                       540              1593   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__179/I                               LocalMux                       0              2133   +INF  FALL       1
I__179/O                               LocalMux                     309              2442   +INF  FALL       1
I__180/I                               InMux                          0              2442   +INF  FALL       1
I__180/O                               InMux                        217              2659   +INF  FALL       1
reset_cond.M_stage_q_0_LC_17_17_4/in3  LogicCell40_SEQ_MODE_1000      0              2659   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_17_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_17_17_0/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_17_17_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2609
---------------------------------------   ---- 
End-of-path arrival time (ps)             2609
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__177/I                               Odrv12                         0              1003   +INF  FALL       1
I__177/O                               Odrv12                       540              1543   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__179/I                               LocalMux                       0              2083   +INF  FALL       1
I__179/O                               LocalMux                     309              2392   +INF  FALL       1
I__181/I                               InMux                          0              2392   +INF  FALL       1
I__181/O                               InMux                        217              2609   +INF  FALL       1
reset_cond.M_stage_q_1_LC_17_17_0/in1  LogicCell40_SEQ_MODE_1000      0              2609   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__161/I                          Odrv12                      0              1053   +INF  FALL       1
I__161/O                          Odrv12                    540              1593   +INF  FALL       1
I__162/I                          Span12Mux_s0_v              0              1593   +INF  FALL       1
I__162/O                          Span12Mux_s0_v            105              1698   +INF  FALL       1
I__163/I                          LocalMux                    0              1698   +INF  FALL       1
I__163/O                          LocalMux                  309              2007   +INF  FALL       1
I__164/I                          IoInMux                     0              2007   +INF  FALL       1
I__164/O                          IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout
Path End         : dout[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                       12207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout                LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__913/I                                                         LocalMux                       0              3455   +INF  RISE       1
I__913/O                                                         LocalMux                     330              3785   +INF  RISE       1
I__915/I                                                         InMux                          0              3785   +INF  RISE       1
I__915/O                                                         InMux                        259              4044   +INF  RISE       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/in1            LogicCell40_SEQ_MODE_0000      0              4044   +INF  RISE       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/lcout          LogicCell40_SEQ_MODE_0000    379              4423   +INF  FALL       1
I__748/I                                                         LocalMux                       0              4423   +INF  FALL       1
I__748/O                                                         LocalMux                     309              4732   +INF  FALL       1
I__749/I                                                         InMux                          0              4732   +INF  FALL       1
I__749/O                                                         InMux                        217              4949   +INF  FALL       1
I__750/I                                                         CascadeMux                     0              4949   +INF  FALL       1
I__750/O                                                         CascadeMux                     0              4949   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/in2                LogicCell40_SEQ_MODE_0000      0              4949   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout           LogicCell40_SEQ_MODE_0000    133              5082   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin            LogicCell40_SEQ_MODE_0000      0              5082   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout           LogicCell40_SEQ_MODE_0000    105              5188   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin            LogicCell40_SEQ_MODE_0000      0              5188   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout           LogicCell40_SEQ_MODE_0000    105              5293   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin            LogicCell40_SEQ_MODE_0000      0              5293   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout           LogicCell40_SEQ_MODE_0000    105              5398   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin        LogicCell40_SEQ_MODE_0000      0              5398   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout       LogicCell40_SEQ_MODE_0000    105              5503   +INF  FALL       1
I__460/I                                                         InMux                          0              5503   +INF  FALL       1
I__460/O                                                         InMux                        217              5721   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3        LogicCell40_SEQ_MODE_0000      0              5721   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout      LogicCell40_SEQ_MODE_0000    288              6008   +INF  FALL       4
I__786/I                                                         LocalMux                       0              6008   +INF  FALL       1
I__786/O                                                         LocalMux                     309              6317   +INF  FALL       1
I__790/I                                                         InMux                          0              6317   +INF  FALL       1
I__790/O                                                         InMux                        217              6534   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3       LogicCell40_SEQ_MODE_0000      0              6534   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout     LogicCell40_SEQ_MODE_0000    288              6822   +INF  FALL      12
I__631/I                                                         Odrv4                          0              6822   +INF  FALL       1
I__631/O                                                         Odrv4                        372              7193   +INF  FALL       1
I__635/I                                                         Span4Mux_h                     0              7193   +INF  FALL       1
I__635/O                                                         Span4Mux_h                   316              7509   +INF  FALL       1
I__646/I                                                         LocalMux                       0              7509   +INF  FALL       1
I__646/O                                                         LocalMux                     309              7818   +INF  FALL       1
I__650/I                                                         InMux                          0              7818   +INF  FALL       1
I__650/O                                                         InMux                        217              8035   +INF  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/in1    LogicCell40_SEQ_MODE_0000      0              8035   +INF  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/lcout  LogicCell40_SEQ_MODE_0000    379              8414   +INF  FALL       1
I__168/I                                                         Odrv12                         0              8414   +INF  FALL       1
I__168/O                                                         Odrv12                       540              8954   +INF  FALL       1
I__169/I                                                         Span12Mux_h                    0              8954   +INF  FALL       1
I__169/O                                                         Span12Mux_h                  540              9494   +INF  FALL       1
I__170/I                                                         Sp12to4                        0              9494   +INF  FALL       1
I__170/O                                                         Sp12to4                      449              9943   +INF  FALL       1
I__171/I                                                         Span4Mux_v                     0              9943   +INF  FALL       1
I__171/O                                                         Span4Mux_v                   372             10314   +INF  FALL       1
I__172/I                                                         Span4Mux_s3_h                  0             10314   +INF  FALL       1
I__172/O                                                         Span4Mux_s3_h                231             10546   +INF  FALL       1
I__173/I                                                         LocalMux                       0             10546   +INF  FALL       1
I__173/O                                                         LocalMux                     309             10854   +INF  FALL       1
I__174/I                                                         IoInMux                        0             10854   +INF  FALL       1
I__174/O                                                         IoInMux                      217             11072   +INF  FALL       1
dout_obuf_2_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001         0             11072   +INF  FALL       1
dout_obuf_2_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237             13309   +INF  FALL       1
dout_obuf_2_iopad/DIN                                            IO_PAD                         0             13309   +INF  FALL       1
dout_obuf_2_iopad/PACKAGEPIN:out                                 IO_PAD                      2353             15662   +INF  FALL       1
dout[2]                                                          cu_top_0                       0             15662   +INF  FALL       1


++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout
Path End         : dout[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           15234
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__913/I                                                      LocalMux                       0              3455   +INF  FALL       1
I__913/O                                                      LocalMux                     309              3764   +INF  FALL       1
I__915/I                                                      InMux                          0              3764   +INF  FALL       1
I__915/O                                                      InMux                        217              3981   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/in1         LogicCell40_SEQ_MODE_0000      0              3981   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/lcout       LogicCell40_SEQ_MODE_0000    379              4360   +INF  FALL       1
I__748/I                                                      LocalMux                       0              4360   +INF  FALL       1
I__748/O                                                      LocalMux                     309              4669   +INF  FALL       1
I__749/I                                                      InMux                          0              4669   +INF  FALL       1
I__749/O                                                      InMux                        217              4886   +INF  FALL       1
I__750/I                                                      CascadeMux                     0              4886   +INF  FALL       1
I__750/O                                                      CascadeMux                     0              4886   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/in2             LogicCell40_SEQ_MODE_0000      0              4886   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    133              5019   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5019   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    105              5124   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5124   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    105              5230   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5230   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    105              5335   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5335   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    105              5440   +INF  FALL       1
I__460/I                                                      InMux                          0              5440   +INF  FALL       1
I__460/O                                                      InMux                        217              5657   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              5657   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    288              5945   +INF  FALL       4
I__788/I                                                      LocalMux                       0              5945   +INF  FALL       1
I__788/O                                                      LocalMux                     309              6254   +INF  FALL       1
I__792/I                                                      InMux                          0              6254   +INF  FALL       1
I__792/O                                                      InMux                        217              6471   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/in3    LogicCell40_SEQ_MODE_0000      0              6471   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/lcout  LogicCell40_SEQ_MODE_0000    288              6759   +INF  FALL       1
I__732/I                                                      LocalMux                       0              6759   +INF  FALL       1
I__732/O                                                      LocalMux                     309              7067   +INF  FALL       1
I__733/I                                                      InMux                          0              7067   +INF  FALL       1
I__733/O                                                      InMux                        217              7285   +INF  FALL       1
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/in1         LogicCell40_SEQ_MODE_0000      0              7285   +INF  FALL       1
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/lcout       LogicCell40_SEQ_MODE_0000    379              7663   +INF  FALL       1
I__666/I                                                      Odrv12                         0              7663   +INF  FALL       1
I__666/O                                                      Odrv12                       540              8203   +INF  FALL       1
I__667/I                                                      Span12Mux_h                    0              8203   +INF  FALL       1
I__667/O                                                      Span12Mux_h                  540              8743   +INF  FALL       1
I__668/I                                                      Span12Mux_s9_h                 0              8743   +INF  FALL       1
I__668/O                                                      Span12Mux_s9_h               435              9178   +INF  FALL       1
I__669/I                                                      Sp12to4                        0              9178   +INF  FALL       1
I__669/O                                                      Sp12to4                      449              9627   +INF  FALL       1
I__670/I                                                      Span4Mux_s1_h                  0              9627   +INF  FALL       1
I__670/O                                                      Span4Mux_s1_h                168              9795   +INF  FALL       1
I__671/I                                                      IoSpan4Mux                     0              9795   +INF  FALL       1
I__671/O                                                      IoSpan4Mux                   323             10118   +INF  FALL       1
I__672/I                                                      LocalMux                       0             10118   +INF  FALL       1
I__672/O                                                      LocalMux                     309             10427   +INF  FALL       1
I__673/I                                                      IoInMux                        0             10427   +INF  FALL       1
I__673/O                                                      IoInMux                      217             10644   +INF  FALL       1
dout_obuf_0_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001         0             10644   +INF  FALL       1
dout_obuf_0_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001      2237             12881   +INF  FALL       1
dout_obuf_0_iopad/DIN                                         IO_PAD                         0             12881   +INF  FALL       1
dout_obuf_0_iopad/PACKAGEPIN:out                              IO_PAD                      2353             15234   +INF  FALL       1
dout[0]                                                       cu_top_0                       0             15234   +INF  FALL       1


++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_bit_q_LC_30_20_5/lcout
Path End         : dout[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_bit_q_LC_30_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__495/I                              Odrv12                         0              3455   +INF  RISE       1
I__495/O                              Odrv12                       491              3946   +INF  RISE       1
I__497/I                              Span12Mux_h                    0              3946   +INF  RISE       1
I__497/O                              Span12Mux_h                  491              4437   +INF  RISE       1
I__498/I                              Span12Mux_s8_h                 0              4437   +INF  RISE       1
I__498/O                              Span12Mux_s8_h               344              4781   +INF  RISE       1
I__499/I                              LocalMux                       0              4781   +INF  RISE       1
I__499/O                              LocalMux                     330              5110   +INF  RISE       1
I__500/I                              IoInMux                        0              5110   +INF  RISE       1
I__500/O                              IoInMux                      259              5370   +INF  RISE       1
dout_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5370   +INF  RISE       1
dout_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              7607   +INF  FALL       1
dout_obuf_1_iopad/DIN                 IO_PAD                         0              7607   +INF  FALL       1
dout_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                      2353              9960   +INF  FALL       1
dout[1]                               cu_top_0                       0              9960   +INF  FALL       1


++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_17_17_3/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_17_17_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                               Odrv12                         0              1053   +INF  FALL       1
I__177/O                               Odrv12                       540              1593   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__179/I                               LocalMux                       0              2133   +INF  FALL       1
I__179/O                               LocalMux                     309              2442   +INF  FALL       1
I__182/I                               InMux                          0              2442   +INF  FALL       1
I__182/O                               InMux                        217              2659   +INF  FALL       1
reset_cond.M_stage_q_2_LC_17_17_3/in0  LogicCell40_SEQ_MODE_1000      0              2659   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_17_17_7/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_17_17_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                               Odrv12                         0              1053   +INF  FALL       1
I__177/O                               Odrv12                       540              1593   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__179/I                               LocalMux                       0              2133   +INF  FALL       1
I__179/O                               LocalMux                     309              2442   +INF  FALL       1
I__183/I                               InMux                          0              2442   +INF  FALL       1
I__183/O                               InMux                        217              2659   +INF  FALL       1
reset_cond.M_stage_q_3_LC_17_17_7/in0  LogicCell40_SEQ_MODE_1000      0              2659   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__914/I                                           LocalMux                       0              3455   1066  FALL       1
I__914/O                                           LocalMux                     309              3764   1066  FALL       1
I__916/I                                           InMux                          0              3764   1066  FALL       1
I__916/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_23_LC_32_19_7/lcout
Path End         : sr_chain.M_main_clock_count_q_23_LC_32_19_7/in1
Capture Clock    : sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_23_LC_32_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__920/I                                           LocalMux                       0              3455   1066  FALL       1
I__920/O                                           LocalMux                     309              3764   1066  FALL       1
I__922/I                                           InMux                          0              3764   1066  FALL       1
I__922/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_22_LC_32_19_6/lcout
Path End         : sr_chain.M_main_clock_count_q_22_LC_32_19_6/in1
Capture Clock    : sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_22_LC_32_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__927/I                                           LocalMux                       0              3455   1066  FALL       1
I__927/O                                           LocalMux                     309              3764   1066  FALL       1
I__929/I                                           InMux                          0              3764   1066  FALL       1
I__929/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_21_LC_32_19_5/lcout
Path End         : sr_chain.M_main_clock_count_q_21_LC_32_19_5/in1
Capture Clock    : sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_21_LC_32_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__933/I                                           LocalMux                       0              3455   1066  FALL       1
I__933/O                                           LocalMux                     309              3764   1066  FALL       1
I__935/I                                           InMux                          0              3764   1066  FALL       1
I__935/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_20_LC_32_19_4/lcout
Path End         : sr_chain.M_main_clock_count_q_20_LC_32_19_4/in1
Capture Clock    : sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_20_LC_32_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__938/I                                           LocalMux                       0              3455   1066  FALL       1
I__938/O                                           LocalMux                     309              3764   1066  FALL       1
I__940/I                                           InMux                          0              3764   1066  FALL       1
I__940/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_19_LC_32_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_19_LC_32_19_3/in1
Capture Clock    : sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_19_LC_32_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__943/I                                           LocalMux                       0              3455   1066  FALL       1
I__943/O                                           LocalMux                     309              3764   1066  FALL       1
I__945/I                                           InMux                          0              3764   1066  FALL       1
I__945/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_18_LC_32_19_2/lcout
Path End         : sr_chain.M_main_clock_count_q_18_LC_32_19_2/in1
Capture Clock    : sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_18_LC_32_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__948/I                                           LocalMux                       0              3455   1066  FALL       1
I__948/O                                           LocalMux                     309              3764   1066  FALL       1
I__950/I                                           InMux                          0              3764   1066  FALL       1
I__950/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_17_LC_32_19_1/lcout
Path End         : sr_chain.M_main_clock_count_q_17_LC_32_19_1/in1
Capture Clock    : sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_17_LC_32_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__846/I                                           LocalMux                       0              3455   1066  FALL       1
I__846/O                                           LocalMux                     309              3764   1066  FALL       1
I__848/I                                           InMux                          0              3764   1066  FALL       1
I__848/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_16_LC_32_19_0/lcout
Path End         : sr_chain.M_main_clock_count_q_16_LC_32_19_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_16_LC_32_19_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__852/I                                           LocalMux                       0              3455   1066  FALL       1
I__852/O                                           LocalMux                     309              3764   1066  FALL       1
I__854/I                                           InMux                          0              3764   1066  FALL       1
I__854/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_15_LC_32_18_7/lcout
Path End         : sr_chain.M_main_clock_count_q_15_LC_32_18_7/in1
Capture Clock    : sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_15_LC_32_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__857/I                                           LocalMux                       0              3455   1066  FALL       1
I__857/O                                           LocalMux                     309              3764   1066  FALL       1
I__859/I                                           InMux                          0              3764   1066  FALL       1
I__859/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_14_LC_32_18_6/lcout
Path End         : sr_chain.M_main_clock_count_q_14_LC_32_18_6/in1
Capture Clock    : sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_14_LC_32_18_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__863/I                                           LocalMux                       0              3455   1066  FALL       1
I__863/O                                           LocalMux                     309              3764   1066  FALL       1
I__865/I                                           InMux                          0              3764   1066  FALL       1
I__865/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_13_LC_32_18_5/lcout
Path End         : sr_chain.M_main_clock_count_q_13_LC_32_18_5/in1
Capture Clock    : sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_13_LC_32_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__868/I                                           LocalMux                       0              3455   1066  FALL       1
I__868/O                                           LocalMux                     309              3764   1066  FALL       1
I__870/I                                           InMux                          0              3764   1066  FALL       1
I__870/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_main_clock_count_q_12_LC_32_18_4/in1
Capture Clock    : sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__873/I                                           LocalMux                       0              3455   1066  FALL       1
I__873/O                                           LocalMux                     309              3764   1066  FALL       1
I__875/I                                           InMux                          0              3764   1066  FALL       1
I__875/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_11_LC_32_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_11_LC_32_18_3/in1
Capture Clock    : sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_11_LC_32_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__878/I                                           LocalMux                       0              3455   1066  FALL       1
I__878/O                                           LocalMux                     309              3764   1066  FALL       1
I__880/I                                           InMux                          0              3764   1066  FALL       1
I__880/O                                           InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout
Path End         : sr_chain.M_main_clock_count_q_9_LC_32_18_1/in1
Capture Clock    : sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__803/I                                          LocalMux                       0              3455   1066  FALL       1
I__803/O                                          LocalMux                     309              3764   1066  FALL       1
I__805/I                                          InMux                          0              3764   1066  FALL       1
I__805/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_8_LC_32_18_0/lcout
Path End         : sr_chain.M_main_clock_count_q_8_LC_32_18_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_8_LC_32_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__808/I                                          LocalMux                       0              3455   1066  FALL       1
I__808/O                                          LocalMux                     309              3764   1066  FALL       1
I__810/I                                          InMux                          0              3764   1066  FALL       1
I__810/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_7_LC_32_17_7/lcout
Path End         : sr_chain.M_main_clock_count_q_7_LC_32_17_7/in1
Capture Clock    : sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_7_LC_32_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__813/I                                          LocalMux                       0              3455   1066  FALL       1
I__813/O                                          LocalMux                     309              3764   1066  FALL       1
I__815/I                                          InMux                          0              3764   1066  FALL       1
I__815/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_6_LC_32_17_6/lcout
Path End         : sr_chain.M_main_clock_count_q_6_LC_32_17_6/in1
Capture Clock    : sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_6_LC_32_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__819/I                                          LocalMux                       0              3455   1066  FALL       1
I__819/O                                          LocalMux                     309              3764   1066  FALL       1
I__821/I                                          InMux                          0              3764   1066  FALL       1
I__821/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_5_LC_32_17_5/lcout
Path End         : sr_chain.M_main_clock_count_q_5_LC_32_17_5/in1
Capture Clock    : sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_5_LC_32_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__825/I                                          LocalMux                       0              3455   1066  FALL       1
I__825/O                                          LocalMux                     309              3764   1066  FALL       1
I__827/I                                          InMux                          0              3764   1066  FALL       1
I__827/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_4_LC_32_17_4/lcout
Path End         : sr_chain.M_main_clock_count_q_4_LC_32_17_4/in1
Capture Clock    : sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_4_LC_32_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__831/I                                          LocalMux                       0              3455   1066  FALL       1
I__831/O                                          LocalMux                     309              3764   1066  FALL       1
I__833/I                                          InMux                          0              3764   1066  FALL       1
I__833/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_3_LC_32_17_3/lcout
Path End         : sr_chain.M_main_clock_count_q_3_LC_32_17_3/in1
Capture Clock    : sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_3_LC_32_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__836/I                                          LocalMux                       0              3455   1066  FALL       1
I__836/O                                          LocalMux                     309              3764   1066  FALL       1
I__838/I                                          InMux                          0              3764   1066  FALL       1
I__838/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_2_LC_32_17_2/lcout
Path End         : sr_chain.M_main_clock_count_q_2_LC_32_17_2/in1
Capture Clock    : sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_2_LC_32_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__841/I                                          LocalMux                       0              3455   1066  FALL       1
I__841/O                                          LocalMux                     309              3764   1066  FALL       1
I__843/I                                          InMux                          0              3764   1066  FALL       1
I__843/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_1_LC_32_17_1/lcout
Path End         : sr_chain.M_main_clock_count_q_1_LC_32_17_1/in1
Capture Clock    : sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_1_LC_32_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__653/I                                          LocalMux                       0              3455   1066  FALL       1
I__653/O                                          LocalMux                     309              3764   1066  FALL       1
I__655/I                                          InMux                          0              3764   1066  FALL       1
I__655/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_0_LC_32_17_0/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/in1
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_0_LC_32_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__658/I                                          LocalMux                       0              3455   1066  FALL       1
I__658/O                                          LocalMux                     309              3764   1066  FALL       1
I__660/I                                          InMux                          0              3764   1066  FALL       1
I__660/O                                          InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in3
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__719/I                                     LocalMux                       0              3455   1066  FALL       1
I__719/O                                     LocalMux                     309              3764   1066  FALL       1
I__726/I                                     InMux                          0              3764   1066  FALL       1
I__726/O                                     InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__736/I                                        LocalMux                       0              3455   1066  FALL       1
I__736/O                                        LocalMux                     309              3764   1066  FALL       1
I__742/I                                        InMux                          0              3764   1066  FALL       1
I__742/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__587/I                                        LocalMux                       0              3455   1066  FALL       1
I__587/O                                        LocalMux                     309              3764   1066  FALL       1
I__590/I                                        InMux                          0              3764   1066  FALL       1
I__590/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__619/I                                        LocalMux                       0              3455   1066  FALL       1
I__619/O                                        LocalMux                     309              3764   1066  FALL       1
I__622/I                                        InMux                          0              3764   1066  FALL       1
I__622/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_bit_q_LC_30_20_5/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in0
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_bit_q_LC_30_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__494/I                              LocalMux                       0              3455   1066  FALL       1
I__494/O                              LocalMux                     309              3764   1066  FALL       1
I__496/I                              InMux                          0              3764   1066  FALL       1
I__496/O                              InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_bit_q_LC_30_20_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__417/I                                        LocalMux                       0              3455   1066  FALL       1
I__417/O                                        LocalMux                     309              3764   1066  FALL       1
I__421/I                                        InMux                          0              3764   1066  FALL       1
I__421/O                                        InMux                        217              3981   1066  FALL       1
I__423/I                                        CascadeMux                     0              3981   1066  FALL       1
I__423/O                                        CascadeMux                     0              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__437/I                                        LocalMux                       0              3455   1066  FALL       1
I__437/O                                        LocalMux                     309              3764   1066  FALL       1
I__441/I                                        InMux                          0              3764   1066  FALL       1
I__441/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__383/I                                         LocalMux                       0              3455   1066  FALL       1
I__383/O                                         LocalMux                     309              3764   1066  FALL       1
I__386/I                                         InMux                          0              3764   1066  FALL       1
I__386/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__393/I                                         LocalMux                       0              3455   1066  FALL       1
I__393/O                                         LocalMux                     309              3764   1066  FALL       1
I__396/I                                         InMux                          0              3764   1066  FALL       1
I__396/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__406/I                                         LocalMux                       0              3455   1066  FALL       1
I__406/O                                         LocalMux                     309              3764   1066  FALL       1
I__409/I                                         InMux                          0              3764   1066  FALL       1
I__409/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__469/I                                         LocalMux                       0              3455   1066  FALL       1
I__469/O                                         LocalMux                     309              3764   1066  FALL       1
I__472/I                                         InMux                          0              3764   1066  FALL       1
I__472/O                                         InMux                        217              3981   1066  FALL       1
I__473/I                                         CascadeMux                     0              3981   1066  FALL       1
I__473/O                                         CascadeMux                     0              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__522/I                                        LocalMux                       0              3455   1066  FALL       1
I__522/O                                        LocalMux                     309              3764   1066  FALL       1
I__525/I                                        InMux                          0              3764   1066  FALL       1
I__525/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__333/I                                         LocalMux                       0              3455   1066  FALL       1
I__333/O                                         LocalMux                     309              3764   1066  FALL       1
I__336/I                                         InMux                          0              3764   1066  FALL       1
I__336/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__342/I                                         LocalMux                       0              3455   1066  FALL       1
I__342/O                                         LocalMux                     309              3764   1066  FALL       1
I__345/I                                         InMux                          0              3764   1066  FALL       1
I__345/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__490/I                                         LocalMux                       0              3455   1066  FALL       1
I__490/O                                         LocalMux                     309              3764   1066  FALL       1
I__493/I                                         InMux                          0              3764   1066  FALL       1
I__493/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__530/I                                        LocalMux                       0              3455   1066  FALL       1
I__530/O                                        LocalMux                     309              3764   1066  FALL       1
I__533/I                                        InMux                          0              3764   1066  FALL       1
I__533/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__483/I                                         LocalMux                       0              3455   1066  FALL       1
I__483/O                                         LocalMux                     309              3764   1066  FALL       1
I__486/I                                         InMux                          0              3764   1066  FALL       1
I__486/O                                         InMux                        217              3981   1066  FALL       1
I__487/I                                         CascadeMux                     0              3981   1066  FALL       1
I__487/O                                         CascadeMux                     0              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__476/I                                         LocalMux                       0              3455   1066  FALL       1
I__476/O                                         LocalMux                     309              3764   1066  FALL       1
I__479/I                                         InMux                          0              3764   1066  FALL       1
I__479/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__362/I                                        LocalMux                       0              3455   1066  FALL       1
I__362/O                                        LocalMux                     309              3764   1066  FALL       1
I__365/I                                        InMux                          0              3764   1066  FALL       1
I__365/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__370/I                                         LocalMux                       0              3455   1066  FALL       1
I__370/O                                         LocalMux                     309              3764   1066  FALL       1
I__373/I                                         InMux                          0              3764   1066  FALL       1
I__373/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__273/I                                         LocalMux                       0              3455   1066  FALL       1
I__273/O                                         LocalMux                     309              3764   1066  FALL       1
I__276/I                                         InMux                          0              3764   1066  FALL       1
I__276/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__283/I                                         LocalMux                       0              3455   1066  FALL       1
I__283/O                                         LocalMux                     309              3764   1066  FALL       1
I__286/I                                         InMux                          0              3764   1066  FALL       1
I__286/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__291/I                                        LocalMux                       0              3455   1066  FALL       1
I__291/O                                        LocalMux                     309              3764   1066  FALL       1
I__294/I                                        InMux                          0              3764   1066  FALL       1
I__294/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__300/I                                        LocalMux                       0              3455   1066  FALL       1
I__300/O                                        LocalMux                     309              3764   1066  FALL       1
I__303/I                                        InMux                          0              3764   1066  FALL       1
I__303/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__311/I                                        LocalMux                       0              3455   1066  FALL       1
I__311/O                                        LocalMux                     309              3764   1066  FALL       1
I__314/I                                        InMux                          0              3764   1066  FALL       1
I__314/O                                        InMux                        217              3981   1066  FALL       1
I__316/I                                        CascadeMux                     0              3981   1066  FALL       1
I__316/O                                        CascadeMux                     0              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__319/I                                        LocalMux                       0              3455   1066  FALL       1
I__319/O                                        LocalMux                     309              3764   1066  FALL       1
I__322/I                                        InMux                          0              3764   1066  FALL       1
I__322/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__208/I                                         LocalMux                       0              3455   1066  FALL       1
I__208/O                                         LocalMux                     309              3764   1066  FALL       1
I__211/I                                         InMux                          0              3764   1066  FALL       1
I__211/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__431/I                                        LocalMux                       0              3455   1066  FALL       1
I__431/O                                        LocalMux                     309              3764   1066  FALL       1
I__434/I                                        InMux                          0              3764   1066  FALL       1
I__434/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__507/I                                        LocalMux                       0              3455   1066  FALL       1
I__507/O                                        LocalMux                     309              3764   1066  FALL       1
I__510/I                                        InMux                          0              3764   1066  FALL       1
I__510/O                                        InMux                        217              3981   1066  FALL       1
I__512/I                                        CascadeMux                     0              3981   1066  FALL       1
I__512/O                                        CascadeMux                     0              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__402/I                                         LocalMux                       0              3455   1066  FALL       1
I__402/O                                         LocalMux                     309              3764   1066  FALL       1
I__405/I                                         InMux                          0              3764   1066  FALL       1
I__405/O                                         InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__540/I                                         LocalMux                       0              3455   1066  FALL       1
I__540/O                                         LocalMux                     309              3764   1066  FALL       1
I__542/I                                         InMux                          0              3764   1066  FALL       1
I__542/O                                         InMux                        217              3981   1066  FALL       1
I__544/I                                         CascadeMux                     0              3981   1066  FALL       1
I__544/O                                         CascadeMux                     0              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__308/I                                        LocalMux                       0              3455   1066  FALL       1
I__308/O                                        LocalMux                     309              3764   1066  FALL       1
I__310/I                                        InMux                          0              3764   1066  FALL       1
I__310/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_17_17_4/lcout
Path End         : reset_cond.M_stage_q_1_LC_17_17_0/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_17_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_17_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_17_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__184/I                                 LocalMux                       0              3455   1066  FALL       1
I__184/O                                 LocalMux                     309              3764   1066  FALL       1
I__185/I                                 InMux                          0              3764   1066  FALL       1
I__185/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_17_17_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_17_17_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_17_17_7/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_17_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_17_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__175/I                                 LocalMux                       0              3455   1066  FALL       1
I__175/O                                 LocalMux                     309              3764   1066  FALL       1
I__176/I                                 InMux                          0              3764   1066  FALL       1
I__176/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_17_17_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_17_17_0/lcout
Path End         : reset_cond.M_stage_q_2_LC_17_17_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_17_17_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_17_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__186/I                                 LocalMux                       0              3455   1066  FALL       1
I__186/O                                 LocalMux                     309              3764   1066  FALL       1
I__187/I                                 InMux                          0              3764   1066  FALL       1
I__187/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_17_17_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__431/I                                        LocalMux                       0              3455   1066  FALL       1
I__431/O                                        LocalMux                     309              3764   1066  FALL       1
I__435/I                                        InMux                          0              3764   1066  FALL       1
I__435/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__438/I                                        LocalMux                       0              3455   1066  FALL       1
I__438/O                                        LocalMux                     309              3764   1066  FALL       1
I__443/I                                        InMux                          0              3764   1066  FALL       1
I__443/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__437/I                                        LocalMux                       0              3455   1066  FALL       1
I__437/O                                        LocalMux                     309              3764   1066  FALL       1
I__442/I                                        InMux                          0              3764   1066  FALL       1
I__442/O                                        InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__417/I                                                 LocalMux                       0              3455   1066  FALL       1
I__417/O                                                 LocalMux                     309              3764   1066  FALL       1
I__420/I                                                 InMux                          0              3764   1389  FALL       1
I__420/O                                                 InMux                        217              3981   1389  FALL       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__444/I                                                 CascadeMux                     0              4304   1389  RISE       1
I__444/O                                                 CascadeMux                     0              4304   1389  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in2             LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_10_LC_32_18_2/lcout
Path End         : sr_chain.M_main_clock_count_q_10_LC_32_18_2/in1
Capture Clock    : sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_10_LC_32_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       2
I__882/I                                           Odrv4                          0              3455   1438  FALL       1
I__882/O                                           Odrv4                        372              3827   1438  FALL       1
I__884/I                                           LocalMux                       0              3827   1438  FALL       1
I__884/O                                           LocalMux                     309              4136   1438  FALL       1
I__886/I                                           InMux                          0              4136   1438  FALL       1
I__886/O                                           InMux                        217              4353   1438  FALL       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/lcout
Path End         : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in0
Capture Clock    : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       2
I__558/I                                        Odrv4                          0              3455   1438  FALL       1
I__558/O                                        Odrv4                        372              3827   1438  FALL       1
I__560/I                                        LocalMux                       0              3827   1438  FALL       1
I__560/O                                        LocalMux                     309              4136   1438  FALL       1
I__562/I                                        InMux                          0              4136   1438  FALL       1
I__562/O                                        InMux                        217              4353   1438  FALL       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__735/I                                        Odrv4                          0              3455   1438  FALL       1
I__735/O                                        Odrv4                        372              3827   1438  FALL       1
I__740/I                                        LocalMux                       0              3827   1438  FALL       1
I__740/O                                        LocalMux                     309              4136   1438  FALL       1
I__745/I                                        InMux                          0              4136   1438  FALL       1
I__745/O                                        InMux                        217              4353   1438  FALL       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_22_LC_32_19_6/lcout
Path End         : sr_chain.M_main_clock_count_q_23_LC_32_19_7/in3
Capture Clock    : sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_22_LC_32_19_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__927/I                                              LocalMux                       0              3455   1066  FALL       1
I__927/O                                              LocalMux                     309              3764   1066  FALL       1
I__929/I                                              InMux                          0              3764   1066  FALL       1
I__929/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__918/I                                              InMux                          0              4227   1529  FALL       1
I__918/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_21_LC_32_19_5/lcout
Path End         : sr_chain.M_main_clock_count_q_22_LC_32_19_6/in3
Capture Clock    : sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_21_LC_32_19_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__933/I                                              LocalMux                       0              3455   1066  FALL       1
I__933/O                                              LocalMux                     309              3764   1066  FALL       1
I__935/I                                              InMux                          0              3764   1066  FALL       1
I__935/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__925/I                                              InMux                          0              4227   1529  FALL       1
I__925/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_20_LC_32_19_4/lcout
Path End         : sr_chain.M_main_clock_count_q_21_LC_32_19_5/in3
Capture Clock    : sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_20_LC_32_19_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__938/I                                              LocalMux                       0              3455   1066  FALL       1
I__938/O                                              LocalMux                     309              3764   1066  FALL       1
I__940/I                                              InMux                          0              3764   1066  FALL       1
I__940/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__931/I                                              InMux                          0              4227   1529  FALL       1
I__931/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_19_LC_32_19_3/lcout
Path End         : sr_chain.M_main_clock_count_q_20_LC_32_19_4/in3
Capture Clock    : sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_19_LC_32_19_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__943/I                                              LocalMux                       0              3455   1066  FALL       1
I__943/O                                              LocalMux                     309              3764   1066  FALL       1
I__945/I                                              InMux                          0              3764   1066  FALL       1
I__945/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__936/I                                              InMux                          0              4227   1529  FALL       1
I__936/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_18_LC_32_19_2/lcout
Path End         : sr_chain.M_main_clock_count_q_19_LC_32_19_3/in3
Capture Clock    : sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_18_LC_32_19_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__948/I                                              LocalMux                       0              3455   1066  FALL       1
I__948/O                                              LocalMux                     309              3764   1066  FALL       1
I__950/I                                              InMux                          0              3764   1066  FALL       1
I__950/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__941/I                                              InMux                          0              4227   1529  FALL       1
I__941/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_17_LC_32_19_1/lcout
Path End         : sr_chain.M_main_clock_count_q_18_LC_32_19_2/in3
Capture Clock    : sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_17_LC_32_19_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__846/I                                              LocalMux                       0              3455   1066  FALL       1
I__846/O                                              LocalMux                     309              3764   1066  FALL       1
I__848/I                                              InMux                          0              3764   1066  FALL       1
I__848/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__946/I                                              InMux                          0              4227   1529  FALL       1
I__946/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_16_LC_32_19_0/lcout
Path End         : sr_chain.M_main_clock_count_q_17_LC_32_19_1/in3
Capture Clock    : sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_16_LC_32_19_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__852/I                                              LocalMux                       0              3455   1066  FALL       1
I__852/O                                              LocalMux                     309              3764   1066  FALL       1
I__854/I                                              InMux                          0              3764   1066  FALL       1
I__854/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__844/I                                              InMux                          0              4227   1529  FALL       1
I__844/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_14_LC_32_18_6/lcout
Path End         : sr_chain.M_main_clock_count_q_15_LC_32_18_7/in3
Capture Clock    : sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_14_LC_32_18_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__863/I                                              LocalMux                       0              3455   1066  FALL       1
I__863/O                                              LocalMux                     309              3764   1066  FALL       1
I__865/I                                              InMux                          0              3764   1066  FALL       1
I__865/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__855/I                                              InMux                          0              4227   1529  FALL       1
I__855/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_13_LC_32_18_5/lcout
Path End         : sr_chain.M_main_clock_count_q_14_LC_32_18_6/in3
Capture Clock    : sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_13_LC_32_18_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__868/I                                              LocalMux                       0              3455   1066  FALL       1
I__868/O                                              LocalMux                     309              3764   1066  FALL       1
I__870/I                                              InMux                          0              3764   1066  FALL       1
I__870/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__861/I                                              InMux                          0              4227   1529  FALL       1
I__861/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout
Path End         : sr_chain.M_main_clock_count_q_13_LC_32_18_5/in3
Capture Clock    : sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_12_LC_32_18_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__873/I                                              LocalMux                       0              3455   1066  FALL       1
I__873/O                                              LocalMux                     309              3764   1066  FALL       1
I__875/I                                              InMux                          0              3764   1066  FALL       1
I__875/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__866/I                                              InMux                          0              4227   1529  FALL       1
I__866/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_11_LC_32_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_12_LC_32_18_4/in3
Capture Clock    : sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_11_LC_32_18_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__878/I                                              LocalMux                       0              3455   1066  FALL       1
I__878/O                                              LocalMux                     309              3764   1066  FALL       1
I__880/I                                              InMux                          0              3764   1066  FALL       1
I__880/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__871/I                                              InMux                          0              4227   1529  FALL       1
I__871/O                                              InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout
Path End         : sr_chain.M_main_clock_count_q_10_LC_32_18_2/in3
Capture Clock    : sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__803/I                                             LocalMux                       0              3455   1066  FALL       1
I__803/O                                             LocalMux                     309              3764   1066  FALL       1
I__805/I                                             InMux                          0              3764   1066  FALL       1
I__805/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__881/I                                             InMux                          0              4227   1529  FALL       1
I__881/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_8_LC_32_18_0/lcout
Path End         : sr_chain.M_main_clock_count_q_9_LC_32_18_1/in3
Capture Clock    : sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_8_LC_32_18_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__808/I                                             LocalMux                       0              3455   1066  FALL       1
I__808/O                                             LocalMux                     309              3764   1066  FALL       1
I__810/I                                             InMux                          0              3764   1066  FALL       1
I__810/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__801/I                                             InMux                          0              4227   1529  FALL       1
I__801/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_6_LC_32_17_6/lcout
Path End         : sr_chain.M_main_clock_count_q_7_LC_32_17_7/in3
Capture Clock    : sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_6_LC_32_17_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__819/I                                             LocalMux                       0              3455   1066  FALL       1
I__819/O                                             LocalMux                     309              3764   1066  FALL       1
I__821/I                                             InMux                          0              3764   1066  FALL       1
I__821/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__811/I                                             InMux                          0              4227   1529  FALL       1
I__811/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_5_LC_32_17_5/lcout
Path End         : sr_chain.M_main_clock_count_q_6_LC_32_17_6/in3
Capture Clock    : sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_5_LC_32_17_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__825/I                                             LocalMux                       0              3455   1066  FALL       1
I__825/O                                             LocalMux                     309              3764   1066  FALL       1
I__827/I                                             InMux                          0              3764   1066  FALL       1
I__827/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__817/I                                             InMux                          0              4227   1529  FALL       1
I__817/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_4_LC_32_17_4/lcout
Path End         : sr_chain.M_main_clock_count_q_5_LC_32_17_5/in3
Capture Clock    : sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_4_LC_32_17_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__831/I                                             LocalMux                       0              3455   1066  FALL       1
I__831/O                                             LocalMux                     309              3764   1066  FALL       1
I__833/I                                             InMux                          0              3764   1066  FALL       1
I__833/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__823/I                                             InMux                          0              4227   1529  FALL       1
I__823/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_3_LC_32_17_3/lcout
Path End         : sr_chain.M_main_clock_count_q_4_LC_32_17_4/in3
Capture Clock    : sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_3_LC_32_17_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__836/I                                             LocalMux                       0              3455   1066  FALL       1
I__836/O                                             LocalMux                     309              3764   1066  FALL       1
I__838/I                                             InMux                          0              3764   1066  FALL       1
I__838/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__829/I                                             InMux                          0              4227   1529  FALL       1
I__829/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_2_LC_32_17_2/lcout
Path End         : sr_chain.M_main_clock_count_q_3_LC_32_17_3/in3
Capture Clock    : sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_2_LC_32_17_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__841/I                                             LocalMux                       0              3455   1066  FALL       1
I__841/O                                             LocalMux                     309              3764   1066  FALL       1
I__843/I                                             InMux                          0              3764   1066  FALL       1
I__843/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__834/I                                             InMux                          0              4227   1529  FALL       1
I__834/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_1_LC_32_17_1/lcout
Path End         : sr_chain.M_main_clock_count_q_2_LC_32_17_2/in3
Capture Clock    : sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_1_LC_32_17_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__653/I                                             LocalMux                       0              3455   1066  FALL       1
I__653/O                                             LocalMux                     309              3764   1066  FALL       1
I__655/I                                             InMux                          0              3764   1066  FALL       1
I__655/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__839/I                                             InMux                          0              4227   1529  FALL       1
I__839/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_0_LC_32_17_0/lcout
Path End         : sr_chain.M_main_clock_count_q_1_LC_32_17_1/in3
Capture Clock    : sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_0_LC_32_17_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__658/I                                             LocalMux                       0              3455   1066  FALL       1
I__658/O                                             LocalMux                     309              3764   1066  FALL       1
I__660/I                                             InMux                          0              3764   1066  FALL       1
I__660/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__651/I                                             InMux                          0              4227   1529  FALL       1
I__651/O                                             InMux                        217              4444   1529  FALL       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout
Path End         : sr_chain.M_main_clock_count_q_11_LC_32_18_3/in3
Capture Clock    : sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_9_LC_32_18_1/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__803/I                                              LocalMux                       0              3455   1066  FALL       1
I__803/O                                              LocalMux                     309              3764   1066  FALL       1
I__805/I                                              InMux                          0              3764   1066  FALL       1
I__805/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/in1        LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/carryout   LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryin   LogicCell40_SEQ_MODE_1000      0              4227   1634  FALL       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/carryout  LogicCell40_SEQ_MODE_1000    105              4332   1634  FALL       2
I__876/I                                              InMux                          0              4332   1634  FALL       1
I__876/O                                              InMux                        217              4549   1634  FALL       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/in3       LogicCell40_SEQ_MODE_1000      0              4549   1634  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__401/I                                                                     LocalMux                       0              3455   1704  FALL       1
I__401/O                                                                     LocalMux                     309              3764   1704  FALL       1
I__404/I                                                                     InMux                          0              3764   1704  FALL       1
I__404/O                                                                     InMux                        217              3981   1704  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/in1       LogicCell40_SEQ_MODE_0000      0              3981   1704  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1704  FALL       1
IN_MUX_bfv_28_21_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_28_21_0_/carryinitout                                             ICE_CARRY_IN_MUX             175              4402   1704  FALL       1
I__218/I                                                                     InMux                          0              4402   1704  FALL       1
I__218/O                                                                     InMux                        217              4619   1704  FALL       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in3                                LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_23_LC_32_19_7/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_23_LC_32_19_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__920/I                                              LocalMux                       0              3455   1066  FALL       1
I__920/O                                              LocalMux                     309              3764   1066  FALL       1
I__922/I                                              InMux                          0              3764   1066  FALL       1
I__922/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_32_20_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_32_20_0_/carryinitout                      ICE_CARRY_IN_MUX             175              4402   1704  FALL       1
I__917/I                                              InMux                          0              4402   1704  FALL       1
I__917/O                                              InMux                        217              4619   1704  FALL       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_15_LC_32_18_7/lcout
Path End         : sr_chain.M_main_clock_count_q_16_LC_32_19_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_15_LC_32_18_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__857/I                                              LocalMux                       0              3455   1066  FALL       1
I__857/O                                              LocalMux                     309              3764   1066  FALL       1
I__859/I                                              InMux                          0              3764   1066  FALL       1
I__859/O                                              InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_32_19_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_32_19_0_/carryinitout                      ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__850/I                                              InMux                          0              4402   1704  FALL       1
I__850/O                                              InMux                        217              4619   1704  FALL       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_7_LC_32_17_7/lcout
Path End         : sr_chain.M_main_clock_count_q_8_LC_32_18_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_7_LC_32_17_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__813/I                                             LocalMux                       0              3455   1066  FALL       1
I__813/O                                             LocalMux                     309              3764   1066  FALL       1
I__815/I                                             InMux                          0              3764   1066  FALL       1
I__815/O                                             InMux                        217              3981   1066  FALL       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_32_18_0_/carryinitin                      ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_32_18_0_/carryinitout                     ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__806/I                                             InMux                          0              4402   1704  FALL       1
I__806/O                                             InMux                        217              4619   1704  FALL       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Hold Constraint  : 0p
Path slack       : 1761p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/ltout  LogicCell40_SEQ_MODE_0000    323              4676   1760  RISE       1
I__213/I                                                      CascadeMux                     0              4676   1760  RISE       1
I__213/O                                                      CascadeMux                     0              4676   1760  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in2                 LogicCell40_SEQ_MODE_1000      0              4676   1760  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in2
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Hold Constraint  : 0p
Path slack       : 1803p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__718/I                                     Odrv4                          0              3455   1802  FALL       1
I__718/O                                     Odrv4                        372              3827   1802  FALL       1
I__725/I                                     LocalMux                       0              3827   1802  FALL       1
I__725/O                                     LocalMux                     309              4136   1802  FALL       1
I__730/I                                     InMux                          0              4136   1802  FALL       1
I__730/O                                     InMux                        217              4353   1802  FALL       1
sr_chain.M_sr_bit_q_RNO_1_LC_30_20_4/in0     LogicCell40_SEQ_MODE_0000      0              4353   1802  FALL       1
sr_chain.M_sr_bit_q_RNO_1_LC_30_20_4/ltout   LogicCell40_SEQ_MODE_0000    365              4718   1802  RISE       1
I__503/I                                     CascadeMux                     0              4718   1802  RISE       1
I__503/O                                     CascadeMux                     0              4718   1802  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/in2           LogicCell40_SEQ_MODE_1000      0              4718   1802  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in1
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Hold Constraint  : 0p
Path slack       : 1873p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1873  RISE       8
I__758/I                                      Odrv12                         0              3455   1873  RISE       1
I__758/O                                      Odrv12                       491              3946   1873  RISE       1
I__759/I                                      Span12Mux_s6_h                 0              3946   1873  RISE       1
I__759/O                                      Span12Mux_s6_h               252              4199   1873  RISE       1
I__764/I                                      LocalMux                       0              4199   1873  RISE       1
I__764/O                                      LocalMux                     330              4528   1873  RISE       1
I__770/I                                      InMux                          0              4528   1873  RISE       1
I__770/O                                      InMux                        259              4788   1873  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in1  LogicCell40_SEQ_MODE_1000      0              4788   1873  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__714/I                                             LocalMux                       0              3455   1971  FALL       1
I__714/O                                             LocalMux                     309              3764   1971  FALL       1
I__721/I                                             InMux                          0              3764   1971  FALL       1
I__721/O                                             InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__661/I                                             LocalMux                       0              4360   1971  FALL       1
I__661/O                                             LocalMux                     309              4669   1971  FALL       1
I__663/I                                             InMux                          0              4669   1971  FALL       1
I__663/O                                             InMux                        217              4886   1971  FALL       1
I__665/I                                             CascadeMux                     0              4886   1971  FALL       1
I__665/O                                             CascadeMux                     0              4886   1971  FALL       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in2       LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                     LocalMux                       0              3455   1971  FALL       1
I__715/O                                                     LocalMux                     309              3764   1971  FALL       1
I__722/I                                                     InMux                          0              3764   1971  FALL       1
I__722/O                                                     InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       3
I__553/I                                                     LocalMux                       0              4360   1971  FALL       1
I__553/O                                                     LocalMux                     309              4669   1971  FALL       1
I__556/I                                                     InMux                          0              4669   1971  FALL       1
I__556/O                                                     InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in0                 LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in3
Capture Clock    : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__717/I                                               LocalMux                       0              3455   1971  FALL       1
I__717/O                                               LocalMux                     309              3764   1971  FALL       1
I__724/I                                               InMux                          0              3764   1971  FALL       1
I__724/O                                               InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       3
I__565/I                                               LocalMux                       0              4360   1971  FALL       1
I__565/O                                               LocalMux                     309              4669   1971  FALL       1
I__567/I                                               InMux                          0              4669   1971  FALL       1
I__567/O                                               InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in3           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__417/I                                                 LocalMux                       0              3455   1066  FALL       1
I__417/O                                                 LocalMux                     309              3764   1066  FALL       1
I__420/I                                                 InMux                          0              3764   1389  FALL       1
I__420/O                                                 InMux                        217              3981   1389  FALL       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__445/I                                                 LocalMux                       0              4360   1971  FALL       1
I__445/O                                                 LocalMux                     309              4669   1971  FALL       1
I__446/I                                                 InMux                          0              4669   1971  FALL       1
I__446/O                                                 InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/in3             LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__417/I                                                 LocalMux                       0              3455   1066  FALL       1
I__417/O                                                 LocalMux                     309              3764   1066  FALL       1
I__420/I                                                 InMux                          0              3764   1389  FALL       1
I__420/O                                                 InMux                        217              3981   1389  FALL       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
sr_chain.M_sr_clock_count_q_RNIL1D81_1_LC_30_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__445/I                                                 LocalMux                       0              4360   1971  FALL       1
I__445/O                                                 LocalMux                     309              4669   1971  FALL       1
I__447/I                                                 InMux                          0              4669   1971  FALL       1
I__447/O                                                 InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/in3             LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                     LocalMux                       0              3455   1971  FALL       1
I__715/O                                                     LocalMux                     309              3764   1971  FALL       1
I__722/I                                                     InMux                          0              3764   1971  FALL       1
I__722/O                                                     InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       3
I__554/I                                                     LocalMux                       0              4360   1971  FALL       1
I__554/O                                                     LocalMux                     309              4669   1971  FALL       1
I__557/I                                                     InMux                          0              4669   1971  FALL       1
I__557/O                                                     InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in3                 LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__717/I                                               LocalMux                       0              3455   1971  FALL       1
I__717/O                                               LocalMux                     309              3764   1971  FALL       1
I__724/I                                               InMux                          0              3764   1971  FALL       1
I__724/O                                               InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       3
I__566/I                                               LocalMux                       0              4360   1971  FALL       1
I__566/O                                               LocalMux                     309              4669   1971  FALL       1
I__569/I                                               InMux                          0              4669   1971  FALL       1
I__569/O                                               InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/in3           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in0
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__717/I                                               LocalMux                       0              3455   1971  FALL       1
I__717/O                                               LocalMux                     309              3764   1971  FALL       1
I__724/I                                               InMux                          0              3764   1971  FALL       1
I__724/O                                               InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       3
I__565/I                                               LocalMux                       0              4360   1971  FALL       1
I__565/O                                               LocalMux                     309              4669   1971  FALL       1
I__568/I                                               InMux                          0              4669   1971  FALL       1
I__568/O                                               InMux                        217              4886   1971  FALL       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in0           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/in3
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__714/I                                             LocalMux                       0              3455   1971  FALL       1
I__714/O                                             LocalMux                     309              3764   1971  FALL       1
I__721/I                                             InMux                          0              3764   1971  FALL       1
I__721/O                                             InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_LC_31_18_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__662/I                                             LocalMux                       0              4360   1971  FALL       1
I__662/O                                             LocalMux                     309              4669   1971  FALL       1
I__664/I                                             InMux                          0              4669   1971  FALL       1
I__664/O                                             InMux                        217              4886   1971  FALL       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/in3       LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in2
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Hold Constraint  : 0p
Path slack       : 2202p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_clock_count_q_2_LC_30_17_5/lcout                LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__436/I                                                      LocalMux                       0              3455   2202  FALL       1
I__436/O                                                      LocalMux                     309              3764   2202  FALL       1
I__439/I                                                      InMux                          0              3764   2202  FALL       1
I__439/O                                                      InMux                        217              3981   2202  FALL       1
sr_chain.M_sr_clock_count_q_RNIV7TL1_4_LC_30_17_1/in3         LogicCell40_SEQ_MODE_0000      0              3981   2202  FALL       1
sr_chain.M_sr_clock_count_q_RNIV7TL1_4_LC_30_17_1/lcout       LogicCell40_SEQ_MODE_0000    288              4269   2202  FALL       3
I__796/I                                                      LocalMux                       0              4269   2202  FALL       1
I__796/O                                                      LocalMux                     309              4577   2202  FALL       1
I__799/I                                                      InMux                          0              4577   2202  FALL       1
I__799/O                                                      InMux                        217              4795   2202  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/in1    LogicCell40_SEQ_MODE_0000      0              4795   2202  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/ltout  LogicCell40_SEQ_MODE_0000    323              5117   2202  RISE       1
I__757/I                                                      CascadeMux                     0              5117   2202  RISE       1
I__757/O                                                      CascadeMux                     0              5117   2202  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in2                     LogicCell40_SEQ_MODE_1000      0              5117   2202  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 2230p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__407/I                                                                     LocalMux                       0              3455   1908  FALL       1
I__407/O                                                                     LocalMux                     309              3764   1908  FALL       1
I__410/I                                                                     InMux                          0              3764   1908  FALL       1
I__410/O                                                                     InMux                        217              3981   1908  FALL       1
I__411/I                                                                     CascadeMux                     0              3981   1908  FALL       1
I__411/O                                                                     CascadeMux                     0              3981   1908  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/in2       LogicCell40_SEQ_MODE_0000      0              3981   1908  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1908  FALL       2
I__197/I                                                                     InMux                          0              4114   2230  FALL       1
I__197/O                                                                     InMux                        217              4332   2230  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/in3       LogicCell40_SEQ_MODE_0000      0              4332   2230  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/lcout     LogicCell40_SEQ_MODE_0000    288              4619   2230  FALL       1
I__397/I                                                                     LocalMux                       0              4619   2230  FALL       1
I__397/O                                                                     LocalMux                     309              4928   2230  FALL       1
I__398/I                                                                     InMux                          0              4928   2230  FALL       1
I__398/O                                                                     InMux                        217              5145   2230  FALL       1
I__399/I                                                                     CascadeMux                     0              5145   2230  FALL       1
I__399/O                                                                     CascadeMux                     0              5145   2230  FALL       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in2                                LogicCell40_SEQ_MODE_1000      0              5145   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in3
Capture Clock    : sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__717/I                                               LocalMux                       0              3455   1971  FALL       1
I__717/O                                               LocalMux                     309              3764   1971  FALL       1
I__724/I                                               InMux                          0              3764   1971  FALL       1
I__724/O                                               InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/ltout  LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__379/I                                               CascadeMux                     0              4304   2265  RISE       1
I__379/O                                               CascadeMux                     0              4304   2265  RISE       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/in2      LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/lcout    LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       3
I__425/I                                               LocalMux                       0              4655   2265  FALL       1
I__425/O                                               LocalMux                     309              4963   2265  FALL       1
I__427/I                                               InMux                          0              4963   2265  FALL       1
I__427/O                                               InMux                        217              5181   2265  FALL       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/in3           LogicCell40_SEQ_MODE_1000      0              5181   2265  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__900/I                                          ClkMux                         0              2607  RISE       1
I__900/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_1_LC_30_17_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in1
Capture Clock    : sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk
Hold Constraint  : 0p
Path slack       : 2301p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1873  RISE       8
I__758/I                                      Odrv12                         0              3455   1873  RISE       1
I__758/O                                      Odrv12                       491              3946   1873  RISE       1
I__759/I                                      Span12Mux_s6_h                 0              3946   1873  RISE       1
I__759/O                                      Span12Mux_s6_h               252              4199   1873  RISE       1
I__763/I                                      Sp12to4                        0              4199   2300  RISE       1
I__763/O                                      Sp12to4                      428              4626   2300  RISE       1
I__768/I                                      LocalMux                       0              4626   2300  RISE       1
I__768/O                                      LocalMux                     330              4956   2300  RISE       1
I__775/I                                      InMux                          0              4956   2300  RISE       1
I__775/O                                      InMux                        259              5216   2300  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/in1  LogicCell40_SEQ_MODE_1000      0              5216   2300  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_data_buffer_q_3_LC_31_17_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in2
Capture Clock    : sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk
Hold Constraint  : 0p
Path slack       : 2301p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1873  RISE       8
I__758/I                                      Odrv12                         0              3455   1873  RISE       1
I__758/O                                      Odrv12                       491              3946   1873  RISE       1
I__759/I                                      Span12Mux_s6_h                 0              3946   1873  RISE       1
I__759/O                                      Span12Mux_s6_h               252              4199   1873  RISE       1
I__763/I                                      Sp12to4                        0              4199   2300  RISE       1
I__763/O                                      Sp12to4                      428              4626   2300  RISE       1
I__768/I                                      LocalMux                       0              4626   2300  RISE       1
I__768/O                                      LocalMux                     330              4956   2300  RISE       1
I__776/I                                      InMux                          0              4956   2300  RISE       1
I__776/O                                      InMux                        259              5216   2300  RISE       1
I__780/I                                      CascadeMux                     0              5216   2300  RISE       1
I__780/O                                      CascadeMux                     0              5216   2300  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/in2  LogicCell40_SEQ_MODE_1000      0              5216   2300  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__902/I                                          ClkMux                         0              2607  RISE       1
I__902/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_0_LC_31_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__282/I                                                                    LocalMux                       0              3455   2342  FALL       1
I__282/O                                                                    LocalMux                     309              3764   2342  FALL       1
I__285/I                                                                    InMux                          0              3764   2342  FALL       1
I__285/O                                                                    InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__189/I                                                                    InMux                          0              4227   2342  FALL       1
I__189/O                                                                    InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/in3      LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/lcout    LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__214/I                                                                    LocalMux                       0              4732   2342  FALL       1
I__214/O                                                                    LocalMux                     309              5040   2342  FALL       1
I__215/I                                                                    InMux                          0              5040   2342  FALL       1
I__215/O                                                                    InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in1                               LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__312/I                                                                    LocalMux                       0              3455   2342  FALL       1
I__312/O                                                                    LocalMux                     309              3764   2342  FALL       1
I__315/I                                                                    InMux                          0              3764   2342  FALL       1
I__315/O                                                                    InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__190/I                                                                    InMux                          0              4227   2342  FALL       1
I__190/O                                                                    InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_9_s1_THRU_LUT4_0_LC_28_19_2/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__287/I                                                                    LocalMux                       0              4732   2342  FALL       1
I__287/O                                                                    LocalMux                     309              5040   2342  FALL       1
I__288/I                                                                    InMux                          0              5040   2342  FALL       1
I__288/O                                                                    InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in1                               LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__320/I                                                                    LocalMux                       0              3455   2342  FALL       1
I__320/O                                                                    LocalMux                     309              3764   2342  FALL       1
I__323/I                                                                    InMux                          0              3764   2342  FALL       1
I__323/O                                                                    InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__191/I                                                                    InMux                          0              4227   2342  FALL       1
I__191/O                                                                    InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_8_s1_THRU_LUT4_0_LC_28_19_1/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__317/I                                                                    LocalMux                       0              4732   2342  FALL       1
I__317/O                                                                    LocalMux                     309              5040   2342  FALL       1
I__318/I                                                                    InMux                          0              5040   2342  FALL       1
I__318/O                                                                    InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in1                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__332/I                                                                     LocalMux                       0              3455   2342  FALL       1
I__332/O                                                                     LocalMux                     309              3764   2342  FALL       1
I__335/I                                                                     InMux                          0              3764   2342  FALL       1
I__335/O                                                                     InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__203/I                                                                     InMux                          0              4227   2342  FALL       1
I__203/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__279/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__279/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__280/I                                                                     InMux                          0              5040   2342  FALL       1
I__280/O                                                                     InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in1                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__341/I                                                                     LocalMux                       0              3455   2342  FALL       1
I__341/O                                                                     LocalMux                     309              3764   2342  FALL       1
I__344/I                                                                     InMux                          0              3764   2342  FALL       1
I__344/O                                                                     InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__204/I                                                                     InMux                          0              4227   2342  FALL       1
I__204/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_13_s1_THRU_LUT4_0_LC_28_19_6/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__337/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__337/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__338/I                                                                     InMux                          0              5040   2342  FALL       1
I__338/O                                                                     InMux                        217              5258   2342  FALL       1
I__339/I                                                                     CascadeMux                     0              5258   2342  FALL       1
I__339/O                                                                     CascadeMux                     0              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in2                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__371/I                                                                     LocalMux                       0              3455   2342  FALL       1
I__371/O                                                                     LocalMux                     309              3764   2342  FALL       1
I__374/I                                                                     InMux                          0              3764   2342  FALL       1
I__374/O                                                                     InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__205/I                                                                     InMux                          0              4227   2342  FALL       1
I__205/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_12_s1_THRU_LUT4_0_LC_28_19_5/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__347/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__347/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__348/I                                                                     InMux                          0              5040   2342  FALL       1
I__348/O                                                                     InMux                        217              5258   2342  FALL       1
I__349/I                                                                     CascadeMux                     0              5258   2342  FALL       1
I__349/O                                                                     CascadeMux                     0              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in2                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__382/I                                                                     LocalMux                       0              3455   1809  FALL       1
I__382/O                                                                     LocalMux                     309              3764   1809  FALL       1
I__385/I                                                                     InMux                          0              3764   1809  FALL       1
I__385/O                                                                     InMux                        217              3981   1809  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/in1       LogicCell40_SEQ_MODE_0000      0              3981   1809  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1809  FALL       2
I__219/I                                                                     InMux                          0              4227   2342  FALL       1
I__219/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_22_s1_THRU_LUT4_0_LC_28_20_7/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__216/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__216/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__217/I                                                                     InMux                          0              5040   2342  FALL       1
I__217/O                                                                     InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in0                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__468/I                                                                     LocalMux                       0              3455   2230  FALL       1
I__468/O                                                                     LocalMux                     309              3764   2230  FALL       1
I__471/I                                                                     InMux                          0              3764   2230  FALL       1
I__471/O                                                                     InMux                        217              3981   2230  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/in1       LogicCell40_SEQ_MODE_0000      0              3981   2230  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2230  FALL       2
I__199/I                                                                     InMux                          0              4227   2342  FALL       1
I__199/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__356/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__356/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__357/I                                                                     InMux                          0              5040   2342  FALL       1
I__357/O                                                                     InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in3                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__475/I                                                                     LocalMux                       0              3455   2335  FALL       1
I__475/O                                                                     LocalMux                     309              3764   2335  FALL       1
I__478/I                                                                     InMux                          0              3764   2335  FALL       1
I__478/O                                                                     InMux                        217              3981   2335  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/in1       LogicCell40_SEQ_MODE_0000      0              3981   2335  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2335  FALL       2
I__200/I                                                                     InMux                          0              4227   2342  FALL       1
I__200/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_17_s1_THRU_LUT4_0_LC_28_20_2/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__415/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__415/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__416/I                                                                     InMux                          0              5040   2342  FALL       1
I__416/O                                                                     InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in0                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__482/I                                                                     LocalMux                       0              3455   2125  FALL       1
I__482/O                                                                     LocalMux                     309              3764   2125  FALL       1
I__485/I                                                                     InMux                          0              3764   2125  FALL       1
I__485/O                                                                     InMux                        217              3981   2125  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2125  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_18_s1_THRU_LUT4_0_LC_28_20_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2125  FALL       2
I__198/I                                                                     InMux                          0              4227   2342  FALL       1
I__198/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__412/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__412/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__413/I                                                                     InMux                          0              5040   2342  FALL       1
I__413/O                                                                     InMux                        217              5258   2342  FALL       1
I__414/I                                                                     CascadeMux                     0              5258   2342  FALL       1
I__414/O                                                                     CascadeMux                     0              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in2                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__489/I                                                                     LocalMux                       0              3455   2342  FALL       1
I__489/O                                                                     LocalMux                     309              3764   2342  FALL       1
I__492/I                                                                     InMux                          0              3764   2342  FALL       1
I__492/O                                                                     InMux                        217              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/in1       LogicCell40_SEQ_MODE_0000      0              3981   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2342  FALL       2
I__201/I                                                                     InMux                          0              4227   2342  FALL       1
I__201/O                                                                     InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_16_s1_THRU_LUT4_0_LC_28_20_1/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__358/I                                                                     LocalMux                       0              4732   2342  FALL       1
I__358/O                                                                     LocalMux                     309              5040   2342  FALL       1
I__359/I                                                                     InMux                          0              5040   2342  FALL       1
I__359/O                                                                     InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in0                                LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__308/I                                                                 LocalMux                       0              3455   1066  FALL       1
I__308/O                                                                 LocalMux                     309              3764   1066  FALL       1
I__310/I                                                                 InMux                          0              3764   1066  FALL       1
I__310/O                                                                 InMux                        217              3981   1066  FALL       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in1                             LogicCell40_SEQ_MODE_1000      0              3981   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/carryout                        LogicCell40_SEQ_MODE_1000    245              4227   2342  FALL       2
I__167/I                                                                 InMux                          0              4227   2342  FALL       1
I__167/O                                                                 InMux                        217              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/in3    LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/lcout  LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__305/I                                                                 LocalMux                       0              4732   2342  FALL       1
I__305/O                                                                 LocalMux                     309              5040   2342  FALL       1
I__306/I                                                                 InMux                          0              5040   2342  FALL       1
I__306/O                                                                 InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in1                             LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__630/I                                                      LocalMux                       0              4732   2342  FALL       1
I__630/O                                                      LocalMux                     309              5040   2342  FALL       1
I__632/I                                                      InMux                          0              5040   2342  FALL       1
I__632/O                                                      InMux                        217              5258   2342  FALL       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in1                 LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in3
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__718/I                                     Odrv4                          0              3455   1802  FALL       1
I__718/O                                     Odrv4                        372              3827   1802  FALL       1
I__725/I                                     LocalMux                       0              3827   1802  FALL       1
I__725/O                                     LocalMux                     309              4136   1802  FALL       1
I__729/I                                     InMux                          0              4136   2350  FALL       1
I__729/O                                     InMux                        217              4353   2350  FALL       1
sr_chain.M_sr_bit_q_RNO_0_LC_30_20_2/in0     LogicCell40_SEQ_MODE_0000      0              4353   2350  FALL       1
sr_chain.M_sr_bit_q_RNO_0_LC_30_20_2/lcout   LogicCell40_SEQ_MODE_0000    386              4739   2350  FALL       1
I__501/I                                     LocalMux                       0              4739   2350  FALL       1
I__501/O                                     LocalMux                     309              5047   2350  FALL       1
I__502/I                                     InMux                          0              5047   2350  FALL       1
I__502/O                                     InMux                        217              5265   2350  FALL       1
sr_chain.M_sr_bit_q_LC_30_20_5/in3           LogicCell40_SEQ_MODE_1000      0              5265   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Hold Constraint  : 0p
Path slack       : 2406p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__274/I                                                                     LocalMux                       0              3455   2406  FALL       1
I__274/O                                                                     LocalMux                     309              3764   2406  FALL       1
I__277/I                                                                     InMux                          0              3764   2406  FALL       1
I__277/O                                                                     InMux                        217              3981   2406  FALL       1
I__278/I                                                                     CascadeMux                     0              3981   2406  FALL       1
I__278/O                                                                     CascadeMux                     0              3981   2406  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/in2       LogicCell40_SEQ_MODE_0000      0              3981   2406  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_14_s1_THRU_LUT4_0_LC_28_19_7/carryout  LogicCell40_SEQ_MODE_0000    133              4114   2406  FALL       1
IN_MUX_bfv_28_20_0_/carryinitin                                              ICE_CARRY_IN_MUX               0              4114   2406  FALL       1
IN_MUX_bfv_28_20_0_/carryinitout                                             ICE_CARRY_IN_MUX             175              4290   2406  FALL       2
I__202/I                                                                     InMux                          0              4290   2406  FALL       1
I__202/O                                                                     InMux                        217              4507   2406  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/in3       LogicCell40_SEQ_MODE_0000      0              4507   2406  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_15_s1_THRU_LUT4_0_LC_28_20_0/lcout     LogicCell40_SEQ_MODE_0000    288              4795   2406  FALL       1
I__350/I                                                                     LocalMux                       0              4795   2406  FALL       1
I__350/O                                                                     LocalMux                     309              5103   2406  FALL       1
I__351/I                                                                     InMux                          0              5103   2406  FALL       1
I__351/O                                                                     InMux                        217              5321   2406  FALL       1
I__352/I                                                                     CascadeMux                     0              5321   2406  FALL       1
I__352/O                                                                     CascadeMux                     0              5321   2406  FALL       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in2                                LogicCell40_SEQ_MODE_1000      0              5321   2406  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Hold Constraint  : 0p
Path slack       : 2448p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__299/I                                                                    LocalMux                       0              3455   2448  FALL       1
I__299/O                                                                    LocalMux                     309              3764   2448  FALL       1
I__302/I                                                                    InMux                          0              3764   2448  FALL       1
I__302/O                                                                    InMux                        217              3981   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/in1       LogicCell40_SEQ_MODE_0000      0              3981   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2448  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryin   LogicCell40_SEQ_MODE_0000      0              4227   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/carryout  LogicCell40_SEQ_MODE_0000    105              4332   2448  FALL       2
I__165/I                                                                    InMux                          0              4332   2448  FALL       1
I__165/O                                                                    InMux                        217              4549   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in3       LogicCell40_SEQ_MODE_0000      0              4549   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/lcout     LogicCell40_SEQ_MODE_0000    288              4837   2448  FALL       1
I__295/I                                                                    LocalMux                       0              4837   2448  FALL       1
I__295/O                                                                    LocalMux                     309              5145   2448  FALL       1
I__296/I                                                                    InMux                          0              5145   2448  FALL       1
I__296/O                                                                    InMux                        217              5363   2448  FALL       1
I__297/I                                                                    CascadeMux                     0              5363   2448  FALL       1
I__297/O                                                                    CascadeMux                     0              5363   2448  FALL       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in2                                LogicCell40_SEQ_MODE_1000      0              5363   2448  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in1
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Hold Constraint  : 0p
Path slack       : 2700p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1873  RISE       8
I__758/I                                   Odrv12                         0              3455   1873  RISE       1
I__758/O                                   Odrv12                       491              3946   1873  RISE       1
I__761/I                                   Sp12to4                        0              3946   2700  RISE       1
I__761/O                                   Sp12to4                      428              4374   2700  RISE       1
I__766/I                                   Span4Mux_h                     0              4374   2700  RISE       1
I__766/O                                   Span4Mux_h                   302              4676   2700  RISE       1
I__772/I                                   Span4Mux_v                     0              4676   2700  RISE       1
I__772/O                                   Span4Mux_v                   351              5026   2700  RISE       1
I__778/I                                   LocalMux                       0              5026   2700  RISE       1
I__778/O                                   LocalMux                     330              5356   2700  RISE       1
I__782/I                                   InMux                          0              5356   2700  RISE       1
I__782/O                                   InMux                        259              5615   2700  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in1  LogicCell40_SEQ_MODE_1000      0              5615   2700  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_bit_q_LC_30_20_5/in1
Capture Clock    : sr_chain.M_sr_bit_q_LC_30_20_5/clk
Hold Constraint  : 0p
Path slack       : 2700p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1873  RISE       8
I__758/I                                 Odrv12                         0              3455   1873  RISE       1
I__758/O                                 Odrv12                       491              3946   1873  RISE       1
I__762/I                                 Sp12to4                        0              3946   2700  RISE       1
I__762/O                                 Sp12to4                      428              4374   2700  RISE       1
I__767/I                                 Span4Mux_h                     0              4374   2700  RISE       1
I__767/O                                 Span4Mux_h                   302              4676   2700  RISE       1
I__773/I                                 Span4Mux_v                     0              4676   2700  RISE       1
I__773/O                                 Span4Mux_v                   351              5026   2700  RISE       1
I__779/I                                 LocalMux                       0              5026   2700  RISE       1
I__779/O                                 LocalMux                     330              5356   2700  RISE       1
I__783/I                                 InMux                          0              5356   2700  RISE       1
I__783/O                                 InMux                        259              5615   2700  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/in1       LogicCell40_SEQ_MODE_1000      0              5615   2700  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Hold Constraint  : 0p
Path slack       : 2707p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__407/I                                                                     LocalMux                       0              3455   1908  FALL       1
I__407/O                                                                     LocalMux                     309              3764   1908  FALL       1
I__410/I                                                                     InMux                          0              3764   1908  FALL       1
I__410/O                                                                     InMux                        217              3981   1908  FALL       1
I__411/I                                                                     CascadeMux                     0              3981   1908  FALL       1
I__411/O                                                                     CascadeMux                     0              3981   1908  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/in2       LogicCell40_SEQ_MODE_0000      0              3981   1908  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_19_s1_THRU_LUT4_0_LC_28_20_4/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1908  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryin   LogicCell40_SEQ_MODE_0000      0              4114   1908  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_20_s1_THRU_LUT4_0_LC_28_20_5/carryout  LogicCell40_SEQ_MODE_0000    105              4220   1908  FALL       2
I__272/I                                                                     InMux                          0              4220   2707  FALL       1
I__272/O                                                                     InMux                        217              4437   2707  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/in3       LogicCell40_SEQ_MODE_0000      0              4437   2707  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_21_s1_THRU_LUT4_0_LC_28_20_6/lcout     LogicCell40_SEQ_MODE_0000    288              4725   2707  FALL       1
I__388/I                                                                     Odrv4                          0              4725   2707  FALL       1
I__388/O                                                                     Odrv4                        372              5096   2707  FALL       1
I__389/I                                                                     LocalMux                       0              5096   2707  FALL       1
I__389/O                                                                     LocalMux                     309              5405   2707  FALL       1
I__390/I                                                                     InMux                          0              5405   2707  FALL       1
I__390/O                                                                     InMux                        217              5622   2707  FALL       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in1                                LogicCell40_SEQ_MODE_1000      0              5622   2707  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__299/I                                                                    LocalMux                       0              3455   2448  FALL       1
I__299/O                                                                    LocalMux                     309              3764   2448  FALL       1
I__302/I                                                                    InMux                          0              3764   2448  FALL       1
I__302/O                                                                    InMux                        217              3981   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/in1       LogicCell40_SEQ_MODE_0000      0              3981   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_0_s1_THRU_LUT4_0_LC_28_18_1/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2448  FALL       2
I__166/I                                                                    InMux                          0              4227   2714  FALL       1
I__166/O                                                                    InMux                        217              4444   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/in3       LogicCell40_SEQ_MODE_0000      0              4444   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_1_s1_THRU_LUT4_0_LC_28_18_2/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2714  FALL       1
I__367/I                                                                    Odrv4                          0              4732   2714  FALL       1
I__367/O                                                                    Odrv4                        372              5103   2714  FALL       1
I__368/I                                                                    LocalMux                       0              5103   2714  FALL       1
I__368/O                                                                    LocalMux                     309              5412   2714  FALL       1
I__369/I                                                                    InMux                          0              5412   2714  FALL       1
I__369/O                                                                    InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in1                                LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__207/I                                                                     LocalMux                       0              3455   2448  FALL       1
I__207/O                                                                     LocalMux                     309              3764   2448  FALL       1
I__210/I                                                                     InMux                          0              3764   2448  FALL       1
I__210/O                                                                     InMux                        217              3981   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2448  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_10_s1_THRU_LUT4_0_LC_28_19_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2448  FALL       2
I__188/I                                                                     InMux                          0              4227   2714  FALL       1
I__188/O                                                                     InMux                        217              4444   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/in3       LogicCell40_SEQ_MODE_0000      0              4444   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_11_s1_THRU_LUT4_0_LC_28_19_4/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2714  FALL       1
I__375/I                                                                     Odrv4                          0              4732   2714  FALL       1
I__375/O                                                                     Odrv4                        372              5103   2714  FALL       1
I__376/I                                                                     LocalMux                       0              5103   2714  FALL       1
I__376/O                                                                     LocalMux                     309              5412   2714  FALL       1
I__377/I                                                                     InMux                          0              5412   2714  FALL       1
I__377/O                                                                     InMux                        217              5629   2714  FALL       1
I__378/I                                                                     CascadeMux                     0              5629   2714  FALL       1
I__378/O                                                                     CascadeMux                     0              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in2                                LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__290/I                                                                    LocalMux                       0              3455   2714  FALL       1
I__290/O                                                                    LocalMux                     309              3764   2714  FALL       1
I__293/I                                                                    InMux                          0              3764   2714  FALL       1
I__293/O                                                                    InMux                        217              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2714  FALL       2
I__196/I                                                                    InMux                          0              4227   2714  FALL       1
I__196/O                                                                    InMux                        217              4444   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/in3       LogicCell40_SEQ_MODE_0000      0              4444   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2714  FALL       1
I__353/I                                                                    Odrv4                          0              4732   2714  FALL       1
I__353/O                                                                    Odrv4                        372              5103   2714  FALL       1
I__354/I                                                                    LocalMux                       0              5103   2714  FALL       1
I__354/O                                                                    LocalMux                     309              5412   2714  FALL       1
I__355/I                                                                    InMux                          0              5412   2714  FALL       1
I__355/O                                                                    InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in3                                LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__633/I                                                      LocalMux                       0              5103   2714  FALL       1
I__633/O                                                      LocalMux                     309              5412   2714  FALL       1
I__637/I                                                      InMux                          0              5412   2714  FALL       1
I__637/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in0                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__634/I                                                      LocalMux                       0              5103   2714  FALL       1
I__634/O                                                      LocalMux                     309              5412   2714  FALL       1
I__641/I                                                      InMux                          0              5412   2714  FALL       1
I__641/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in1                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__636/I                                                      LocalMux                       0              5103   2714  FALL       1
I__636/O                                                      LocalMux                     309              5412   2714  FALL       1
I__647/I                                                      InMux                          0              5412   2714  FALL       1
I__647/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in0                  LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__633/I                                                      LocalMux                       0              5103   2714  FALL       1
I__633/O                                                      LocalMux                     309              5412   2714  FALL       1
I__638/I                                                      InMux                          0              5412   2714  FALL       1
I__638/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in1                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__633/I                                                      LocalMux                       0              5103   2714  FALL       1
I__633/O                                                      LocalMux                     309              5412   2714  FALL       1
I__639/I                                                      InMux                          0              5412   2714  FALL       1
I__639/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in1                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__633/I                                                      LocalMux                       0              5103   2714  FALL       1
I__633/O                                                      LocalMux                     309              5412   2714  FALL       1
I__640/I                                                      InMux                          0              5412   2714  FALL       1
I__640/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in1                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__634/I                                                      LocalMux                       0              5103   2714  FALL       1
I__634/O                                                      LocalMux                     309              5412   2714  FALL       1
I__642/I                                                      InMux                          0              5412   2714  FALL       1
I__642/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in1                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__634/I                                                      LocalMux                       0              5103   2714  FALL       1
I__634/O                                                      LocalMux                     309              5412   2714  FALL       1
I__643/I                                                      InMux                          0              5412   2714  FALL       1
I__643/O                                                      InMux                        217              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in1                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__634/I                                                      LocalMux                       0              5103   2714  FALL       1
I__634/O                                                      LocalMux                     309              5412   2714  FALL       1
I__644/I                                                      InMux                          0              5412   2714  FALL       1
I__644/O                                                      InMux                        217              5629   2714  FALL       1
I__648/I                                                      CascadeMux                     0              5629   2714  FALL       1
I__648/O                                                      CascadeMux                     0              5629   2714  FALL       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in2                 LogicCell40_SEQ_MODE_1000      0              5629   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__290/I                                                                    LocalMux                       0              3455   2714  FALL       1
I__290/O                                                                    LocalMux                     309              3764   2714  FALL       1
I__293/I                                                                    InMux                          0              3764   2714  FALL       1
I__293/O                                                                    InMux                        217              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2714  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4227   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    105              4332   2939  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4332   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    105              4437   2939  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              4437   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    105              4542   2939  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryin   LogicCell40_SEQ_MODE_0000      0              4542   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/carryout  LogicCell40_SEQ_MODE_0000    105              4647   2939  FALL       1
IN_MUX_bfv_28_19_0_/carryinitin                                             ICE_CARRY_IN_MUX               0              4647   2939  FALL       1
IN_MUX_bfv_28_19_0_/carryinitout                                            ICE_CARRY_IN_MUX             175              4823   2939  FALL       2
I__192/I                                                                    InMux                          0              4823   2939  FALL       1
I__192/O                                                                    InMux                        217              5040   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/in3       LogicCell40_SEQ_MODE_0000      0              5040   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_7_s1_THRU_LUT4_0_LC_28_19_0/lcout     LogicCell40_SEQ_MODE_0000    288              5328   2939  FALL       1
I__324/I                                                                    LocalMux                       0              5328   2939  FALL       1
I__324/O                                                                    LocalMux                     309              5636   2939  FALL       1
I__325/I                                                                    InMux                          0              5636   2939  FALL       1
I__325/O                                                                    InMux                        217              5854   2939  FALL       1
I__326/I                                                                    CascadeMux                     0              5854   2939  FALL       1
I__326/O                                                                    CascadeMux                     0              5854   2939  FALL       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in2                                LogicCell40_SEQ_MODE_1000      0              5854   2939  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__716/I                                                      Odrv4                          0              3455   1760  FALL       1
I__716/O                                                      Odrv4                        372              3827   1760  FALL       1
I__723/I                                                      LocalMux                       0              3827   1760  FALL       1
I__723/O                                                      LocalMux                     309              4136   1760  FALL       1
I__728/I                                                      InMux                          0              4136   1760  FALL       1
I__728/O                                                      InMux                        217              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL      12
I__631/I                                                      Odrv4                          0              4732   2714  FALL       1
I__631/O                                                      Odrv4                        372              5103   2714  FALL       1
I__635/I                                                      Span4Mux_h                     0              5103   3030  FALL       1
I__635/O                                                      Span4Mux_h                   316              5419   3030  FALL       1
I__645/I                                                      LocalMux                       0              5419   3030  FALL       1
I__645/O                                                      LocalMux                     309              5728   3030  FALL       1
I__649/I                                                      InMux                          0              5728   3030  FALL       1
I__649/O                                                      InMux                        217              5945   3030  FALL       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in0                 LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Hold Constraint  : 0p
Path slack       : 3135p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__290/I                                                                    LocalMux                       0              3455   2714  FALL       1
I__290/O                                                                    LocalMux                     309              3764   2714  FALL       1
I__293/I                                                                    InMux                          0              3764   2714  FALL       1
I__293/O                                                                    InMux                        217              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2714  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4227   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    105              4332   2939  FALL       2
I__195/I                                                                    InMux                          0              4332   3135  FALL       1
I__195/O                                                                    InMux                        217              4549   3135  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/in3       LogicCell40_SEQ_MODE_0000      0              4549   3135  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/lcout     LogicCell40_SEQ_MODE_0000    288              4837   3135  FALL       1
I__327/I                                                                    Odrv4                          0              4837   3135  FALL       1
I__327/O                                                                    Odrv4                        372              5209   3135  FALL       1
I__328/I                                                                    Span4Mux_h                     0              5209   3135  FALL       1
I__328/O                                                                    Span4Mux_h                   316              5524   3135  FALL       1
I__329/I                                                                    LocalMux                       0              5524   3135  FALL       1
I__329/O                                                                    LocalMux                     309              5833   3135  FALL       1
I__330/I                                                                    InMux                          0              5833   3135  FALL       1
I__330/O                                                                    InMux                        217              6050   3135  FALL       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in0                                LogicCell40_SEQ_MODE_1000      0              6050   3135  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/sr
Capture Clock    : sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk
Hold Constraint  : 0p
Path slack       : 3143p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__717/I                                               LocalMux                       0              3455   1971  FALL       1
I__717/O                                               LocalMux                     309              3764   1971  FALL       1
I__724/I                                               InMux                          0              3764   1971  FALL       1
I__724/O                                               InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/ltout  LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__379/I                                               CascadeMux                     0              4304   2265  RISE       1
I__379/O                                               CascadeMux                     0              4304   2265  RISE       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/in2      LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/lcout    LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       3
I__426/I                                               Odrv12                         0              4655   3143  FALL       1
I__426/O                                               Odrv12                       540              5195   3143  FALL       1
I__428/I                                               LocalMux                       0              5195   3143  FALL       1
I__428/O                                               LocalMux                     309              5503   3143  FALL       1
I__429/I                                               SRMux                          0              5503   3143  FALL       1
I__429/O                                               SRMux                        358              5861   3143  FALL       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/sr            LogicCell40_SEQ_MODE_1000      0              5861   3143  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_3_LC_29_17_2/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/sr
Capture Clock    : sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk
Hold Constraint  : 0p
Path slack       : 3143p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__717/I                                               LocalMux                       0              3455   1971  FALL       1
I__717/O                                               LocalMux                     309              3764   1971  FALL       1
I__724/I                                               InMux                          0              3764   1971  FALL       1
I__724/O                                               InMux                        217              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_sr_is_sending_q_RNI73BG_0_LC_30_17_2/ltout  LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__379/I                                               CascadeMux                     0              4304   2265  RISE       1
I__379/O                                               CascadeMux                     0              4304   2265  RISE       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/in2      LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
sr_chain.M_sr_is_sending_q_RNIMJKT_LC_30_17_3/lcout    LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       3
I__426/I                                               Odrv12                         0              4655   3143  FALL       1
I__426/O                                               Odrv12                       540              5195   3143  FALL       1
I__428/I                                               LocalMux                       0              5195   3143  FALL       1
I__428/O                                               LocalMux                     309              5503   3143  FALL       1
I__429/I                                               SRMux                          0              5503   3143  FALL       1
I__429/O                                               SRMux                        358              5861   3143  FALL       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/sr            LogicCell40_SEQ_MODE_1000      0              5861   3143  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__898/I                                          ClkMux                         0              2607  RISE       1
I__898/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_clock_count_q_4_LC_29_17_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in2
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Hold Constraint  : 0p
Path slack       : 3156p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__290/I                                                                    LocalMux                       0              3455   2714  FALL       1
I__290/O                                                                    LocalMux                     309              3764   2714  FALL       1
I__293/I                                                                    InMux                          0              3764   2714  FALL       1
I__293/O                                                                    InMux                        217              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2714  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4227   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    105              4332   2939  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4332   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    105              4437   2939  FALL       2
I__194/I                                                                    InMux                          0              4437   3156  FALL       1
I__194/O                                                                    InMux                        217              4655   3156  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/in3       LogicCell40_SEQ_MODE_0000      0              4655   3156  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/lcout     LogicCell40_SEQ_MODE_0000    288              4942   3156  FALL       1
I__625/I                                                                    Odrv4                          0              4942   3156  FALL       1
I__625/O                                                                    Odrv4                        372              5314   3156  FALL       1
I__626/I                                                                    Span4Mux_s3_h                  0              5314   3156  FALL       1
I__626/O                                                                    Span4Mux_s3_h                231              5545   3156  FALL       1
I__627/I                                                                    LocalMux                       0              5545   3156  FALL       1
I__627/O                                                                    LocalMux                     309              5854   3156  FALL       1
I__628/I                                                                    InMux                          0              5854   3156  FALL       1
I__628/O                                                                    InMux                        217              6071   3156  FALL       1
I__629/I                                                                    CascadeMux                     0              6071   3156  FALL       1
I__629/O                                                                    CascadeMux                     0              6071   3156  FALL       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in2                                LogicCell40_SEQ_MODE_1000      0              6071   3156  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_is_sending_q_LC_31_18_3/in0
Capture Clock    : sr_chain.M_sr_is_sending_q_LC_31_18_3/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__674/I                                                          LocalMux                       0              5643   3254  FALL       1
I__674/O                                                          LocalMux                     309              5952   3254  FALL       1
I__683/I                                                          InMux                          0              5952   3254  FALL       1
I__683/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/in0                         LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__678/I                                                          LocalMux                       0              5643   3254  FALL       1
I__678/O                                                          LocalMux                     309              5952   3254  FALL       1
I__691/I                                                          InMux                          0              5952   3254  FALL       1
I__691/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/in0                     LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__679/I                                                          LocalMux                       0              5643   3254  FALL       1
I__679/O                                                          LocalMux                     309              5952   3254  FALL       1
I__695/I                                                          InMux                          0              5952   3254  FALL       1
I__695/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/in3                     LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__680/I                                                          LocalMux                       0              5643   3254  FALL       1
I__680/O                                                          LocalMux                     309              5952   3254  FALL       1
I__696/I                                                          InMux                          0              5952   3254  FALL       1
I__696/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/in3                     LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__678/I                                                          LocalMux                       0              5643   3254  FALL       1
I__678/O                                                          LocalMux                     309              5952   3254  FALL       1
I__692/I                                                          InMux                          0              5952   3254  FALL       1
I__692/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/in0                     LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__678/I                                                          LocalMux                       0              5643   3254  FALL       1
I__678/O                                                          LocalMux                     309              5952   3254  FALL       1
I__693/I                                                          InMux                          0              5952   3254  FALL       1
I__693/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/in0                     LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Hold Constraint  : 0p
Path slack       : 3254p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__678/I                                                          LocalMux                       0              5643   3254  FALL       1
I__678/O                                                          LocalMux                     309              5952   3254  FALL       1
I__694/I                                                          InMux                          0              5952   3254  FALL       1
I__694/O                                                          InMux                        217              6169   3254  FALL       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/in3                     LogicCell40_SEQ_MODE_1000      0              6169   3254  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Hold Constraint  : 0p
Path slack       : 3261p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/lcout                              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__290/I                                                                    LocalMux                       0              3455   2714  FALL       1
I__290/O                                                                    LocalMux                     309              3764   2714  FALL       1
I__293/I                                                                    InMux                          0              3764   2714  FALL       1
I__293/O                                                                    InMux                        217              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/in1       LogicCell40_SEQ_MODE_0000      0              3981   2714  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_2_s1_THRU_LUT4_0_LC_28_18_3/carryout  LogicCell40_SEQ_MODE_0000    245              4227   2714  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryin   LogicCell40_SEQ_MODE_0000      0              4227   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_3_s1_THRU_LUT4_0_LC_28_18_4/carryout  LogicCell40_SEQ_MODE_0000    105              4332   2939  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryin   LogicCell40_SEQ_MODE_0000      0              4332   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_4_s1_THRU_LUT4_0_LC_28_18_5/carryout  LogicCell40_SEQ_MODE_0000    105              4437   2939  FALL       2
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryin   LogicCell40_SEQ_MODE_0000      0              4437   2939  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_5_s1_THRU_LUT4_0_LC_28_18_6/carryout  LogicCell40_SEQ_MODE_0000    105              4542   2939  FALL       2
I__193/I                                                                    InMux                          0              4542   3261  FALL       1
I__193/O                                                                    InMux                        217              4760   3261  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/in3       LogicCell40_SEQ_MODE_0000      0              4760   3261  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_9_cry_6_s1_THRU_LUT4_0_LC_28_18_7/lcout     LogicCell40_SEQ_MODE_0000    288              5047   3261  FALL       1
I__613/I                                                                    Odrv4                          0              5047   3261  FALL       1
I__613/O                                                                    Odrv4                        372              5419   3261  FALL       1
I__614/I                                                                    Span4Mux_s3_h                  0              5419   3261  FALL       1
I__614/O                                                                    Span4Mux_s3_h                231              5650   3261  FALL       1
I__615/I                                                                    LocalMux                       0              5650   3261  FALL       1
I__615/O                                                                    LocalMux                     309              5959   3261  FALL       1
I__616/I                                                                    InMux                          0              5959   3261  FALL       1
I__616/O                                                                    InMux                        217              6176   3261  FALL       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in0                                LogicCell40_SEQ_MODE_1000      0              6176   3261  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Hold Constraint  : 0p
Path slack       : 3626p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__677/I                                                          Odrv4                          0              5643   3626  FALL       1
I__677/O                                                          Odrv4                        372              6015   3626  FALL       1
I__688/I                                                          LocalMux                       0              6015   3626  FALL       1
I__688/O                                                          LocalMux                     309              6324   3626  FALL       1
I__703/I                                                          InMux                          0              6324   3626  FALL       1
I__703/O                                                          InMux                        217              6541   3626  FALL       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/in0                     LogicCell40_SEQ_MODE_1000      0              6541   3626  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Hold Constraint  : 0p
Path slack       : 3626p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__677/I                                                          Odrv4                          0              5643   3626  FALL       1
I__677/O                                                          Odrv4                        372              6015   3626  FALL       1
I__690/I                                                          LocalMux                       0              6015   3626  FALL       1
I__690/O                                                          LocalMux                     309              6324   3626  FALL       1
I__708/I                                                          InMux                          0              6324   3626  FALL       1
I__708/O                                                          InMux                        217              6541   3626  FALL       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/in3                      LogicCell40_SEQ_MODE_1000      0              6541   3626  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Hold Constraint  : 0p
Path slack       : 3626p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__677/I                                                          Odrv4                          0              5643   3626  FALL       1
I__677/O                                                          Odrv4                        372              6015   3626  FALL       1
I__688/I                                                          LocalMux                       0              6015   3626  FALL       1
I__688/O                                                          LocalMux                     309              6324   3626  FALL       1
I__704/I                                                          InMux                          0              6324   3626  FALL       1
I__704/O                                                          InMux                        217              6541   3626  FALL       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/in3                     LogicCell40_SEQ_MODE_1000      0              6541   3626  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 3626p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__677/I                                                          Odrv4                          0              5643   3626  FALL       1
I__677/O                                                          Odrv4                        372              6015   3626  FALL       1
I__688/I                                                          LocalMux                       0              6015   3626  FALL       1
I__688/O                                                          LocalMux                     309              6324   3626  FALL       1
I__705/I                                                          InMux                          0              6324   3626  FALL       1
I__705/O                                                          InMux                        217              6541   3626  FALL       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/in3                     LogicCell40_SEQ_MODE_1000      0              6541   3626  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 3626p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__677/I                                                          Odrv4                          0              5643   3626  FALL       1
I__677/O                                                          Odrv4                        372              6015   3626  FALL       1
I__688/I                                                          LocalMux                       0              6015   3626  FALL       1
I__688/O                                                          LocalMux                     309              6324   3626  FALL       1
I__706/I                                                          InMux                          0              6324   3626  FALL       1
I__706/O                                                          InMux                        217              6541   3626  FALL       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/in3                     LogicCell40_SEQ_MODE_1000      0              6541   3626  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_7_LC_32_17_7/sr
Capture Clock    : sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_7_LC_32_17_7/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_6_LC_32_17_6/sr
Capture Clock    : sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_6_LC_32_17_6/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_5_LC_32_17_5/sr
Capture Clock    : sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_5_LC_32_17_5/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_4_LC_32_17_4/sr
Capture Clock    : sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_4_LC_32_17_4/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_3_LC_32_17_3/sr
Capture Clock    : sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_3_LC_32_17_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_2_LC_32_17_2/sr
Capture Clock    : sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_2_LC_32_17_2/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_1_LC_32_17_1/sr
Capture Clock    : sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_1_LC_32_17_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_0_LC_32_17_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__890/I                                                                SRMux                          0              6190   3830  FALL       1
I__890/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__906/I                                          ClkMux                         0              2607  RISE       1
I__906/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_0_LC_32_17_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_15_LC_32_18_7/sr
Capture Clock    : sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_15_LC_32_18_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_14_LC_32_18_6/sr
Capture Clock    : sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_14_LC_32_18_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_13_LC_32_18_5/sr
Capture Clock    : sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_13_LC_32_18_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_12_LC_32_18_4/sr
Capture Clock    : sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_12_LC_32_18_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_11_LC_32_18_3/sr
Capture Clock    : sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_11_LC_32_18_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_10_LC_32_18_2/sr
Capture Clock    : sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_10_LC_32_18_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_9_LC_32_18_1/sr
Capture Clock    : sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_9_LC_32_18_1/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_8_LC_32_18_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__891/I                                                                SRMux                          0              6190   3830  FALL       1
I__891/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/sr                           LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__909/I                                          ClkMux                         0              2607  RISE       1
I__909/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_8_LC_32_18_0/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_23_LC_32_19_7/sr
Capture Clock    : sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_23_LC_32_19_7/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_22_LC_32_19_6/sr
Capture Clock    : sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_22_LC_32_19_6/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_21_LC_32_19_5/sr
Capture Clock    : sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_21_LC_32_19_5/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_20_LC_32_19_4/sr
Capture Clock    : sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_20_LC_32_19_4/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_19_LC_32_19_3/sr
Capture Clock    : sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_19_LC_32_19_3/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_18_LC_32_19_2/sr
Capture Clock    : sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_18_LC_32_19_2/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_17_LC_32_19_1/sr
Capture Clock    : sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_17_LC_32_19_1/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_16_LC_32_19_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__892/I                                                                SRMux                          0              6190   3830  FALL       1
I__892/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__911/I                                          ClkMux                         0              2607  RISE       1
I__911/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_16_LC_32_19_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout
Path End         : sr_chain.M_main_clock_count_q_24_LC_32_20_0/sr
Capture Clock    : sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk
Hold Constraint  : 0p
Path slack       : 3830p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__905/I                                          ClkMux                         0              2607  RISE       1
I__905/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_is_sending_q_LC_31_18_3/clk         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_is_sending_q_LC_31_18_3/lcout                             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__715/I                                                                LocalMux                       0              3455   1971  FALL       1
I__715/O                                                                LocalMux                     309              3764   1971  FALL       1
I__722/I                                                                InMux                          0              3764   1971  FALL       1
I__722/O                                                                InMux                        217              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNII1RI_LC_31_17_4/ltout             LogicCell40_SEQ_MODE_0000    323              4304   3830  RISE       1
I__552/I                                                                CascadeMux                     0              4304   3830  RISE       1
I__552/O                                                                CascadeMux                     0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/in2              LogicCell40_SEQ_MODE_0000      0              4304   3830  RISE       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_LC_31_17_5/lcout            LogicCell40_SEQ_MODE_0000    351              4655   3830  FALL       1
I__549/I                                                                Odrv4                          0              4655   3830  FALL       1
I__549/O                                                                Odrv4                        372              5026   3830  FALL       1
I__550/I                                                                LocalMux                       0              5026   3830  FALL       1
I__550/O                                                                LocalMux                     309              5335   3830  FALL       1
I__551/I                                                                IoInMux                        0              5335   3830  FALL       1
I__551/O                                                                IoInMux                      217              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5552   3830  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI1I401_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6113   3830  FALL      25
I__888/I                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__888/O                                                                gio2CtrlBuf                    0              6113   3830  FALL       1
I__889/I                                                                GlobalMux                      0              6113   3830  FALL       1
I__889/O                                                                GlobalMux                     77              6190   3830  FALL       1
I__893/I                                                                SRMux                          0              6190   3830  FALL       1
I__893/O                                                                SRMux                        358              6548   3830  FALL       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/sr                          LogicCell40_SEQ_MODE_1000      0              6548   3830  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 3942p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__711/I                                                          InMux                          0              6639   3942  FALL       1
I__711/O                                                          InMux                        217              6857   3942  FALL       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/in1                     LogicCell40_SEQ_MODE_1000      0              6857   3942  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk
Hold Constraint  : 0p
Path slack       : 3942p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__677/I                                                          Odrv4                          0              5643   3626  FALL       1
I__677/O                                                          Odrv4                        372              6015   3626  FALL       1
I__687/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__687/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__702/I                                                          LocalMux                       0              6331   3942  FALL       1
I__702/O                                                          LocalMux                     309              6639   3942  FALL       1
I__713/I                                                          InMux                          0              6639   3942  FALL       1
I__713/O                                                          InMux                        217              6857   3942  FALL       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/in3                      LogicCell40_SEQ_MODE_1000      0              6857   3942  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__578/I                                                 SRMux                          0              7025   4665  FALL       1
I__578/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__578/I                                                 SRMux                          0              7025   4665  FALL       1
I__578/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_24_LC_28_21_0/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__579/I                                                 SRMux                          0              7025   4665  FALL       1
I__579/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_22_LC_29_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__579/I                                                 SRMux                          0              7025   4665  FALL       1
I__579/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_21_LC_29_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__579/I                                                 SRMux                          0              7025   4665  FALL       1
I__579/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_20_LC_29_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__579/I                                                 SRMux                          0              7025   4665  FALL       1
I__579/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_14_LC_29_20_6/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_13_LC_29_20_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_16_LC_29_20_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_19_LC_29_20_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__580/I                                                 SRMux                          0              7025   4665  FALL       1
I__580/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__581/I                                                 SRMux                          0              7025   4665  FALL       1
I__581/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__581/I                                                 SRMux                          0              7025   4665  FALL       1
I__581/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_6_LC_30_21_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__582/I                                                 SRMux                          0              7025   4665  FALL       1
I__582/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__897/I                                          ClkMux                         0              2607  RISE       1
I__897/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_0_LC_28_18_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__583/I                                                 SRMux                          0              7025   4665  FALL       1
I__583/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_12_LC_29_19_7/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__583/I                                                 SRMux                          0              7025   4665  FALL       1
I__583/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__583/I                                                 SRMux                          0              7025   4665  FALL       1
I__583/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__583/I                                                 SRMux                          0              7025   4665  FALL       1
I__583/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__583/I                                                 SRMux                          0              7025   4665  FALL       1
I__583/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__584/I                                                 SRMux                          0              7025   4665  FALL       1
I__584/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__584/I                                                 SRMux                          0              7025   4665  FALL       1
I__584/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/sr              LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_17_7/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/sr
Capture Clock    : sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk
Hold Constraint  : 0p
Path slack       : 4665p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_17_7/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1887  FALL       8
I__758/I                                                 Odrv12                         0              3455   1887  FALL       1
I__758/O                                                 Odrv12                       540              3995   1887  FALL       1
I__760/I                                                 Span12Mux_v                    0              3995   4665  FALL       1
I__760/O                                                 Span12Mux_v                  540              4535   4665  FALL       1
I__765/I                                                 Span12Mux_h                    0              4535   4665  FALL       1
I__765/O                                                 Span12Mux_h                  540              5075   4665  FALL       1
I__771/I                                                 Sp12to4                        0              5075   4665  FALL       1
I__771/O                                                 Sp12to4                      449              5524   4665  FALL       1
I__777/I                                                 Span4Mux_s3_v                  0              5524   4665  FALL       1
I__777/O                                                 Span4Mux_s3_v                337              5861   4665  FALL       1
I__781/I                                                 LocalMux                       0              5861   4665  FALL       1
I__781/O                                                 LocalMux                     309              6169   4665  FALL       1
I__784/I                                                 IoInMux                        0              6169   4665  FALL       1
I__784/O                                                 IoInMux                      217              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6387   4665  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              6948   4665  FALL      25
I__576/I                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__576/O                                                 gio2CtrlBuf                    0              6948   4665  FALL       1
I__577/I                                                 GlobalMux                      0              6948   4665  FALL       1
I__577/O                                                 GlobalMux                     77              7025   4665  FALL       1
I__584/I                                                 SRMux                          0              7025   4665  FALL       1
I__584/O                                                 SRMux                        358              7383   4665  FALL       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/sr             LogicCell40_SEQ_MODE_1000      0              7383   4665  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_11_LC_29_18_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 4755p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__593/I                                                          LocalMux                       0              7144   4755  FALL       1
I__593/O                                                          LocalMux                     309              7453   4755  FALL       1
I__598/I                                                          InMux                          0              7453   4755  FALL       1
I__598/O                                                          InMux                        217              7670   4755  FALL       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/in1                     LogicCell40_SEQ_MODE_1000      0              7670   4755  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__903/I                                          ClkMux                         0              2607  RISE       1
I__903/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_23_LC_28_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk
Hold Constraint  : 0p
Path slack       : 4755p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__595/I                                                          LocalMux                       0              7144   4755  FALL       1
I__595/O                                                          LocalMux                     309              7453   4755  FALL       1
I__600/I                                                          InMux                          0              7453   4755  FALL       1
I__600/O                                                          InMux                        217              7670   4755  FALL       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/in1                     LogicCell40_SEQ_MODE_1000      0              7670   4755  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_17_LC_29_20_1/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk
Hold Constraint  : 0p
Path slack       : 4755p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__595/I                                                          LocalMux                       0              7144   4755  FALL       1
I__595/O                                                          LocalMux                     309              7453   4755  FALL       1
I__601/I                                                          InMux                          0              7453   4755  FALL       1
I__601/O                                                          InMux                        217              7670   4755  FALL       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/in0                      LogicCell40_SEQ_MODE_1000      0              7670   4755  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_2_LC_29_20_0/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk
Hold Constraint  : 0p
Path slack       : 4755p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__595/I                                                          LocalMux                       0              7144   4755  FALL       1
I__595/O                                                          LocalMux                     309              7453   4755  FALL       1
I__602/I                                                          InMux                          0              7453   4755  FALL       1
I__602/O                                                          InMux                        217              7670   4755  FALL       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/in1                      LogicCell40_SEQ_MODE_1000      0              7670   4755  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_4_LC_29_20_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk
Hold Constraint  : 0p
Path slack       : 4755p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__595/I                                                          LocalMux                       0              7144   4755  FALL       1
I__595/O                                                          LocalMux                     309              7453   4755  FALL       1
I__603/I                                                          InMux                          0              7453   4755  FALL       1
I__603/O                                                          InMux                        217              7670   4755  FALL       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/in1                      LogicCell40_SEQ_MODE_1000      0              7670   4755  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_5_LC_29_20_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in1
Capture Clock    : sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__594/I                                                          Odrv4                          0              7144   5127  FALL       1
I__594/O                                                          Odrv4                        372              7516   5127  FALL       1
I__599/I                                                          LocalMux                       0              7516   5127  FALL       1
I__599/O                                                          LocalMux                     309              7825   5127  FALL       1
I__606/I                                                          InMux                          0              7825   5127  FALL       1
I__606/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/in1                      LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__910/I                                          ClkMux                         0              2607  RISE       1
I__910/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_7_LC_30_21_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__596/I                                                          Odrv4                          0              7144   5127  FALL       1
I__596/O                                                          Odrv4                        372              7516   5127  FALL       1
I__604/I                                                          LocalMux                       0              7516   5127  FALL       1
I__604/O                                                          LocalMux                     309              7825   5127  FALL       1
I__607/I                                                          InMux                          0              7825   5127  FALL       1
I__607/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/in0                     LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_10_LC_29_19_4/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__597/I                                                          Odrv4                          0              7144   5127  FALL       1
I__597/O                                                          Odrv4                        372              7516   5127  FALL       1
I__605/I                                                          LocalMux                       0              7516   5127  FALL       1
I__605/O                                                          LocalMux                     309              7825   5127  FALL       1
I__611/I                                                          InMux                          0              7825   5127  FALL       1
I__611/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/in3                      LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_8_LC_29_18_6/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__596/I                                                          Odrv4                          0              7144   5127  FALL       1
I__596/O                                                          Odrv4                        372              7516   5127  FALL       1
I__604/I                                                          LocalMux                       0              7516   5127  FALL       1
I__604/O                                                          LocalMux                     309              7825   5127  FALL       1
I__608/I                                                          InMux                          0              7825   5127  FALL       1
I__608/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/in3                     LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_15_LC_29_19_5/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__596/I                                                          Odrv4                          0              7144   5127  FALL       1
I__596/O                                                          Odrv4                        372              7516   5127  FALL       1
I__604/I                                                          LocalMux                       0              7516   5127  FALL       1
I__604/O                                                          LocalMux                     309              7825   5127  FALL       1
I__609/I                                                          InMux                          0              7825   5127  FALL       1
I__609/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/in3                      LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_1_LC_29_19_1/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in3
Capture Clock    : sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__596/I                                                          Odrv4                          0              7144   5127  FALL       1
I__596/O                                                          Odrv4                        372              7516   5127  FALL       1
I__604/I                                                          LocalMux                       0              7516   5127  FALL       1
I__604/O                                                          LocalMux                     309              7825   5127  FALL       1
I__610/I                                                          InMux                          0              7825   5127  FALL       1
I__610/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/in3                      LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__901/I                                          ClkMux                         0              2607  RISE       1
I__901/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_3_LC_29_19_3/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout
Path End         : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in0
Capture Clock    : sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk
Hold Constraint  : 0p
Path slack       : 5127p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__907/I                                          ClkMux                         0              2607  RISE       1
I__907/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/clk     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_rest_cycles_q_18_LC_29_21_2/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__467/I                                                          LocalMux                       0              3455   3254  FALL       1
I__467/O                                                          LocalMux                     309              3764   3254  FALL       1
I__470/I                                                          InMux                          0              3764   3254  FALL       1
I__470/O                                                          InMux                        217              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/in3          LogicCell40_SEQ_MODE_0000      0              3981   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_RNO_LC_30_20_6/lcout        LogicCell40_SEQ_MODE_0000    288              4269   3254  FALL       1
I__464/I                                                          LocalMux                       0              4269   3254  FALL       1
I__464/O                                                          LocalMux                     309              4577   3254  FALL       1
I__465/I                                                          InMux                          0              4577   3254  FALL       1
I__465/O                                                          InMux                        217              4795   3254  FALL       1
I__466/I                                                          CascadeMux                     0              4795   3254  FALL       1
I__466/O                                                          CascadeMux                     0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/in2              LogicCell40_SEQ_MODE_0000      0              4795   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_4_c_LC_30_19_4/carryout         LogicCell40_SEQ_MODE_0000    133              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryin          LogicCell40_SEQ_MODE_0000      0              4928   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_5_c_LC_30_19_5/carryout         LogicCell40_SEQ_MODE_0000    105              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryin      LogicCell40_SEQ_MODE_0000      0              5033   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_inv_LC_30_19_6/carryout     LogicCell40_SEQ_MODE_0000    105              5138   3254  FALL       1
I__535/I                                                          InMux                          0              5138   3254  FALL       1
I__535/O                                                          InMux                        217              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5356   3254  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_THRU_LUT4_0_LC_30_19_7/lcout  LogicCell40_SEQ_MODE_0000    288              5643   3254  FALL      21
I__675/I                                                          Odrv4                          0              5643   3942  FALL       1
I__675/O                                                          Odrv4                        372              6015   3942  FALL       1
I__685/I                                                          Span4Mux_h                     0              6015   3942  FALL       1
I__685/O                                                          Span4Mux_h                   316              6331   3942  FALL       1
I__699/I                                                          LocalMux                       0              6331   3942  FALL       1
I__699/O                                                          LocalMux                     309              6639   3942  FALL       1
I__710/I                                                          InMux                          0              6639   4755  FALL       1
I__710/O                                                          InMux                        217              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/in3      LogicCell40_SEQ_MODE_0000      0              6857   4755  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIFAS5_LC_28_21_2/lcout    LogicCell40_SEQ_MODE_0000    288              7144   4755  FALL      12
I__597/I                                                          Odrv4                          0              7144   5127  FALL       1
I__597/O                                                          Odrv4                        372              7516   5127  FALL       1
I__605/I                                                          LocalMux                       0              7516   5127  FALL       1
I__605/O                                                          LocalMux                     309              7825   5127  FALL       1
I__612/I                                                          InMux                          0              7825   5127  FALL       1
I__612/O                                                          InMux                        217              8042   5127  FALL       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/in0                      LogicCell40_SEQ_MODE_1000      0              8042   5127  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__899/I                                          ClkMux                         0              2607  RISE       1
I__899/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_rest_cycles_q_9_LC_29_18_7/clk      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_17_17_4/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_17_17_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                               Odrv12                         0              1053   +INF  FALL       1
I__177/O                               Odrv12                       540              1593   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__179/I                               LocalMux                       0              2133   +INF  FALL       1
I__179/O                               LocalMux                     309              2442   +INF  FALL       1
I__180/I                               InMux                          0              2442   +INF  FALL       1
I__180/O                               InMux                        217              2659   +INF  FALL       1
reset_cond.M_stage_q_0_LC_17_17_4/in3  LogicCell40_SEQ_MODE_1000      0              2659   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_17_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_17_17_0/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_17_17_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2609
---------------------------------------   ---- 
End-of-path arrival time (ps)             2609
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__177/I                               Odrv12                         0              1003   +INF  FALL       1
I__177/O                               Odrv12                       540              1543   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__179/I                               LocalMux                       0              2083   +INF  FALL       1
I__179/O                               LocalMux                     309              2392   +INF  FALL       1
I__181/I                               InMux                          0              2392   +INF  FALL       1
I__181/O                               InMux                        217              2609   +INF  FALL       1
reset_cond.M_stage_q_1_LC_17_17_0/in1  LogicCell40_SEQ_MODE_1000      0              2609   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_17_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__161/I                          Odrv12                      0              1053   +INF  FALL       1
I__161/O                          Odrv12                    540              1593   +INF  FALL       1
I__162/I                          Span12Mux_s0_v              0              1593   +INF  FALL       1
I__162/O                          Span12Mux_s0_v            105              1698   +INF  FALL       1
I__163/I                          LocalMux                    0              1698   +INF  FALL       1
I__163/O                          LocalMux                  309              2007   +INF  FALL       1
I__164/I                          IoInMux                     0              2007   +INF  FALL       1
I__164/O                          IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout
Path End         : dout[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                       12207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout                LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__913/I                                                         LocalMux                       0              3455   +INF  RISE       1
I__913/O                                                         LocalMux                     330              3785   +INF  RISE       1
I__915/I                                                         InMux                          0              3785   +INF  RISE       1
I__915/O                                                         InMux                        259              4044   +INF  RISE       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/in1            LogicCell40_SEQ_MODE_0000      0              4044   +INF  RISE       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/lcout          LogicCell40_SEQ_MODE_0000    379              4423   +INF  FALL       1
I__748/I                                                         LocalMux                       0              4423   +INF  FALL       1
I__748/O                                                         LocalMux                     309              4732   +INF  FALL       1
I__749/I                                                         InMux                          0              4732   +INF  FALL       1
I__749/O                                                         InMux                        217              4949   +INF  FALL       1
I__750/I                                                         CascadeMux                     0              4949   +INF  FALL       1
I__750/O                                                         CascadeMux                     0              4949   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/in2                LogicCell40_SEQ_MODE_0000      0              4949   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout           LogicCell40_SEQ_MODE_0000    133              5082   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin            LogicCell40_SEQ_MODE_0000      0              5082   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout           LogicCell40_SEQ_MODE_0000    105              5188   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin            LogicCell40_SEQ_MODE_0000      0              5188   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout           LogicCell40_SEQ_MODE_0000    105              5293   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin            LogicCell40_SEQ_MODE_0000      0              5293   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout           LogicCell40_SEQ_MODE_0000    105              5398   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin        LogicCell40_SEQ_MODE_0000      0              5398   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout       LogicCell40_SEQ_MODE_0000    105              5503   +INF  FALL       1
I__460/I                                                         InMux                          0              5503   +INF  FALL       1
I__460/O                                                         InMux                        217              5721   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3        LogicCell40_SEQ_MODE_0000      0              5721   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout      LogicCell40_SEQ_MODE_0000    288              6008   +INF  FALL       4
I__786/I                                                         LocalMux                       0              6008   +INF  FALL       1
I__786/O                                                         LocalMux                     309              6317   +INF  FALL       1
I__790/I                                                         InMux                          0              6317   +INF  FALL       1
I__790/O                                                         InMux                        217              6534   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/in3       LogicCell40_SEQ_MODE_0000      0              6534   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNI2VR22_LC_29_18_3/lcout     LogicCell40_SEQ_MODE_0000    288              6822   +INF  FALL      12
I__631/I                                                         Odrv4                          0              6822   +INF  FALL       1
I__631/O                                                         Odrv4                        372              7193   +INF  FALL       1
I__635/I                                                         Span4Mux_h                     0              7193   +INF  FALL       1
I__635/O                                                         Span4Mux_h                   316              7509   +INF  FALL       1
I__646/I                                                         LocalMux                       0              7509   +INF  FALL       1
I__646/O                                                         LocalMux                     309              7818   +INF  FALL       1
I__650/I                                                         InMux                          0              7818   +INF  FALL       1
I__650/O                                                         InMux                        217              8035   +INF  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/in1    LogicCell40_SEQ_MODE_0000      0              8035   +INF  FALL       1
sr_chain.un1_M_sr_rest_cycles_q_1_6_c_RNIH9O82_LC_27_21_7/lcout  LogicCell40_SEQ_MODE_0000    379              8414   +INF  FALL       1
I__168/I                                                         Odrv12                         0              8414   +INF  FALL       1
I__168/O                                                         Odrv12                       540              8954   +INF  FALL       1
I__169/I                                                         Span12Mux_h                    0              8954   +INF  FALL       1
I__169/O                                                         Span12Mux_h                  540              9494   +INF  FALL       1
I__170/I                                                         Sp12to4                        0              9494   +INF  FALL       1
I__170/O                                                         Sp12to4                      449              9943   +INF  FALL       1
I__171/I                                                         Span4Mux_v                     0              9943   +INF  FALL       1
I__171/O                                                         Span4Mux_v                   372             10314   +INF  FALL       1
I__172/I                                                         Span4Mux_s3_h                  0             10314   +INF  FALL       1
I__172/O                                                         Span4Mux_s3_h                231             10546   +INF  FALL       1
I__173/I                                                         LocalMux                       0             10546   +INF  FALL       1
I__173/O                                                         LocalMux                     309             10854   +INF  FALL       1
I__174/I                                                         IoInMux                        0             10854   +INF  FALL       1
I__174/O                                                         IoInMux                      217             11072   +INF  FALL       1
dout_obuf_2_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001         0             11072   +INF  FALL       1
dout_obuf_2_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237             13309   +INF  FALL       1
dout_obuf_2_iopad/DIN                                            IO_PAD                         0             13309   +INF  FALL       1
dout_obuf_2_iopad/PACKAGEPIN:out                                 IO_PAD                      2353             15662   +INF  FALL       1
dout[2]                                                          cu_top_0                       0             15662   +INF  FALL       1


++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout
Path End         : dout[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           15234
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__912/I                                          ClkMux                         0              2607  RISE       1
I__912/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_main_clock_count_q_24_LC_32_20_0/clk   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_main_clock_count_q_24_LC_32_20_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__913/I                                                      LocalMux                       0              3455   +INF  FALL       1
I__913/O                                                      LocalMux                     309              3764   +INF  FALL       1
I__915/I                                                      InMux                          0              3764   +INF  FALL       1
I__915/O                                                      InMux                        217              3981   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/in1         LogicCell40_SEQ_MODE_0000      0              3981   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_RNO_LC_31_19_3/lcout       LogicCell40_SEQ_MODE_0000    379              4360   +INF  FALL       1
I__748/I                                                      LocalMux                       0              4360   +INF  FALL       1
I__748/O                                                      LocalMux                     309              4669   +INF  FALL       1
I__749/I                                                      InMux                          0              4669   +INF  FALL       1
I__749/O                                                      InMux                        217              4886   +INF  FALL       1
I__750/I                                                      CascadeMux                     0              4886   +INF  FALL       1
I__750/O                                                      CascadeMux                     0              4886   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/in2             LogicCell40_SEQ_MODE_0000      0              4886   +INF  FALL       1
sr_chain.M_main_clock_count_d8_2_c_LC_30_18_2/carryout        LogicCell40_SEQ_MODE_0000    133              5019   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryin         LogicCell40_SEQ_MODE_0000      0              5019   +INF  FALL       1
sr_chain.M_main_clock_count_d8_3_c_LC_30_18_3/carryout        LogicCell40_SEQ_MODE_0000    105              5124   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryin         LogicCell40_SEQ_MODE_0000      0              5124   +INF  FALL       1
sr_chain.M_main_clock_count_d8_4_c_LC_30_18_4/carryout        LogicCell40_SEQ_MODE_0000    105              5230   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryin         LogicCell40_SEQ_MODE_0000      0              5230   +INF  FALL       1
sr_chain.M_main_clock_count_d8_5_c_LC_30_18_5/carryout        LogicCell40_SEQ_MODE_0000    105              5335   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryin     LogicCell40_SEQ_MODE_0000      0              5335   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_inv_LC_30_18_6/carryout    LogicCell40_SEQ_MODE_0000    105              5440   +INF  FALL       1
I__460/I                                                      InMux                          0              5440   +INF  FALL       1
I__460/O                                                      InMux                        217              5657   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/in3     LogicCell40_SEQ_MODE_0000      0              5657   +INF  FALL       1
sr_chain.M_main_clock_count_d8_THRU_LUT4_0_LC_30_18_7/lcout   LogicCell40_SEQ_MODE_0000    288              5945   +INF  FALL       4
I__788/I                                                      LocalMux                       0              5945   +INF  FALL       1
I__788/O                                                      LocalMux                     309              6254   +INF  FALL       1
I__792/I                                                      InMux                          0              6254   +INF  FALL       1
I__792/O                                                      InMux                        217              6471   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/in3    LogicCell40_SEQ_MODE_0000      0              6471   +INF  FALL       1
sr_chain.M_main_clock_count_d8_6_c_RNIA6DO1_LC_31_18_2/lcout  LogicCell40_SEQ_MODE_0000    288              6759   +INF  FALL       1
I__732/I                                                      LocalMux                       0              6759   +INF  FALL       1
I__732/O                                                      LocalMux                     309              7067   +INF  FALL       1
I__733/I                                                      InMux                          0              7067   +INF  FALL       1
I__733/O                                                      InMux                        217              7285   +INF  FALL       1
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/in1         LogicCell40_SEQ_MODE_0000      0              7285   +INF  FALL       1
sr_chain.M_sr_clock_count_q_RNI29HJ2_0_LC_31_19_5/lcout       LogicCell40_SEQ_MODE_0000    379              7663   +INF  FALL       1
I__666/I                                                      Odrv12                         0              7663   +INF  FALL       1
I__666/O                                                      Odrv12                       540              8203   +INF  FALL       1
I__667/I                                                      Span12Mux_h                    0              8203   +INF  FALL       1
I__667/O                                                      Span12Mux_h                  540              8743   +INF  FALL       1
I__668/I                                                      Span12Mux_s9_h                 0              8743   +INF  FALL       1
I__668/O                                                      Span12Mux_s9_h               435              9178   +INF  FALL       1
I__669/I                                                      Sp12to4                        0              9178   +INF  FALL       1
I__669/O                                                      Sp12to4                      449              9627   +INF  FALL       1
I__670/I                                                      Span4Mux_s1_h                  0              9627   +INF  FALL       1
I__670/O                                                      Span4Mux_s1_h                168              9795   +INF  FALL       1
I__671/I                                                      IoSpan4Mux                     0              9795   +INF  FALL       1
I__671/O                                                      IoSpan4Mux                   323             10118   +INF  FALL       1
I__672/I                                                      LocalMux                       0             10118   +INF  FALL       1
I__672/O                                                      LocalMux                     309             10427   +INF  FALL       1
I__673/I                                                      IoInMux                        0             10427   +INF  FALL       1
I__673/O                                                      IoInMux                      217             10644   +INF  FALL       1
dout_obuf_0_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001         0             10644   +INF  FALL       1
dout_obuf_0_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001      2237             12881   +INF  FALL       1
dout_obuf_0_iopad/DIN                                         IO_PAD                         0             12881   +INF  FALL       1
dout_obuf_0_iopad/PACKAGEPIN:out                              IO_PAD                      2353             15234   +INF  FALL       1
dout[0]                                                       cu_top_0                       0             15234   +INF  FALL       1


++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_chain.M_sr_bit_q_LC_30_20_5/lcout
Path End         : dout[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
sr_chain.M_sr_bit_q_LC_30_20_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_chain.M_sr_bit_q_LC_30_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__495/I                              Odrv12                         0              3455   +INF  RISE       1
I__495/O                              Odrv12                       491              3946   +INF  RISE       1
I__497/I                              Span12Mux_h                    0              3946   +INF  RISE       1
I__497/O                              Span12Mux_h                  491              4437   +INF  RISE       1
I__498/I                              Span12Mux_s8_h                 0              4437   +INF  RISE       1
I__498/O                              Span12Mux_s8_h               344              4781   +INF  RISE       1
I__499/I                              LocalMux                       0              4781   +INF  RISE       1
I__499/O                              LocalMux                     330              5110   +INF  RISE       1
I__500/I                              IoInMux                        0              5110   +INF  RISE       1
I__500/O                              IoInMux                      259              5370   +INF  RISE       1
dout_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5370   +INF  RISE       1
dout_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              7607   +INF  FALL       1
dout_obuf_1_iopad/DIN                 IO_PAD                         0              7607   +INF  FALL       1
dout_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                      2353              9960   +INF  FALL       1
dout[1]                               cu_top_0                       0              9960   +INF  FALL       1


++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_17_17_3/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_17_17_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                               Odrv12                         0              1053   +INF  FALL       1
I__177/O                               Odrv12                       540              1593   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__179/I                               LocalMux                       0              2133   +INF  FALL       1
I__179/O                               LocalMux                     309              2442   +INF  FALL       1
I__182/I                               InMux                          0              2442   +INF  FALL       1
I__182/O                               InMux                        217              2659   +INF  FALL       1
reset_cond.M_stage_q_2_LC_17_17_3/in0  LogicCell40_SEQ_MODE_1000      0              2659   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_17_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_17_17_7/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_17_17_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                               Odrv12                         0              1053   +INF  FALL       1
I__177/O                               Odrv12                       540              1593   +INF  FALL       1
I__178/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__178/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__179/I                               LocalMux                       0              2133   +INF  FALL       1
I__179/O                               LocalMux                     309              2442   +INF  FALL       1
I__183/I                               InMux                          0              2442   +INF  FALL       1
I__183/O                               InMux                        217              2659   +INF  FALL       1
reset_cond.M_stage_q_3_LC_17_17_7/in0  LogicCell40_SEQ_MODE_1000      0              2659   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__894/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__894/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__895/I                                          GlobalMux                      0              2452  RISE       1
I__895/O                                          GlobalMux                    154              2607  RISE       1
I__896/I                                          ClkMux                         0              2607  RISE       1
I__896/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_17_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

