<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2026" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2026{left:507px;bottom:68px;letter-spacing:0.1px;}
#t2_2026{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2026{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2026{left:103px;bottom:68px;letter-spacing:0.09px;}
#t5_2026{left:69px;bottom:857px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t6_2026{left:69px;bottom:840px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_2026{left:69px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_2026{left:69px;bottom:800px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_2026{left:69px;bottom:784px;letter-spacing:-0.17px;word-spacing:-0.96px;}
#ta_2026{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_2026{left:69px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_2026{left:69px;bottom:721px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#td_2026{left:69px;bottom:704px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#te_2026{left:69px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_2026{left:69px;bottom:652px;letter-spacing:-0.13px;}
#tg_2026{left:69px;bottom:628px;letter-spacing:-0.13px;}
#th_2026{left:69px;bottom:609px;}
#ti_2026{left:69px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_2026{left:69px;bottom:573px;letter-spacing:-0.15px;}
#tk_2026{left:117px;bottom:573px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_2026{left:90px;bottom:554px;letter-spacing:-0.12px;}
#tm_2026{left:69px;bottom:536px;letter-spacing:-0.11px;}
#tn_2026{left:117px;bottom:536px;letter-spacing:-0.11px;}
#to_2026{left:90px;bottom:518px;letter-spacing:-0.12px;}
#tp_2026{left:69px;bottom:499px;letter-spacing:-0.11px;}
#tq_2026{left:69px;bottom:481px;}
#tr_2026{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ts_2026{left:69px;bottom:426px;letter-spacing:-0.11px;}
#tt_2026{left:69px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_2026{left:90px;bottom:389px;letter-spacing:-0.09px;}
#tv_2026{left:90px;bottom:371px;letter-spacing:-0.1px;}
#tw_2026{left:90px;bottom:353px;letter-spacing:-0.11px;}
#tx_2026{left:117px;bottom:334px;letter-spacing:-0.12px;}
#ty_2026{left:145px;bottom:316px;letter-spacing:-0.12px;}
#tz_2026{left:117px;bottom:298px;letter-spacing:-0.09px;}
#t10_2026{left:145px;bottom:279px;letter-spacing:-0.12px;}
#t11_2026{left:365px;bottom:279px;letter-spacing:-0.12px;}
#t12_2026{left:172px;bottom:261px;letter-spacing:-0.12px;}
#t13_2026{left:172px;bottom:243px;letter-spacing:-0.1px;}
#t14_2026{left:365px;bottom:243px;letter-spacing:-0.12px;}
#t15_2026{left:200px;bottom:224px;letter-spacing:-0.11px;}
#t16_2026{left:145px;bottom:206px;letter-spacing:-0.07px;}
#t17_2026{left:90px;bottom:188px;letter-spacing:-0.07px;}
#t18_2026{left:69px;bottom:169px;letter-spacing:-0.16px;}
#t19_2026{left:69px;bottom:151px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_2026{left:163px;bottom:1080px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1b_2026{left:202px;bottom:1057px;letter-spacing:-0.13px;}
#t1c_2026{left:291px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1d_2026{left:485px;bottom:1057px;letter-spacing:-0.12px;}
#t1e_2026{left:656px;bottom:1057px;letter-spacing:-0.17px;}
#t1f_2026{left:169px;bottom:1033px;letter-spacing:-0.12px;}
#t1g_2026{left:270px;bottom:1033px;letter-spacing:-0.16px;}
#t1h_2026{left:432px;bottom:1033px;letter-spacing:-0.12px;}
#t1i_2026{left:620px;bottom:1033px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1j_2026{left:270px;bottom:1008px;letter-spacing:-0.15px;}
#t1k_2026{left:432px;bottom:1008px;letter-spacing:-0.13px;}
#t1l_2026{left:270px;bottom:984px;letter-spacing:-0.15px;}
#t1m_2026{left:432px;bottom:984px;letter-spacing:-0.13px;}
#t1n_2026{left:270px;bottom:959px;letter-spacing:-0.15px;}
#t1o_2026{left:432px;bottom:959px;letter-spacing:-0.12px;}
#t1p_2026{left:169px;bottom:935px;letter-spacing:-0.13px;}
#t1q_2026{left:270px;bottom:935px;letter-spacing:-0.16px;}
#t1r_2026{left:432px;bottom:935px;letter-spacing:-0.12px;}
#t1s_2026{left:620px;bottom:935px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_2026{left:270px;bottom:910px;letter-spacing:-0.15px;}
#t1u_2026{left:432px;bottom:910px;letter-spacing:-0.12px;}
#t1v_2026{left:169px;bottom:886px;letter-spacing:-0.12px;}
#t1w_2026{left:270px;bottom:886px;letter-spacing:-0.11px;}
#t1x_2026{left:432px;bottom:886px;letter-spacing:-0.12px;}

.s1_2026{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2026{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2026{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2026{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2026{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_2026{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2026{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2026" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2026Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2026" style="-webkit-user-select: none;"><object width="935" height="1210" data="2026/2026.svg" type="image/svg+xml" id="pdf2026" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2026" class="t s1_2026">VCVTPS2PHâ€”Convert Single-Precision FP Value to 16-bit FP Value </span>
<span id="t2_2026" class="t s2_2026">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2026" class="t s1_2026">5-64 </span><span id="t4_2026" class="t s1_2026">Vol. 2C </span>
<span id="t5_2026" class="t s3_2026">VEX.128 version: The source operand is a XMM register. The destination operand is a XMM register or 64-bit </span>
<span id="t6_2026" class="t s3_2026">memory location. If the destination operand is a register then the upper bits (MAXVL-1:64) of corresponding </span>
<span id="t7_2026" class="t s3_2026">register are zeroed. </span>
<span id="t8_2026" class="t s3_2026">VEX.256 version: The source operand is a YMM register. The destination operand is a XMM register or 128-bit </span>
<span id="t9_2026" class="t s3_2026">memory location. If the destination operand is a register, the upper bits (MAXVL-1:128) of the corresponding desti- </span>
<span id="ta_2026" class="t s3_2026">nation register are zeroed. </span>
<span id="tb_2026" class="t s3_2026">Note: VEX.vvvv and EVEX.vvvv are reserved (must be 1111b). </span>
<span id="tc_2026" class="t s3_2026">EVEX encoded versions: The source operand is a ZMM/YMM/XMM register. The destination operand is a </span>
<span id="td_2026" class="t s3_2026">YMM/XMM/XMM (low 64-bits) register or a 256/128/64-bit memory location, conditionally updated with writemask </span>
<span id="te_2026" class="t s3_2026">k1. Bits (MAXVL-1:256/128/64) of the corresponding destination register are zeroed. </span>
<span id="tf_2026" class="t s4_2026">Operation </span>
<span id="tg_2026" class="t s5_2026">vCvt_s2h(SRC1[31:0]) </span>
<span id="th_2026" class="t s5_2026">{ </span>
<span id="ti_2026" class="t s5_2026">IF Imm[2] = 0 </span>
<span id="tj_2026" class="t s5_2026">THEN </span><span id="tk_2026" class="t s5_2026">; using Imm[1:0] for rounding control, see Table 5-13 </span>
<span id="tl_2026" class="t s5_2026">RETURN Cvt_Single_Precision_To_Half_Precision_FP_Imm(SRC1[31:0]); </span>
<span id="tm_2026" class="t s5_2026">ELSE </span><span id="tn_2026" class="t s5_2026">; using MXCSR.RC for rounding control </span>
<span id="to_2026" class="t s5_2026">RETURN Cvt_Single_Precision_To_Half_Precision_FP_Mxcsr(SRC1[31:0]); </span>
<span id="tp_2026" class="t s5_2026">FI; </span>
<span id="tq_2026" class="t s5_2026">} </span>
<span id="tr_2026" class="t s6_2026">VCVTPS2PH (EVEX Encoded Versions) When DEST is a Register </span>
<span id="ts_2026" class="t s5_2026">(KL, VL) = (4, 128), (8, 256), (16, 512) </span>
<span id="tt_2026" class="t s5_2026">FOR j := 0 TO KL-1 </span>
<span id="tu_2026" class="t s5_2026">i := j * 16 </span>
<span id="tv_2026" class="t s5_2026">k := j * 32 </span>
<span id="tw_2026" class="t s5_2026">IF k1[j] OR *no writemask* </span>
<span id="tx_2026" class="t s5_2026">THEN DEST[i+15:i] := </span>
<span id="ty_2026" class="t s5_2026">vCvt_s2h(SRC[k+31:k]) </span>
<span id="tz_2026" class="t s5_2026">ELSE </span>
<span id="t10_2026" class="t s5_2026">IF *merging-masking* </span><span id="t11_2026" class="t s5_2026">; merging-masking </span>
<span id="t12_2026" class="t s5_2026">THEN *DEST[i+15:i] remains unchanged* </span>
<span id="t13_2026" class="t s5_2026">ELSE </span><span id="t14_2026" class="t s5_2026">; zeroing-masking </span>
<span id="t15_2026" class="t s5_2026">DEST[i+15:i] := 0 </span>
<span id="t16_2026" class="t s5_2026">FI </span>
<span id="t17_2026" class="t s5_2026">FI; </span>
<span id="t18_2026" class="t s5_2026">ENDFOR </span>
<span id="t19_2026" class="t s5_2026">DEST[MAXVL-1:VL/2] := 0 </span>
<span id="t1a_2026" class="t s7_2026">Table 5-13. Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions </span>
<span id="t1b_2026" class="t s6_2026">Bits </span><span id="t1c_2026" class="t s6_2026">Field Name/value </span><span id="t1d_2026" class="t s6_2026">Description </span><span id="t1e_2026" class="t s6_2026">Comment </span>
<span id="t1f_2026" class="t s5_2026">Imm[1:0] </span><span id="t1g_2026" class="t s5_2026">RC=00B </span><span id="t1h_2026" class="t s5_2026">Round to nearest even </span><span id="t1i_2026" class="t s5_2026">If Imm[2] = 0 </span>
<span id="t1j_2026" class="t s5_2026">RC=01B </span><span id="t1k_2026" class="t s5_2026">Round down </span>
<span id="t1l_2026" class="t s5_2026">RC=10B </span><span id="t1m_2026" class="t s5_2026">Round up </span>
<span id="t1n_2026" class="t s5_2026">RC=11B </span><span id="t1o_2026" class="t s5_2026">Truncate </span>
<span id="t1p_2026" class="t s5_2026">Imm[2] </span><span id="t1q_2026" class="t s5_2026">MS1=0 </span><span id="t1r_2026" class="t s5_2026">Use imm[1:0] for rounding </span><span id="t1s_2026" class="t s5_2026">Ignore MXCSR.RC </span>
<span id="t1t_2026" class="t s5_2026">MS1=1 </span><span id="t1u_2026" class="t s5_2026">Use MXCSR.RC for rounding </span>
<span id="t1v_2026" class="t s5_2026">Imm[7:3] </span><span id="t1w_2026" class="t s5_2026">Ignored </span><span id="t1x_2026" class="t s5_2026">Ignored by processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
