<html>
  <head>
    <title>DRRA Regression Results</title>
  </head>
  <body>
    <h1>Test Results</h1>
    <div style="width:775px;text-align:justify;text-justify:inter-word;">If a test runs longer than the testbench is configured to simulate, it times out and the test is highlighted in yellow. Passing tests are highlighted in green. Failing tests are highlighted in red. The tests below are all referred to during simulation as 'add' because they're given the filenames associated with the add test. This makes automatically running the tests easier. The test named 'fail' is hardcoded to be ignored while collecting statistics. 
    </div>
    <br>
    <table border="1" style="width:775px"><tr><td>firq</td><td>0:28:7 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 6772 ticks</td></tr>
<tr><td>cache_swap_bug</td><td>0:28:25 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 5459 ticks</td></tr>
<tr><td>swp_lock_bug</td><td>0:28:42 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 78 ticks</td></tr>
<tr><td>change_sbits</td><td>0:29:0 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 280 ticks</td></tr>
<tr><td>ldm5</td><td>0:29:17 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 181 ticks</td></tr>
<tr><td>flow1</td><td>0:29:35 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 404 ticks</td></tr>
<tr><td>flow_bug</td><td>0:29:52 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 102 ticks</td></tr>
<tr><td>tst</td><td>0:30:10 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 175 ticks</td></tr>
<tr><td>irq</td><td>0:30:31 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 23402 ticks</td></tr>
<tr><td>stm2</td><td>0:30:48 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 309 ticks</td></tr>
<tr><td>conflict_rd</td><td>0:31:6 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 301 ticks</td></tr>
<tr><td>and</td><td>0:31:23 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 70 ticks</td></tr>
<tr><td>barrel_shift_rs</td><td>0:31:41 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 94 ticks</td></tr>
<tr><td>ddr32</td><td>0:32:4 - 12 Oct, 2015</td><td bgcolor="#FFFF99">ddr32</td></tr>
<tr><td>flow2</td><td>0:32:22 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 777 ticks</td></tr>
<tr><td>adc</td><td>0:32:39 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 86 ticks</td></tr>
<tr><td>hiboot_mem</td><td>0:32:57 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 89 ticks</td></tr>
<tr><td>cache1</td><td>0:33:14 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 3000 ticks</td></tr>
<tr><td>ethmac_reg</td><td>0:33:32 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 898 ticks</td></tr>
<tr><td>ethmac_mem</td><td>0:33:52 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 17619 ticks</td></tr>
<tr><td>ldm3</td><td>0:34:9 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 200 ticks</td></tr>
<tr><td>add</td><td>0:34:27 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 173 ticks</td></tr>
<tr><td>ldr</td><td>0:34:44 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 707 ticks</td></tr>
<tr><td>swi</td><td>0:35:3 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 146 ticks</td></tr>
<tr><td>sbc</td><td>0:35:20 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 343 ticks</td></tr>
<tr><td>inflate_bug</td><td>0:35:38 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 84 ticks</td></tr>
<tr><td>ethmac_tx</td><td>0:35:56 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 4653 ticks</td></tr>
<tr><td>strb</td><td>0:36:13 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 266 ticks</td></tr>
<tr><td>cache3</td><td>0:36:35 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 23374 ticks</td></tr>
<tr><td>stm1</td><td>0:36:53 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 1456 ticks</td></tr>
<tr><td>swp</td><td>0:37:11 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 241 ticks</td></tr>
<tr><td>ldm2</td><td>0:37:29 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 249 ticks</td></tr>
<tr><td>cacheable_area</td><td>0:37:46 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 1074 ticks</td></tr>
<tr><td>ldm_stm_onetwo</td><td>0:38:4 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 746 ticks</td></tr>
<tr><td>addr_ex</td><td>0:38:21 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 177 ticks</td></tr>
<tr><td>teq</td><td>0:38:39 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 91 ticks</td></tr>
<tr><td>bcc</td><td>0:38:57 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 46 ticks</td></tr>
<tr><td>mul</td><td>0:39:19 - 12 Oct, 2015</td><td bgcolor="#FFFF99">mul</td></tr>
<tr><td>bl</td><td>0:39:37 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 134 ticks</td></tr>
<tr><td>ldm1</td><td>0:39:54 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 372 ticks</td></tr>
<tr><td>uart_rxint</td><td>0:40:16 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 31010 ticks</td></tr>
<tr><td>mla</td><td>0:40:38 - 12 Oct, 2015</td><td bgcolor="#FFFF99">mla</td></tr>
<tr><td>movs_bug</td><td>0:40:55 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 128 ticks</td></tr>
<tr><td>change_mode</td><td>0:41:13 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 160 ticks</td></tr>
<tr><td>fail</td><td>0:41:31 - 12 Oct, 2015</td><td bgcolor="#FF9999">Failed add - with error on line 52</td></tr>
<tr><td>irq_disable</td><td>0:41:51 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 23462 ticks</td></tr>
<tr><td>mlas_bug</td><td>0:42:9 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 235 ticks</td></tr>
<tr><td>bic_bug</td><td>0:42:27 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 127 ticks</td></tr>
<tr><td>mov_rrx</td><td>0:42:44 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 85 ticks</td></tr>
<tr><td>ddr33</td><td>0:43:3 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 4713 ticks</td></tr>
<tr><td>ldr_str_pc</td><td>0:43:21 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 136 ticks</td></tr>
<tr><td>uart_tx</td><td>0:43:43 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 32776 ticks</td></tr>
<tr><td>sub</td><td>0:44:0 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 118 ticks</td></tr>
<tr><td>cache2</td><td>0:44:18 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 68 ticks</td></tr>
<tr><td>undefined_ins</td><td>0:44:36 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 390 ticks</td></tr>
<tr><td>ldm4</td><td>0:44:53 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 198 ticks</td></tr>
<tr><td>cache_flush</td><td>0:45:11 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 3962 ticks</td></tr>
<tr><td>stm_stream</td><td>0:45:30 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 11928 ticks</td></tr>
<tr><td>barrel_shift</td><td>0:45:48 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 760 ticks</td></tr>
<tr><td>cache_swap</td><td>0:46:9 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 15197 ticks</td></tr>
<tr><td>irq_stm</td><td>0:46:27 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 2155 ticks</td></tr>
<tr><td>ldrt</td><td>0:46:45 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 61 ticks</td></tr>
<tr><td>ddr31</td><td>0:47:5 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 22822 ticks</td></tr>
<tr><td>uart_rx</td><td>0:47:27 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 32760 ticks</td></tr>
<tr><td>flow3</td><td>0:47:45 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 458 ticks</td></tr>
<tr><td>uart_reg</td><td>0:48:3 - 12 Oct, 2015</td><td bgcolor="#99FF99">Passed add 187 ticks</td></tr>
</table>
   <br>
   Total testing time: 1215 | Tests Passed: 64/64
  </body>
</html>