m255
K4
z2
13
cModel Technology
Z0 d/home/user/eecs151/3stage_riscv/hardware/sim/tests
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vALU
Z1 !s10a 1553902034
Z2 !s110 1553902922
Z3 !s100 ?>B=L>Kc9R;?]CN3=WO>P3
Z4 III_92V;@PXZ3nG_khBJC<3
Z5 V`JN@9S9cnhjKRR_L]QIcM3
Z6 d/home/user/eecs151/3stage_riscv/hardware/sim/tests
Z7 w1553902034
Z8 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v
Z9 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v
L0 3
Z10 OL;L;10.2c;57
r1
31
Z11 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v|
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 n@a@l@u
Z14 !s108 1553902922.893460
Z15 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v|
!i10b 1
!s85 0
!i111 1
vassembly_testbench
Z16 !s10a 1554212710
Z17 IZg2O7aU<3CE0<V965E0hJ2
R5
R6
Z18 w1554212710
Z19 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v
Z20 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v
L0 8
R10
r1
31
Z21 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v|
R12
Z22 !s110 1554212721
Z23 !s100 9H_:XnIOJ9[b:J78cH<9e1
Z24 !s108 1554212720.951171
Z25 !s107 /home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v|
!i10b 1
!s85 0
!i111 1
vbios_sim
R1
Z26 !s110 1553902921
Z27 !s100 Jmj:MJoP6bmVg2JKRm8eS2
Z28 I<Xc5C5k@Q5chngQ:8Wz4:1
R5
R6
R7
Z29 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v
Z30 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v
L0 4
R10
r1
31
Z31 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v|
R12
Z32 !s108 1553902921.915339
Z33 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v|
!i10b 1
!s85 0
!i111 1
vbranch_target
R1
R2
Z34 !s100 H6h[Jni1L6UBzGE5<YLMd0
Z35 IO6lY>HAXh9Lb>T`XW[O__1
R5
R6
R7
Z36 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v
Z37 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v
L0 4
R10
r1
31
Z38 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v|
R12
Z39 !s108 1553902922.396984
Z40 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v|
!i10b 1
!s85 0
!i111 1
vbranch_target_testbench
Z41 I1d1Uf68CT^X2VWTBoFT^Z2
R5
R6
Z42 w1551369051
Z43 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v
Z44 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v
L0 9
R10
r1
31
Z45 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v|
Z46 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z47 !s110 1551369055
Z48 !s100 E@ON68KBXa[l=A8NTeeF32
Z49 !s108 1551369055.387847
Z50 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v|
!i10b 1
!s85 0
!i111 1
vControl_Path
Z51 IQgbCQYS9dDc[FdL9k@RA20
R5
R6
Z52 w1551284158
Z53 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v
Z54 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v
L0 3
R10
r1
31
R46
Z55 n@control_@path
Z56 !s110 1551284162
Z57 !s100 =SeG5J^7JQYA1YdbT75GW0
Z58 !s108 1551284162.863066
Z59 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v|
Z60 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v|
!i10b 1
!s85 0
!i111 1
vcontrol_path
R1
Z61 !s110 1553902923
Z62 !s100 2l@W69Mc=NLlzbcKh`QFN3
Z63 IPIIMZ[@IYKS_O]eaAL1SB3
R5
R6
R7
Z64 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v
Z65 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v
L0 3
R10
r1
31
Z66 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v|
R12
Z67 !s108 1553902923.352211
Z68 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v|
!i10b 1
!s85 0
!i111 1
vControl_Path_testbench
Z69 !s10a 1551282715
Z70 I9nda3_VJ[[3?^<5BNoSSz1
R5
R6
Z71 w1551282715
Z72 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v
Z73 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v
L0 13
R10
r1
31
R46
Z74 n@control_@path_testbench
Z75 !s110 1551282729
Z76 !s100 MjzTV?MaT9>AEc=Bzc6PQ3
Z77 !s108 1551282729.151616
Z78 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v|
Z79 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v|
!i10b 1
!s85 0
!i111 1
vdata_alignment
Z80 !s10a 1554040853
Z81 Io_8_8>6FieiGi?mzzbNaX0
R5
R6
Z82 w1553913977
Z83 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v
Z84 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v
L0 4
R10
r1
31
Z85 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v|
R12
Z86 !s110 1553914238
Z87 !s100 01SIZk@3AhdNSf2o0kV<21
Z88 !s108 1553914238.931710
Z89 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v|
!i10b 1
!s85 0
!i111 1
vdata_path
R80
Z90 IRHzX9=c2A30:?93:nn_`]0
R5
R6
Z91 w1554034478
Z92 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v
Z93 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v
L0 3
R10
r1
31
Z94 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v|
R12
Z95 !s110 1554034496
Z96 !s100 YESIbgCfTjVfedHRBJn8a1
Z97 !s108 1554034496.714479
Z98 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v|
!i10b 1
!s85 0
!i111 1
vdmem_sim
R1
R2
Z99 !s100 zgi4hWRGoenZNjEGh2[:U3
Z100 I2B9^ah9R<6M<SQT]l;nzz1
R5
R6
R7
Z101 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v
Z102 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v
L0 4
R10
r1
31
Z103 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v|
R12
Z104 !s108 1553902922.159858
Z105 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v|
!i10b 1
!s85 0
!i111 1
vhazard_unit
Z106 I>ao5Ah87VHCQN<m4>FNBB2
R5
R6
Z107 w1554214233
Z108 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v
Z109 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v
L0 1
R10
r1
31
Z110 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v|
R12
Z111 !s110 1554214239
Z112 !s100 <Y<VU;gmNdM<iz1cHFiK]3
Z113 !s108 1554214239.513999
Z114 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v|
!i10b 1
!s85 0
!i111 1
vimem_sim
R1
Z115 !s100 FF375Jg^B<L>G:f>eEFcH0
Z116 IczV7=;SgBRXalJACmbzBZ1
R5
R6
R7
Z117 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v
Z118 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v
L0 4
R10
r1
31
Z119 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v|
R12
R2
Z120 !s108 1553902922.042757
Z121 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v|
!i10b 1
!s85 0
!i111 1
vjump_target
R1
R2
Z122 !s100 cXZSL3`P[m_UkFN[fog[`2
Z123 IaN^DYUO3R565hHVlQ=z7d0
R5
R6
R7
Z124 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v
Z125 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v
L0 5
R10
r1
31
Z126 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v|
R12
Z127 !s108 1553902922.522974
Z128 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v|
!i10b 1
!s85 0
!i111 1
vmem_control
Z129 !s10a 1554038072
R2
Z130 !s100 `J;5K1o7<URZWh@Y2WS2[1
Z131 I<HUGCZ=j]XE1j9YMDI1PQ1
R5
R6
R7
Z132 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v
Z133 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v
L0 1
R10
r1
31
Z134 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v|
R12
Z135 !s108 1553902922.263097
Z136 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v|
!i10b 1
!s85 0
!i111 1
vpre_decoder
R1
R2
Z137 !s100 VJE3]YO1cIIHhcge=QXJY2
Z138 Ic5[h2AbI7YA>d<M:6;87R2
R5
R6
R7
Z139 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v
Z140 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v
L0 3
R10
r1
31
Z141 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v|
R12
Z142 !s108 1553902922.626148
Z143 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v|
!i10b 1
!s85 0
!i111 1
vreg_file
R1
R2
Z144 !s100 Z<CQT;fTIeN8BTQh;HeKe1
Z145 IAgeZ?<VZzzH]A;WF4?dgV1
R5
R6
R7
Z146 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v
Z147 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v
L0 4
R10
r1
31
Z148 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v|
R12
Z149 !s108 1553902922.782045
Z150 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v|
!i10b 1
!s85 0
!i111 1
vreg_file_testbench
Z151 I_9GCfGLM[5AUQ?[5?`e@12
R5
R6
Z152 w1551111826
Z153 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v
Z154 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v
L0 19
R10
r1
31
Z155 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v|
R46
Z156 !s110 1551111841
Z157 !s100 :nBkNHM?Yn9D>EX5G?^1^1
Z158 !s108 1551111841.567930
Z159 !s107 /home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v|
Z160 !s10a 1551111826
!i10b 1
!s85 0
!i111 1
vRiscv151
R1
Z161 !s100 n2nGVT7c0ddWC]6DKl]kD3
Z162 IkC<nY7neWBmVX`n^HkB<]2
R5
R6
R7
Z163 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v
Z164 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v
L0 3
R10
r1
31
Z165 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v|
R12
Z166 n@riscv151
R26
Z167 !s108 1553902921.576738
Z168 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v|
!i10b 1
!s85 0
!i111 1
vstore_mask_gen
R80
Z169 IUBCJJP66KGj@6T>RFD4=h3
R5
R6
Z170 w1554029258
Z171 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v
Z172 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v
L0 4
R10
r1
31
Z173 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v|
R12
Z174 !s110 1554029266
Z175 !s100 [MBTLVXXgg4JSeDhD_G0[3
Z176 !s108 1554029266.134658
Z177 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v|
!i10b 1
!s85 0
!i111 1
