arch                         	circuit                      	script_params                                      	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision          	vpr_status	hostname                           	rundir                                                                                                                                                                                                              	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	0.22                 	     	0.00           	4868        	1        	0.00          	-1          	-1          	29712      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal_--route_chan_width_60       	18528      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.571526      	-0.946421           	-0.571526           	-1            	2                	3                                     	53894                 	53894                	12370.0                          	1374.45                             	0.00                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	0.26                 	     	0.00           	4860        	1        	0.00          	-1          	-1          	29764      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route_--route_chan_width_60       	18384      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.526189      	-0.94819            	-0.526189           	-1            	5                	2                                     	53894                 	53894                	14028.3                          	1558.70                             	0.00                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal_--route_chan_width_60	2.95                 	     	0.25           	51840       	2        	0.86          	-1          	-1          	50848      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal_--route_chan_width_60                	26488      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	22                   	0.09      	1.10064       	-11.4028            	-1.10064            	-1            	38               	4                                     	9.10809e+06           	8.35357e+06          	828754.                          	3683.35                             	0.00                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route_--route_chan_width_60	3.15                 	     	0.23           	51848       	2        	0.85          	-1          	-1          	51040      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route_--route_chan_width_60                	26328      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	25                   	0.19      	1.08173       	-11.7171            	-1.08173            	-1            	53               	5                                     	9.10809e+06           	8.35357e+06          	858153.                          	3814.01                             	0.01                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	0.29                 	     	0.02           	5344        	1        	0.01          	-1          	-1          	29644      	-1      	-1         	1      	2     	0           	0       	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal_--route_chan_width_60	24304      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.571526      	-0.946421           	-0.571526           	-1            	2                	3                                     	53894                 	53894                	12370.0                          	1374.45                             	0.00                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	0.24                 	     	0.00           	5368        	1        	0.01          	-1          	-1          	29612      	-1      	-1         	1      	2     	0           	0       	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route_--route_chan_width_60	24300      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.526189      	-0.94819            	-0.526189           	-1            	5                	2                                     	53894                 	53894                	14028.3                          	1558.70                             	0.00                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal_--route_chan_width_60	4.09                 	     	0.09           	16016       	2        	0.07          	-1          	-1          	33468      	-1      	-1         	32     	311   	15          	0       	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal_--route_chan_width_60         	54488      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.42     	8018                 	1.13      	3.83829       	-4111.97            	-3.83829            	-1            	12414            	17                                    	4.25198e+07           	9.94461e+06          	2.96205e+06                      	3778.13                             	0.87                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route_--route_chan_width_60	4.23                 	     	0.08           	16128       	2        	0.09          	-1          	-1          	33572      	-1      	-1         	32     	311   	15          	0       	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run005/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route_--route_chan_width_60         	54464      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.36     	8012                 	1.20      	4.15843       	-3579.44            	-4.15843            	-1            	12768            	17                                    	4.25198e+07           	9.94461e+06          	3.02951e+06                      	3864.17                             	0.96                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	14             	939            
