Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Thu May 12 14:52:15 2022
| Host              : NGHIA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.521        0.000                      0                   25        0.024        0.000                      0                   25        0.886        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.521        0.000                      0                   25        0.024        0.000                      0                   25        0.886        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.151ns (16.449%)  route 0.767ns (83.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.639ns (routing 0.010ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.639     2.114    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.195 r  inst1/WR_PTR_reg[4]/Q
                         net (fo=10, routed)          0.257     2.452    inst1/WR_PTR_reg_n_0_[4]
    SLICE_X40Y203        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     2.487 r  inst1/WR_PTR[5]_i_2/O
                         net (fo=7, routed)           0.100     2.587    inst1/WR_PTR[5]_i_2_n_0
    SLICE_X40Y202        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.622 r  inst1/MEM_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.410     3.032    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.931    
                         clock uncertainty           -0.035     4.896    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.554    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.554    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.272ns (29.857%)  route 0.639ns (70.143%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.632ns (routing 0.010ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.632     2.107    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.186 r  inst1/WR_PTR_reg[0]/Q
                         net (fo=12, routed)          0.171     2.357    inst1/Q[0]
    SLICE_X39Y203        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.514 f  inst1/EMPTY_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.159     2.673    inst1/EMPTY_OBUF_inst_i_2_n_0
    SLICE_X39Y203        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.709 r  inst1/MEM_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.309     3.018    inst2/p_2_in
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.583     4.453    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.474     4.927    
                         clock uncertainty           -0.035     4.892    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342     4.550    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.550    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.151ns (19.162%)  route 0.637ns (80.838%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.639ns (routing 0.010ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.639     2.114    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.195 r  inst1/WR_PTR_reg[4]/Q
                         net (fo=10, routed)          0.257     2.452    inst1/WR_PTR_reg_n_0_[4]
    SLICE_X40Y203        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     2.487 r  inst1/WR_PTR[5]_i_2/O
                         net (fo=7, routed)           0.100     2.587    inst1/WR_PTR[5]_i_2_n_0
    SLICE_X40Y202        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.622 r  inst1/MEM_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.280     2.902    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.931    
                         clock uncertainty           -0.035     4.896    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394     4.502    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.502    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.079ns (14.057%)  route 0.483ns (85.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.632ns (routing 0.010ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.632     2.107    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.186 r  inst1/WR_PTR_reg[0]/Q
                         net (fo=12, routed)          0.483     2.669    inst2/Q[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.931    
                         clock uncertainty           -0.035     4.896    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.359     4.537    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.537    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.349ns (42.406%)  route 0.474ns (57.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.418 - 2.857 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.632ns (routing 0.010ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.548ns (routing 0.009ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.632     2.107    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.186 r  inst1/WR_PTR_reg[3]/Q
                         net (fo=11, routed)          0.264     2.450    inst1/WR_PTR_reg_n_0_[3]
    SLICE_X39Y203        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     2.596 r  inst1/WR_PTR[7]_i_3/O
                         net (fo=2, routed)           0.159     2.755    inst1/WR_PTR[7]_i_3_n_0
    SLICE_X40Y203        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.879 r  inst1/WR_PTR[6]_i_1/O
                         net (fo=1, routed)           0.051     2.930    inst1/p_1_in[6]
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.548     4.418    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
                         clock pessimism              0.520     4.938    
                         clock uncertainty           -0.035     4.903    
    SLICE_X40Y203        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.928    inst1/WR_PTR_reg[6]
  -------------------------------------------------------------------
                         required time                          4.928    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.237ns (31.984%)  route 0.504ns (68.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 4.419 - 2.857 ) 
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.549ns (routing 0.009ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.626     2.101    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.180 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.165     2.345    inst1/RD_PTR_reg[2]_0[0]
    SLICE_X40Y202        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.503 r  inst1/RD_PTR[2]_i_1/O
                         net (fo=1, routed)           0.339     2.842    inst1/RD_PTR[2]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.549     4.419    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[2]/C
                         clock pessimism              0.472     4.891    
                         clock uncertainty           -0.035     4.856    
    SLICE_X40Y202        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.881    inst1/RD_PTR_reg[2]
  -------------------------------------------------------------------
                         required time                          4.881    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.626     2.101    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.180 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.347     2.527    inst2/MEM_reg_bram_0_0[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.583     4.453    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.520     4.973    
                         clock uncertainty           -0.035     4.938    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.334     4.604    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.403ns (54.905%)  route 0.331ns (45.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.418 - 2.857 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.632ns (routing 0.010ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.548ns (routing 0.009ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.632     2.107    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.186 f  inst1/WR_PTR_reg[0]/Q
                         net (fo=12, routed)          0.171     2.357    inst1/Q[0]
    SLICE_X39Y203        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.514 r  inst1/EMPTY_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.141     2.655    inst1/EMPTY_OBUF_inst_i_2_n_0
    SLICE_X40Y203        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.167     2.822 r  inst1/WR_PTR[4]_i_1/O
                         net (fo=1, routed)           0.019     2.841    inst1/p_1_in[4]
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.548     4.418    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[4]/C
                         clock pessimism              0.520     4.938    
                         clock uncertainty           -0.035     4.903    
    SLICE_X40Y203        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.928    inst1/WR_PTR_reg[4]
  -------------------------------------------------------------------
                         required time                          4.928    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.260ns (35.912%)  route 0.464ns (64.088%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.418 - 2.857 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.632ns (routing 0.010ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.548ns (routing 0.009ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.632     2.107    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.186 r  inst1/WR_PTR_reg[3]/Q
                         net (fo=11, routed)          0.264     2.450    inst1/WR_PTR_reg_n_0_[3]
    SLICE_X39Y203        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     2.596 r  inst1/WR_PTR[7]_i_3/O
                         net (fo=2, routed)           0.152     2.748    inst1/WR_PTR[7]_i_3_n_0
    SLICE_X40Y203        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.783 r  inst1/WR_PTR[7]_i_2/O
                         net (fo=1, routed)           0.048     2.831    inst1/p_1_in[7]
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.548     4.418    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/C
                         clock pessimism              0.520     4.938    
                         clock uncertainty           -0.035     4.903    
    SLICE_X40Y203        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.928    inst1/WR_PTR_reg[7]
  -------------------------------------------------------------------
                         required time                          4.928    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.079ns (18.900%)  route 0.339ns (81.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.632ns (routing 0.010ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.632     2.107    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.186 r  inst1/WR_PTR_reg[1]/Q
                         net (fo=12, routed)          0.339     2.525    inst2/Q[1]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.931    
                         clock uncertainty           -0.035     4.896    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.273     4.623    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.623    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.091ns (54.491%)  route 0.076ns (45.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      0.544ns (routing 0.009ns, distribution 0.535ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.010ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.989    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.013 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.544     1.557    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.616 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.067     1.683    inst1/RD_PTR_reg[2]_0[0]
    SLICE_X40Y202        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.032     1.715 r  inst1/RD_PTR[4]_i_1/O
                         net (fo=1, routed)           0.009     1.724    inst1/RD_PTR[4]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.635     2.110    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[4]/C
                         clock pessimism             -0.472     1.639    
    SLICE_X40Y202        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.701    inst1/RD_PTR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.412ns (routing 0.008ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.359     1.287    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.326 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.053     1.379    inst1/RD_PTR_reg[2]_0[0]
    SLICE_X40Y202        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.401 r  inst1/RD_PTR[3]_i_1/O
                         net (fo=1, routed)           0.016     1.417    inst1/RD_PTR[3]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.412     1.608    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/C
                         clock pessimism             -0.274     1.334    
    SLICE_X40Y202        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.380    inst1/RD_PTR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.359     1.287    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.326 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.029     1.355    inst1/RD_PTR_reg[2]_0[0]
    SLICE_X39Y202        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.388 r  inst1/RD_PTR[1]_i_1/O
                         net (fo=1, routed)           0.006     1.394    inst1/RD_PTR[1]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.410     1.606    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[1]/C
                         clock pessimism             -0.313     1.293    
    SLICE_X39Y202        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.340    inst1/RD_PTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.359     1.287    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.326 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.029     1.355    inst1/RD_PTR_reg[2]_0[0]
    SLICE_X39Y202        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.378 r  inst1/RD_PTR[5]_i_1/O
                         net (fo=1, routed)           0.015     1.393    inst1/RD_PTR[5]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.410     1.606    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[5]/C
                         clock pessimism             -0.313     1.293    
    SLICE_X39Y202        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.339    inst1/RD_PTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.363ns (routing 0.007ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.363     1.291    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.330 r  inst1/WR_PTR_reg[6]/Q
                         net (fo=6, routed)           0.035     1.365    inst1/WR_PTR_reg_n_0_[6]
    SLICE_X40Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.387 r  inst1/WR_PTR[7]_i_2/O
                         net (fo=1, routed)           0.016     1.403    inst1/p_1_in[7]
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.415     1.611    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/C
                         clock pessimism             -0.314     1.297    
    SLICE_X40Y203        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.343    inst1/WR_PTR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.062ns (54.386%)  route 0.052ns (45.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.363ns (routing 0.007ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.363     1.291    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.330 r  inst1/WR_PTR_reg[6]/Q
                         net (fo=6, routed)           0.035     1.365    inst1/WR_PTR_reg_n_0_[6]
    SLICE_X40Y203        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     1.388 r  inst1/WR_PTR[6]_i_1/O
                         net (fo=1, routed)           0.017     1.405    inst1/p_1_in[6]
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.415     1.611    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
                         clock pessimism             -0.314     1.297    
    SLICE_X40Y203        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.343    inst1/WR_PTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.062ns (53.913%)  route 0.053ns (46.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.414ns (routing 0.008ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.362     1.290    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.329 r  inst1/WR_PTR_reg[2]/Q
                         net (fo=12, routed)          0.036     1.365    inst1/Q[2]
    SLICE_X40Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     1.388 r  inst1/WR_PTR[2]_i_1/O
                         net (fo=1, routed)           0.017     1.405    inst1/p_1_in[2]
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.414     1.610    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[2]/C
                         clock pessimism             -0.314     1.296    
    SLICE_X40Y204        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.342    inst1/WR_PTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.008ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.362     1.290    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.329 r  inst1/WR_PTR_reg[2]/Q
                         net (fo=12, routed)          0.158     1.487    inst2/Q[2]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.496     1.692    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.276     1.417    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     1.423    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.359     1.287    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.326 f  inst1/RD_PTR_reg[0]/Q
                         net (fo=8, routed)           0.029     1.355    inst1/RD_PTR_reg[2]_0[0]
    SLICE_X39Y202        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.390 r  inst1/RD_PTR[0]_i_1/O
                         net (fo=1, routed)           0.016     1.406    inst1/RD_PTR[0]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.410     1.606    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
                         clock pessimism             -0.313     1.293    
    SLICE_X39Y202        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.339    inst1/RD_PTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.075ns (60.976%)  route 0.048ns (39.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.359     1.287    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y204        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.326 r  inst1/WR_PTR_reg[3]/Q
                         net (fo=11, routed)          0.033     1.359    inst1/WR_PTR_reg_n_0_[3]
    SLICE_X40Y204        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.395 r  inst1/WR_PTR[0]_i_1/O
                         net (fo=1, routed)           0.015     1.410    inst1/p_1_in[0]
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.410     1.606    inst1/CLK
    SLICE_X40Y204        FDRE                                         r  inst1/WR_PTR_reg[0]/C
                         clock pessimism             -0.313     1.293    
    SLICE_X40Y204        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.339    inst1/WR_PTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         2.857       1.288      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.857       1.567      BUFGCE_HDIO_X1Y6  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/RD_PTR_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/RD_PTR_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/RD_PTR_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/RD_PTR_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/RD_PTR_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/RD_PTR_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/RD_PTR_reg[6]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/RD_PTR_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/RD_PTR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/RD_PTR_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/RD_PTR_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/RD_PTR_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/RD_PTR_reg[5]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/RD_PTR_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y204     inst1/WR_PTR_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y203     inst1/WR_PTR_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/RD_PTR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/RD_PTR_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y203     inst1/WR_PTR_reg[4]/C



