$date
	Sun Oct 23 00:44:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#710118
b10101 &
b10101 %
1$
b10101 !
1"
#710119
0"
#710122
b1000000 &
b1000000 %
#710126
b100000 &
b100000 %
#710130
b10000 &
b10000 %
#710134
b1000 &
b1000 %
#710138
b100 &
b100 %
#710142
b10 &
b10 %
#710146
b1 &
b1 %
1#
#710150
b0 &
0#
b0 %
0$
#1716974
b1101 &
b1101 %
1$
b1101 !
1"
#1716975
0"
#1716978
b101000 &
b101000 %
#1716982
b10100 &
b10100 %
#1716986
b1010 &
b1010 %
#1716990
b101 &
b101 %
#1716994
b10000 &
b10000 %
#1716998
b1000 &
b1000 %
#1717002
b100 &
b100 %
#1717006
b10 &
b10 %
#1717010
b1 &
b1 %
1#
#1717014
b0 &
0#
b0 %
0$
#2781610
b1000 &
b1000 %
1$
b1000 !
1"
#2781611
0"
#2781614
b100 &
b100 %
#2781618
b10 &
b10 %
#2781622
b1 &
1#
b1 %
#2781626
b0 &
b0 %
0#
0$
#4500012
