[{"commit":{"message":"Use LMULx2 for all vector lengths"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"24d3d1c65f71a07b8ace1ce21f5591078ccefcf6"},{"commit":{"message":"Dispose of an array of vs2acc"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"70b4fc0f3c308c54d4b05581442439512619615c"},{"commit":{"message":"Generate vtables for all MaxVectorSize"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9f146af16a0492d5b6980bfc0abf17e4eee5f8f7"},{"commit":{"message":"Use LMULx2 in vsetvli for 16bytes vlen before redsum"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1d4320b205c173256eb6a50cedaa0ccd9b4122d8"},{"commit":{"message":"Use zero_extend instead of andr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3d95a7d73629777a6063418469694a7877856f69"},{"commit":{"message":"Rename count -> temp3 in process_bytes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a8c8b92c84eda63f60dca7378d2fad83049b8284"},{"commit":{"message":"Fix codestyle for process_bytes assert"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"63f6f91a66c07520ab1a41b9aad4864e8016ef84"},{"commit":{"message":"Rename step registers -> temp3"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"fa8d8d9359f3aeeb42940f82ec2365fd8e29d4be"}]