
AVRASM ver. 2.2.8  C:\Users\diego\Documents\Atmel Studio\7.0\Proyecto1_RelojAlarma2\Proyecto1_RelojAlarma2\Proyecto1_RelojAlarma2.asm Thu Mar 14 14:28:04 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\diego\Documents\Atmel Studio\7.0\Proyecto1_RelojAlarma2\Proyecto1_RelojAlarma2\Proyecto1_RelojAlarma2.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\diego\Documents\Atmel Studio\7.0\Proyecto1_RelojAlarma2\Proyecto1_RelojAlarma2\Proyecto1_RelojAlarma2.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ; Universidad del Valle de Guatemala ; IE2023: Programación de Microcontroladores
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Proyecto1_RelojAlarma.asm
                                 ; Autor: Diego Duarte 22426
                                 ; Proyecto: Proyecto 1
                                 ; Hardware: ATMEGA328P
                                 ; Creado: 14/02/2024
                                 ; Última modificación: 14/02/2024
                                 
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .CSEG
                                 .DEF BANDERA_ALARMA_BOTONES_SEGUNDO = R19
                                 .DEF CONTADOR_TIMER0 = R20
                                 .DEF MODE = R21
                                 .DEF CONFIGURE = R22
                                 .EQU MINUTE_U = 0X01FF
                                 .EQU MINUTE_D = 0X0200
                                 .EQU HOUR_U = 0X0201
                                 .EQU HOUR_D = 0X0202
                                 .EQU DAY_U = 0X0203
                                 .EQU DAY_D = 0X0204
                                 .EQU MONTH_U = 0X0205
                                 .EQU MONTH_D = 0X0206
                                 .EQU YEAR_U = 0X0207
                                 .EQU YEAR_D = 0X0208
                                 .EQU YEAR_C = 0X0209
                                 .EQU YEAR_M = 0X020A
                                 .EQU MINUTE = 0X020B
                                 .EQU HOUR = 0X020C
                                 .EQU DAY = 0X020D
                                 .EQU MONTH = 0X020E
                                 .EQU BISIESTO = 0X020F
                                 .EQU SECONDS = 0X0210
                                 .EQU YEAR_LOW = 0X0211
                                 .EQU YEAR_HIGH = 0X0212
                                 .EQU ALARM_MINUTE = 0X0213
                                 .EQU ALARM_MINUTE_U = 0X0214
                                 .EQU ALARM_MINUTE_D = 0X0215
                                 .EQU ALARM_HOUR = 0X0216
                                 .EQU ALARM_HOUR_U = 0X0217
                                 .EQU ALARM_HOUR_D = 0X0218
                                 .DEF ALTERNADOR_LEDS = R23
                                 .DEF ALTERNADOR_DISPLAYS = R24
                                 .ORG 0x0000
000000 940c 0022                 	JMP MAIN
                                 
                                 .ORG 0X0008
000008 940c 069e                 	JMP ISR_PCINT1
                                 
                                 .ORG 0X0012
000012 940c 067e                 	JMP ISR_TIMER2_OVF
                                 
                                 .ORG 0X0020
000020 940c 068d                 	JMP ISR_TIMER0_OVF
                                 
                                 MAIN:
000022 ef0f                      	LDI R16, LOW(RAMEND)
000023 bf0d                      	OUT SPL, R16
000024 e018                      	LDI R17, HIGH(RAMEND)
000025 bf1e                      	OUT SPH, R17
                                 
                                 SETUP:
000026 e800                      	LDI R16, (1 << CLKPCE)
000027 9300 0061                 	STS CLKPR, R16
                                 	
000029 e002                      	LDI R16, 0b0000_0010 ; Oscilador a 4MHz
00002a 9300 0061                 	STS CLKPR, R16
                                 
00002c e30f                      	LDI R16, 0b0011_1111
00002d b904                      	OUT DDRB, R16
                                 
00002e ef0c                      	LDI R16, 0b1111_1100
00002f b90a                      	OUT DDRD, R16
                                 
000030 e30e                      	LDI R16, 0b0011_1110
000031 b905                      	OUT PORTB, R16
                                 
000032 e201                      	LDI R16, 0b0010_0001
000033 b907                      	OUT DDRC, R16
                                 
000034 e10e                      	LDI R16, (1 << PCINT9)|(1 << PCINT10)|(1 << PCINT11)|(1 << PCINT12)
000035 9300 006c                 	STS PCMSK1, R16
                                 
000037 e002                      	LDI R16, (1 << PCIE1)
000038 9300 0068                 	STS PCICR, R16
                                 
00003a 940e 0672                 	CALL INITIALIZE_TIMER0
                                 
00003c e001                      	LDI R16, (1 << TOIE0)
00003d 9300 006e                 	STS TIMSK0, R16
                                 
00003f 940e 0677                 	CALL INITIALIZE_TIMER2
                                 
000041 e001                      	LDI R16, (1 << TOIE2)
000042 9300 0070                 	STS TIMSK2, R16
                                 
000044 940e 062d                 	CALL INITIALIZE_TIME
                                 
000046 9478                      	SEI
                                 
                                 LOOP:
000047 fd60                      	SBRC CONFIGURE, 0
000048 940c 0191                 	JMP MODO_CONFIGURACION
00004a fd30                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 0
00004b c002                      	RJMP HA_PASADO_SEGUNDO
00004c 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 HA_PASADO_SEGUNDO:
00004e 7f3e                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1110
00004f 9110 0210                 	LDS R17, SECONDS
000051 9513                      	INC R17
000052 331c                      	CPI R17, 60 // AQUI
000053 f011                      	BREQ HA_PASADO_MINUTO
000054 940c 0174                 	JMP NO_HA_PASADO_MINUTO
                                 HA_PASADO_MINUTO:
000056 2711                      	CLR R17
000057 9310 0210                 	STS SECONDS, R17
000059 9110 020b                 	LDS R17, MINUTE
00005b 9100 01ff                 	LDS R16, MINUTE_U
00005d 9503                      	INC R16
00005e 9513                      	INC R17
00005f 300a                      	CPI R16, 10 // AQUI
000060 f011                      	BREQ HA_PASADO_10_MINUTO
000061 940c 016f                 	JMP NO_HA_PASADO_10_MINUTO
                                 HA_PASADO_10_MINUTO:
000063 2700                      	CLR R16
000064 9300 01ff                 	STS MINUTE_U, R16
000066 9100 0200                 	LDS R16, MINUTE_D
000068 9503                      	INC R16
000069 3006                      	CPI R16, 6 // AQUI
00006a f011                      	BREQ HA_PASADO_HORA
00006b 940c 016a                 	JMP NO_HA_PASADO_HORA
                                 HA_PASADO_HORA:
00006d 2711                      	CLR R17
00006e 9310 020b                 	STS MINUTE, R17
000070 2700                      	CLR R16
000071 9300 0200                 	STS MINUTE_D, R16
000073 9110 020c                 	LDS R17, HOUR
000075 9100 0201                 	LDS R16, HOUR_U
000077 9513                      	INC R17
000078 9503                      	INC R16
000079 3118                      	CPI R17, 24 // AQUI
00007a f011                      	BREQ HA_PASADO_DIA
00007b 940c 0158                 	JMP NO_HA_PASADO_DIA
                                 HA_PASADO_DIA:
00007d 2700                      	CLR R16
00007e 9300 0201                 	STS HOUR_U, R16
000080 2711                      	CLR R17
000081 9310 020c                 	STS HOUR, R17
000083 9100 0202                 	LDS R16, HOUR_D
000085 2700                      	CLR R16
000086 9300 0202                 	STS HOUR_D, R16
000088 9110 020d                 	LDS R17, DAY
00008a 9513                      	INC R17
00008b 9100 020e                 	LDS R16, MONTH
00008d 3001                      	CPI R16, 1 // AQUI
00008e f161                      	BREQ ES_MES_REGULAR
00008f 3002                      	CPI R16, 2 // AQUI
000090 f0a1                      	BREQ ES_FEBRERO
000091 3003                      	CPI R16, 3 // AQUI
000092 f141                      	BREQ ES_MES_REGULAR
000093 3004                      	CPI R16, 4 // AQUI
000094 f111                      	BREQ ES_MES_IRREGULAR
000095 3005                      	CPI R16, 5 // AQUI
000096 f121                      	BREQ ES_MES_REGULAR
000097 3006                      	CPI R16, 6 // AQUI
000098 f0f1                      	BREQ ES_MES_IRREGULAR
000099 3007                      	CPI R16, 7 // AQUI
00009a f101                      	BREQ ES_MES_REGULAR
00009b 3008                      	CPI R16, 8 // AQUI
00009c f0f1                      	BREQ ES_MES_REGULAR
00009d 3009                      	CPI R16, 9 // AQUI
00009e f0c1                      	BREQ ES_MES_IRREGULAR
00009f 300a                      	CPI R16, 10 // AQUI
0000a0 f0d1                      	BREQ ES_MES_REGULAR
0000a1 300b                      	CPI R16, 11 // AQUI
0000a2 f0a1                      	BREQ ES_MES_IRREGULAR
0000a3 300c                      	CPI R16, 12 // AQUI
0000a4 f0b1                      	BREQ ES_MES_REGULAR
                                 ES_FEBRERO:
0000a5 9310 020d                 	STS DAY, R17
0000a7 9110 020f                 	LDS R17, BISIESTO
0000a9 3010                      	CPI R17, 0 // AQUI NO ES NECESARIO
0000aa f431                      	BRNE NO_ES_BISIESTO
                                 ES_BISIESTO:
0000ab 9110 020d                 	LDS R17, DAY
0000ad 311e                      	CPI R17, 30 // AQUI
0000ae f081                      	BREQ HA_PASADO_MES
0000af 940c 0143                 	JMP NO_HA_PASADO_MES
                                 NO_ES_BISIESTO:
0000b1 9110 020d                 	LDS R17, DAY
0000b3 311d                      	CPI R17, 29 // AQUI
0000b4 f051                      	BREQ HA_PASADO_MES
0000b5 940c 0143                 	JMP NO_HA_PASADO_MES
                                 ES_MES_IRREGULAR:
0000b7 311f                      	CPI R17, 31 // AQUI
0000b8 f031                      	BREQ HA_PASADO_MES
0000b9 940c 0143                 	JMP NO_HA_PASADO_MES
                                 ES_MES_REGULAR:
0000bb 3210                      	CPI R17, 32 // AQUI
0000bc f011                      	BREQ HA_PASADO_MES
0000bd 940c 0143                 	JMP NO_HA_PASADO_MES
                                 HA_PASADO_MES:
                                 	// EN R17 ESTA DAY
0000bf e001                      	LDI R16, 1
0000c0 9300 0203                 	STS DAY_U, R16
0000c2 2700                      	CLR R16
0000c3 9300 0204                 	STS DAY_D, R16
0000c5 e011                      	LDI R17, 1
0000c6 9310 020d                 	STS DAY, R17
0000c8 9110 020e                 	LDS R17, MONTH
0000ca 9513                      	INC R17
0000cb 301d                      	CPI R17, 13 // AQUI
0000cc f011                      	BREQ HA_PASADO_YEAR
0000cd 940c 012c                 	JMP NO_HA_PASADO_YEAR
                                 HA_PASADO_YEAR:
0000cf e011                      	LDI R17, 1
0000d0 9310 020e                 	STS MONTH, R17
0000d2 e001                      	LDI R16, 1
0000d3 9300 0205                 	STS MONTH_U, R16
0000d5 2700                      	CLR R16
0000d6 9300 0206                 	STS MONTH_D, R16
0000d8 9110 020f                 	LDS R17, BISIESTO
0000da 9513                      	INC R17
0000db 3014                      	CPI R17, 4 // AQUI NO ES NECESARIO
0000dc f409                      	BRNE NO_CAMBIAR_BISIESTO
                                 CAMBIAR_BISIESTO:
0000dd 2711                      	CLR R17
                                 NO_CAMBIAR_BISIESTO:
0000de 9310 020f                 	STS BISIESTO, R17
0000e0 9110 0211                 	LDS R17, YEAR_LOW
0000e2 9100 0207                 	LDS R16, YEAR_U
0000e4 9513                      	INC R17
0000e5 9503                      	INC R16
0000e6 300a                      	CPI R16, 10 // AQUI
0000e7 f011                      	BREQ HA_PASADO_10_YEAR
0000e8 940c 0126                 	JMP NO_HA_PASADO_10_YEAR
                                 HA_PASADO_10_YEAR:
0000ea 2700                      	CLR R16
0000eb 9300 0207                 	STS YEAR_U, R16
0000ed 9100 0208                 	LDS R16, YEAR_D
0000ef 9503                      	INC R16
0000f0 300a                      	CPI R16, 10 // AQUI
0000f1 f011                      	BREQ HA_PASADO_100_YEAR
0000f2 940c 0120                 	JMP NO_HA_PASADO_100_YEAR
                                 HA_PASADO_100_YEAR:
0000f4 2700                      	CLR R16
0000f5 9300 0208                 	STS YEAR_D, R16
0000f7 2711                      	CLR R17
0000f8 9310 0211                 	STS YEAR_LOW, R17
0000fa 9110 0212                 	LDS R17, YEAR_HIGH
0000fc 9513                      	INC R17
0000fd 9100 0209                 	LDS R16, YEAR_C
0000ff 9503                      	INC R16
000100 300a                      	CPI R16, 10 // AQUI NO ES NECESARIO
000101 f4c1                      	BRNE NO_HA_PASADO_1000_YEAR
                                 HA_PASADO_1000_YEAR:
000102 2700                      	CLR R16
000103 9300 0209                 	STS YEAR_C, R16
000105 9100 020a                 	LDS R16, YEAR_M
000107 9503                      	INC R16
000108 300a                      	CPI R16, 10 // AQUI NO ES NECESARIO
000109 f451                      	BRNE NO_HA_PASADO_10000_YEAR
                                 HA_PASADO_10000_YEAR:
00010a 2700                      	CLR R16
00010b 9300 020a                 	STS YEAR_M, R16
00010d 2711                      	CLR R17
00010e 9310 0212                 	STS YEAR_HIGH, R17
000110 9310 020f                 	STS BISIESTO, R17
000112 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_10000_YEAR:
000114 9300 020a                 	STS YEAR_M, R16
000116 9310 0212                 	STS YEAR_HIGH, R17
000118 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_1000_YEAR:
00011a 9300 0209                 	STS YEAR_C, R16
00011c 9310 0212                 	STS YEAR_HIGH, R17
00011e 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_100_YEAR:
000120 9300 0208                 	STS YEAR_D, R16
000122 9310 0211                 	STS YEAR_LOW, R17
000124 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_10_YEAR:
000126 9300 0207                 	STS YEAR_U, R16
000128 9310 0211                 	STS YEAR_LOW, R17
00012a 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_YEAR:
00012c 9100 0205                 	LDS R16, MONTH_U
00012e 9503                      	INC R16
00012f 300a                      	CPI R16, 10 // AQUI NO ES NECESARIO
000130 f461                      	BRNE NO_HA_PASADO_10_MES
                                 HA_PASADO_10_MES:
000131 2700                      	CLR R16
000132 9300 0205                 	STS MONTH_U, R16
000134 9100 0206                 	LDS R16, MONTH_D
000136 9503                      	INC R16
000137 9310 020e                 	STS MONTH, R17
000139 9300 0206                 	STS MONTH_D, R16
00013b 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_10_MES:
00013d 9300 0205                 	STS MONTH_U, R16
00013f 9310 020e                 	STS MONTH, R17
000141 940c 0176                 	JMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_MES:
000143 9100 0203                 	LDS R16, DAY_U
000145 9503                      	INC R16
000146 300a                      	CPI R16, 10 // AQUI NO ES NECESARIO
000147 f459                      	BRNE NO_HA_PASADO_10_DIA
                                 HA_PASADO_10_DIA:
000148 2700                      	CLR R16
000149 9300 0203                 	STS DAY_U, R16
00014b 9100 0204                 	LDS R16, DAY_D
00014d 9503                      	INC R16
00014e 9310 020d                 	STS DAY, R17
000150 9300 0204                 	STS DAY_D, R16
000152 c023                      	RJMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_10_DIA:
000153 9310 020d                 	STS DAY, R17
000155 9300 0203                 	STS DAY_U, R16
000157 c01e                      	RJMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_DIA:
000158 300a                      	CPI R16, 10 // AQUI NO ES NECESARIO
000159 f459                      	BRNE NO_HA_PASADO_10_HORA
                                 HA_PASADO_10_HORA:
00015a 2700                      	CLR R16
00015b 9300 0201                 	STS HOUR_U, R16
00015d 9100 0202                 	LDS R16, HOUR_D
00015f 9503                      	INC R16
000160 9310 020c                 	STS HOUR, R17
000162 9300 0202                 	STS HOUR_D, R16
000164 c011                      	RJMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_10_HORA:
000165 9310 020c                 	STS HOUR, R17
000167 9300 0201                 	STS HOUR_U, R16
000169 c00c                      	RJMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_HORA:
00016a 9310 020b                 	STS MINUTE, R17
00016c 9300 0200                 	STS MINUTE_D, R16
00016e c007                      	RJMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_10_MINUTO:
00016f 9310 020b                 	STS MINUTE, R17
000171 9300 01ff                 	STS MINUTE_U, R16
000173 c002                      	RJMP IGNORAR_SUMA_SEGUNDO
                                 NO_HA_PASADO_MINUTO:
000174 9310 0210                 	STS SECONDS, R17
                                 IGNORAR_SUMA_SEGUNDO:
000176 940c 0178                 	JMP VERIFICAR_ALARMA
                                 
                                 //########################################################################
                                 //						VERIFICAR ALARMA
                                 //########################################################################
                                 
                                 VERIFICAR_ALARMA:
000178 fd33                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 3
000179 940c 017d                 	JMP COMPARAR_HORAS
00017b 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 COMPARAR_HORAS:
00017d 9100 0216                 	LDS R16, ALARM_HOUR
00017f 9110 020c                 	LDS R17, HOUR
000181 1701                      	CP R16, R17
000182 f011                      	BREQ COMPARAR_MINUTOS
000183 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 COMPARAR_MINUTOS:
000185 9100 0213                 	LDS R16, ALARM_MINUTE
000187 9110 020b                 	LDS R17, MINUTE
000189 1701                      	CP R16, R17
00018a f011                      	BREQ ACTIVAR_ALARMA
00018b 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 ACTIVAR_ALARMA:
00018d fd33                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 3
00018e 6130                      	ORI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B0001_0000
00018f 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 
                                 //########################################################################
                                 //						MODO CONFIGURACION
                                 //########################################################################
                                 
                                 MODO_CONFIGURACION:
000191 fd50                      	SBRC MODE, 0
000192 940c 019d                 	JMP CONFIG_HORA_MIN
000194 fd51                      	SBRC MODE, 1
000195 940c 0261                 	JMP CONFIG_FECHA
000197 fd52                      	SBRC MODE, 2
000198 940c 03e0                 	JMP CONFIG_YEAR
00019a fd53                      	SBRC MODE, 3
00019b 940c 049a                 	JMP CONFIG_ALARMA
                                 CONFIG_HORA_MIN:
00019d 2711                      	CLR R17
00019e 9310 0210                 	STS SECONDS, R17
0001a0 fd61                      	SBRC CONFIGURE, 1
0001a1 940c 0202                 	JMP CONFIG_MIN
                                 CONFIG_HORA:
0001a3 fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
0001a4 940c 01ab                 	JMP INCREMENTAR_HORA
0001a6 fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
0001a7 940c 01d6                 	JMP DECREMENTAR_HORA
0001a9 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_HORA:
0001ab 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
0001ac 9110 020c                 	LDS R17, HOUR
0001ae 9100 0201                 	LDS R16, HOUR_U
0001b0 9513                      	INC R17
0001b1 3118                      	CPI R17, 24
0001b2 f011                      	BREQ HORA_DE_24_A_0
0001b3 940c 01bf                 	JMP HORA_NO_DE_24_A_0
                                 HORA_DE_24_A_0:
0001b5 2700                      	CLR R16
0001b6 9300 0201                 	STS HOUR_U, R16
0001b8 9300 0202                 	STS HOUR_D, R16
0001ba 2711                      	CLR R17
0001bb 9310 020c                 	STS HOUR, R17
0001bd 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 HORA_NO_DE_24_A_0:
0001bf 9503                      	INC R16
0001c0 300a                      	CPI R16, 10
0001c1 f011                      	BREQ AUMENTO_DECENA_HORA
0001c2 940c 01d0                 	JMP NO_AUMENTO_DECENA_HORA
                                 AUMENTO_DECENA_HORA:
0001c4 2700                      	CLR R16
0001c5 9300 0201                 	STS HOUR_U, R16
0001c7 9100 0202                 	LDS R16, HOUR_D
0001c9 9503                      	INC R16
0001ca 9300 0202                 	STS HOUR_D, R16
0001cc 9310 020c                 	STS HOUR, R17
0001ce 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_DECENA_HORA:
0001d0 9300 0201                 	STS HOUR_U, R16
0001d2 9310 020c                 	STS HOUR, R17
0001d4 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 DECREMENTAR_HORA:
0001d6 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
0001d7 9110 020c                 	LDS R17, HOUR
0001d9 9100 0201                 	LDS R16, HOUR_U
0001db 951a                      	DEC R17
0001dc 3f1f                      	CPI R17, -1
0001dd f011                      	BREQ HORA_DE_0_A_23
0001de 940c 01eb                 	JMP HORA_NO_DE_0_A_23
                                 HORA_DE_0_A_23:
0001e0 e003                      	LDI R16, 3
0001e1 9300 0201                 	STS HOUR_U, R16
0001e3 e002                      	LDI R16, 2
0001e4 9300 0202                 	STS HOUR_D, R16
0001e6 e117                      	LDI R17, 23
0001e7 9310 020c                 	STS HOUR, R17
0001e9 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 HORA_NO_DE_0_A_23:
0001eb 950a                      	DEC R16
0001ec 3f0f                      	CPI R16, -1
0001ed f011                      	BREQ REDUCCION_DECENA_HORA
0001ee 940c 01fc                 	JMP NO_REDUCCION_DECENA_HORA
                                 REDUCCION_DECENA_HORA:
0001f0 e009                      	LDI R16, 9
0001f1 9300 0201                 	STS HOUR_U, R16
0001f3 9100 0202                 	LDS R16, HOUR_D
0001f5 950a                      	DEC R16
0001f6 9300 0202                 	STS HOUR_D, R16
0001f8 9310 020c                 	STS HOUR, R17
0001fa 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_DECENA_HORA:
0001fc 9300 0201                 	STS HOUR_U, R16
0001fe 9310 020c                 	STS HOUR, R17
000200 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CONFIG_MIN:
000202 fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
000203 940c 020a                 	JMP INCREMENTAR_MIN
000205 fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
000206 940c 0235                 	JMP DECREMENTAR_MIN
000208 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_MIN:
00020a 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
00020b 9110 020b                 	LDS R17, MINUTE
00020d 9100 01ff                 	LDS R16, MINUTE_U
00020f 9513                      	INC R17
000210 331c                      	CPI R17, 60
000211 f011                      	BREQ MIN_DE_60_A_0
000212 940c 021e                 	JMP MIN_NO_DE_60_A_0
                                 MIN_DE_60_A_0:
000214 2700                      	CLR R16
000215 9300 01ff                 	STS MINUTE_U, R16
000217 9300 0200                 	STS MINUTE_D, R16
000219 2711                      	CLR R17
00021a 9310 020b                 	STS MINUTE, R17
00021c 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 MIN_NO_DE_60_A_0:
00021e 9503                      	INC R16
00021f 300a                      	CPI R16, 10
000220 f011                      	BREQ AUMENTO_DECENA_MIN
000221 940c 022f                 	JMP NO_AUMENTO_DECENA_MIN
                                 AUMENTO_DECENA_MIN:
000223 2700                      	CLR R16
000224 9300 01ff                 	STS MINUTE_U, R16
000226 9100 0200                 	LDS R16, MINUTE_D
000228 9503                      	INC R16
000229 9300 0200                 	STS MINUTE_D, R16
00022b 9310 020b                 	STS MINUTE, R17
00022d 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_DECENA_MIN:
00022f 9300 01ff                 	STS MINUTE_U, R16
000231 9310 020b                 	STS MINUTE, R17
000233 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 DECREMENTAR_MIN:
000235 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
000236 9110 020b                 	LDS R17, MINUTE
000238 9100 01ff                 	LDS R16, MINUTE_U
00023a 951a                      	DEC R17
00023b 3f1f                      	CPI R17, -1
00023c f011                      	BREQ MIN_DE_0_A_60
00023d 940c 024a                 	JMP MIN_NO_DE_0_A_60
                                 MIN_DE_0_A_60:
00023f e009                      	LDI R16, 9
000240 9300 01ff                 	STS MINUTE_U, R16
000242 e005                      	LDI R16, 5
000243 9300 0200                 	STS MINUTE_D, R16
000245 e31b                      	LDI R17, 59
000246 9310 020b                 	STS MINUTE, R17
000248 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 MIN_NO_DE_0_A_60:
00024a 950a                      	DEC R16
00024b 3f0f                      	CPI R16, -1
00024c f011                      	BREQ REDUCCION_DECENA_MIN
00024d 940c 025b                 	JMP NO_REDUCCION_DECENA_MIN
                                 REDUCCION_DECENA_MIN:
00024f e009                      	LDI R16, 9
000250 9300 01ff                 	STS MINUTE_U, R16
000252 9100 0200                 	LDS R16, MINUTE_D
000254 950a                      	DEC R16
000255 9300 0200                 	STS MINUTE_D, R16
000257 9310 020b                 	STS MINUTE, R17
000259 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_DECENA_MIN:
00025b 9300 01ff                 	STS MINUTE_U, R16
00025d 9310 020b                 	STS MINUTE, R17
00025f 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CONFIG_FECHA:
000261 fd61                      	SBRC CONFIGURE, 1
000262 940c 032b                 	JMP CONFIG_MES
                                 CONFIG_DIA:
000264 fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
000265 940c 026c                 	JMP INCREMENTAR_DIA
000267 fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
000268 940c 02be                 	JMP DECREMENTAR_DIA
00026a 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_DIA:
00026c 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
00026d 9110 020d                 	LDS R17, DAY
00026f 9100 020e                 	LDS R16, MONTH
000271 9513                      	INC R17
000272 3001                      	CPI R16, 1
000273 f0b1                      	BREQ AUMENTO_EN_MES_REGULAR
000274 3002                      	CPI R16, 2
000275 f0b9                      	BREQ AUMENTO_EN_FEBRERO
000276 3003                      	CPI R16, 3
000277 f091                      	BREQ AUMENTO_EN_MES_REGULAR
000278 3004                      	CPI R16, 4
000279 f0f1                      	BREQ AUMENTO_EN_MES_IRREGULAR
00027a 3005                      	CPI R16, 5
00027b f071                      	BREQ AUMENTO_EN_MES_REGULAR
00027c 3006                      	CPI R16, 6
00027d f0d1                      	BREQ AUMENTO_EN_MES_IRREGULAR
00027e 3007                      	CPI R16, 7
00027f f051                      	BREQ AUMENTO_EN_MES_REGULAR
000280 3008                      	CPI R16, 8
000281 f041                      	BREQ AUMENTO_EN_MES_REGULAR
000282 3009                      	CPI R16, 9
000283 f0a1                      	BREQ AUMENTO_EN_MES_IRREGULAR
000284 300a                      	CPI R16, 10
000285 f021                      	BREQ AUMENTO_EN_MES_REGULAR
000286 300b                      	CPI R16, 11
000287 f081                      	BREQ AUMENTO_EN_MES_IRREGULAR
000288 300c                      	CPI R16, 12
000289 f001                      	BREQ AUMENTO_EN_MES_REGULAR
                                 AUMENTO_EN_MES_REGULAR:
00028a 3210                      	CPI R17, 32
00028b f079                      	BREQ AUMENTO_DIA_A_1
00028c c018                      	RJMP AUMENTO_DIA_NORMAL
                                 AUMENTO_EN_FEBRERO:
00028d 9100 020f                 	LDS R16, BISIESTO
00028f 3000                      	CPI R16, 0
000290 f009                      	BREQ AUMENTO_EN_BISIESTO
000291 c003                      	RJMP AUMENTO_NO_EN_BISIESTO
                                 AUMENTO_EN_BISIESTO:
000292 311e                      	CPI R17, 30
000293 f039                      	BREQ AUMENTO_DIA_A_1
000294 c010                      	RJMP AUMENTO_DIA_NORMAL
                                 AUMENTO_NO_EN_BISIESTO:
000295 311d                      	CPI R17, 29
000296 f021                      	BREQ AUMENTO_DIA_A_1
000297 c00d                      	RJMP AUMENTO_DIA_NORMAL
                                 AUMENTO_EN_MES_IRREGULAR:
000298 311f                      	CPI R17, 31
000299 f009                      	BREQ AUMENTO_DIA_A_1
00029a c00a                      	RJMP AUMENTO_DIA_NORMAL
                                 AUMENTO_DIA_A_1:
00029b e011                      	LDI R17, 1
00029c 9310 0203                 	STS DAY_U, R17
00029e 9310 020d                 	STS DAY, R17
0002a0 2711                      	CLR R17
0002a1 9310 0204                 	STS DAY_D, R17
0002a3 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 AUMENTO_DIA_NORMAL:
0002a5 9100 0203                 	LDS R16, DAY_U
0002a7 9503                      	INC R16
0002a8 300a                      	CPI R16, 10
0002a9 f011                      	BREQ AUMENTO_DIA_DECENA
0002aa 940c 02b8                 	JMP NO_AUMENTO_DIA_DECENA
                                 AUMENTO_DIA_DECENA:
0002ac 2700                      	CLR R16
0002ad 9300 0203                 	STS DAY_U, R16
0002af 9100 0204                 	LDS R16, DAY_D
0002b1 9503                      	INC R16
0002b2 9300 0204                 	STS DAY_D, R16
0002b4 9310 020d                 	STS DAY, R17
0002b6 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_DIA_DECENA:
0002b8 9300 0203                 	STS DAY_U, R16
0002ba 9310 020d                 	STS DAY, R17
0002bc 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 DECREMENTAR_DIA:
0002be 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
0002bf 9110 020d                 	LDS R17, DAY
0002c1 9100 020e                 	LDS R16, MONTH
0002c3 951a                      	DEC R17
0002c4 3010                      	CPI R17, 0
0002c5 f011                      	BREQ REDUCCION_DIA_A_TOPE
0002c6 940c 0312                 	JMP REDUCCION_NORMAL
                                 REDUCCION_DIA_A_TOPE:
0002c8 3001                      	CPI R16, 1
0002c9 f0b1                      	BREQ REDUCCION_EN_MES_REGULAR
0002ca 3002                      	CPI R16, 2
0002cb f0f9                      	BREQ REDUCCION_EN_FEBRERO
0002cc 3003                      	CPI R16, 3
0002cd f091                      	BREQ REDUCCION_EN_MES_REGULAR
0002ce 3004                      	CPI R16, 4
0002cf f1b9                      	BREQ REDUCCION_EN_MES_IRREGULAR
0002d0 3005                      	CPI R16, 5
0002d1 f071                      	BREQ REDUCCION_EN_MES_REGULAR
0002d2 3006                      	CPI R16, 6
0002d3 f199                      	BREQ REDUCCION_EN_MES_IRREGULAR
0002d4 3007                      	CPI R16, 7
0002d5 f051                      	BREQ REDUCCION_EN_MES_REGULAR
0002d6 3008                      	CPI R16, 8
0002d7 f041                      	BREQ REDUCCION_EN_MES_REGULAR
0002d8 3009                      	CPI R16, 9
0002d9 f169                      	BREQ REDUCCION_EN_MES_IRREGULAR
0002da 300a                      	CPI R16, 10
0002db f021                      	BREQ REDUCCION_EN_MES_REGULAR
0002dc 300b                      	CPI R16, 11
0002dd f149                      	BREQ REDUCCION_EN_MES_IRREGULAR
0002de 300c                      	CPI R16, 12
0002df f001                      	BREQ REDUCCION_EN_MES_REGULAR
                                 REDUCCION_EN_MES_REGULAR:
0002e0 e011                      	LDI R17, 1
0002e1 9310 0203                 	STS DAY_U, R17
0002e3 e013                      	LDI R17, 3
0002e4 9310 0204                 	STS DAY_D, R17
0002e6 e11f                      	LDI R17, 31
0002e7 9310 020d                 	STS DAY, R17
0002e9 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 REDUCCION_EN_FEBRERO:
0002eb 9100 020f                 	LDS R16, BISIESTO
0002ed 3000                      	CPI R16, 0
0002ee f011                      	BREQ REDUCCION_EN_BISIESTO
0002ef 940c 02fc                 	JMP REDUCCION_NO_EN_BISIESTO
                                 REDUCCION_EN_BISIESTO:
0002f1 e019                      	LDI R17, 9
0002f2 9310 0203                 	STS DAY_U, R17
0002f4 e012                      	LDI R17, 2
0002f5 9310 0204                 	STS DAY_D, R17
0002f7 e11d                      	LDI R17, 29
0002f8 9310 020d                 	STS DAY, R17
0002fa 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 REDUCCION_NO_EN_BISIESTO:
0002fc e018                      	LDI R17, 8
0002fd 9310 0203                 	STS DAY_U, R17
0002ff e012                      	LDI R17, 2
000300 9310 0204                 	STS DAY_D, R17
000302 e11c                      	LDI R17, 28
000303 9310 020d                 	STS DAY, R17
000305 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 REDUCCION_EN_MES_IRREGULAR:
000307 e010                      	LDI R17, 0
000308 9310 0203                 	STS DAY_U, R17
00030a e013                      	LDI R17, 3
00030b 9310 0204                 	STS DAY_D, R17
00030d e11e                      	LDI R17, 30
00030e 9310 020d                 	STS DAY, R17
000310 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 REDUCCION_NORMAL:
000312 9100 0203                 	LDS R16, DAY_U
000314 950a                      	DEC R16
000315 3f0f                      	CPI R16, -1
000316 f011                      	BREQ REDUCCION_DECENAS_DIA
000317 940c 0325                 	JMP NO_REDUCCION_DECENAS_DIA
                                 REDUCCION_DECENAS_DIA:
000319 e009                      	LDI R16, 9
00031a 9300 0203                 	STS DAY_U, R16
00031c 9100 0204                 	LDS R16, DAY_D
00031e 950a                      	DEC R16
00031f 9300 0204                 	STS DAY_D, R16
000321 9310 020d                 	STS DAY, R17
000323 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_DECENAS_DIA:
000325 9300 0203                 	STS DAY_U, R16
000327 9310 020d                 	STS DAY, R17
000329 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CONFIG_MES:
00032b fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
00032c 940c 0333                 	JMP INCREMENTAR_MES
00032e fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
00032f 940c 035e                 	JMP DECREMENTAR_MES
000331 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_MES:
000333 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
000334 9110 020e                 	LDS R17, MONTH
000336 9100 0205                 	LDS R16, MONTH_U
000338 9513                      	INC R17
000339 301d                      	CPI R17, 13
00033a f011                      	BREQ AUMENTO_MES_A_1
00033b 940c 0347                 	JMP AUMENTO_MES_NORMAL
                                 AUMENTO_MES_A_1:
00033d e011                      	LDI R17, 1
00033e 9310 020e                 	STS MONTH, R17
000340 9310 0205                 	STS MONTH_U, R17
000342 2711                      	CLR R17
000343 9310 0206                 	STS MONTH_D, R17
000345 940c 038a                 	JMP HUBO_CAMBIO_EN_MES
                                 AUMENTO_MES_NORMAL:
000347 9503                      	INC R16
000348 300a                      	CPI R16, 10
000349 f011                      	BREQ AUMENTO_DECENA_MES
00034a 940c 0358                 	JMP NO_AUMENTO_DECENA_MES
                                 AUMENTO_DECENA_MES:
00034c 2700                      	CLR R16
00034d 9300 0205                 	STS MONTH_U, R16
00034f 9100 0206                 	LDS R16, MONTH_D
000351 9503                      	INC R16
000352 9300 0206                 	STS MONTH_D, R16
000354 9310 020e                 	STS MONTH, R17
000356 940c 038a                 	JMP HUBO_CAMBIO_EN_MES
                                 NO_AUMENTO_DECENA_MES:
000358 9300 0205                 	STS MONTH_U, R16
00035a 9310 020e                 	STS MONTH, R17
00035c 940c 038a                 	JMP HUBO_CAMBIO_EN_MES
                                 DECREMENTAR_MES:
00035e 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
00035f 9110 020e                 	LDS R17, MONTH
000361 9100 0205                 	LDS R16, MONTH_U
000363 951a                      	DEC R17
000364 3010                      	CPI R17, 0
000365 f011                      	BREQ REDUCCION_MES_A_12
000366 940c 0373                 	JMP REDUCCION_MES_NORMAL
                                 REDUCCION_MES_A_12:
000368 e012                      	LDI R17, 2
000369 9310 0205                 	STS MONTH_U, R17
00036b e011                      	LDI R17, 1
00036c 9310 0206                 	STS MONTH_D, R17
00036e e01c                      	LDI R17, 12
00036f 9310 020e                 	STS MONTH, R17
000371 940c 038a                 	JMP HUBO_CAMBIO_EN_MES
                                 REDUCCION_MES_NORMAL:
000373 950a                      	DEC R16
000374 3f0f                      	CPI R16, -1
000375 f011                      	BREQ REDUCCION_MES_DECENA
000376 940c 0384                 	JMP NO_REDUCCION_MES_DECENA
                                 REDUCCION_MES_DECENA:
000378 e009                      	LDI R16, 9
000379 9300 0205                 	STS MONTH_U, R16
00037b 9100 0206                 	LDS R16, MONTH_D
00037d 950a                      	DEC R16
00037e 9300 0206                 	STS MONTH_D, R16
000380 9310 020e                 	STS MONTH, R17
000382 940c 038a                 	JMP HUBO_CAMBIO_EN_MES
                                 NO_REDUCCION_MES_DECENA:
000384 9300 0205                 	STS MONTH_U, R16
000386 9310 020e                 	STS MONTH, R17
000388 940c 038a                 	JMP HUBO_CAMBIO_EN_MES
                                 HUBO_CAMBIO_EN_MES:
00038a 9110 020d                 	LDS R17, DAY
00038c 9100 020e                 	LDS R16, MONTH
00038e 3001                      	CPI R16, 1
00038f f0b1                      	BREQ CAMBIO_A_MES_REGULAR
000390 3002                      	CPI R16, 2
000391 f109                      	BREQ CAMBIO_A_FEBRERO
000392 3003                      	CPI R16, 3
000393 f091                      	BREQ CAMBIO_A_MES_REGULAR
000394 3004                      	CPI R16, 4
000395 f1d9                      	BREQ CAMBIO_A_MES_IRREGULAR
000396 3005                      	CPI R16, 5
000397 f071                      	BREQ CAMBIO_A_MES_REGULAR
000398 3006                      	CPI R16, 6
000399 f1b9                      	BREQ CAMBIO_A_MES_IRREGULAR
00039a 3007                      	CPI R16, 7
00039b f051                      	BREQ CAMBIO_A_MES_REGULAR
00039c 3008                      	CPI R16, 8
00039d f041                      	BREQ CAMBIO_A_MES_REGULAR
00039e 3009                      	CPI R16, 9
00039f f189                      	BREQ CAMBIO_A_MES_IRREGULAR
0003a0 300a                      	CPI R16, 10
0003a1 f021                      	BREQ CAMBIO_A_MES_REGULAR
0003a2 300b                      	CPI R16, 11
0003a3 f169                      	BREQ CAMBIO_A_MES_IRREGULAR
0003a4 300c                      	CPI R16, 12
0003a5 f001                      	BREQ CAMBIO_A_MES_REGULAR
                                 CAMBIO_A_MES_REGULAR:
0003a6 e10f                      	LDI R16, 31
0003a7 1701                      	CP R16, R17
0003a8 f5a8                      	BRSH NO_MODIFICAR_MES
0003a9 9300 020d                 	STS DAY, R16
0003ab e001                      	LDI R16, 1
0003ac 9300 0203                 	STS DAY_U, R16
0003ae e003                      	LDI R16, 3
0003af 9300 0204                 	STS DAY_D, R16
0003b1 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CAMBIO_A_FEBRERO:
0003b3 9100 020f                 	LDS R16, BISIESTO
0003b5 3000                      	CPI R16, 0
0003b6 f069                      	BREQ CAMBIO_A_FEBRERO_BISIESTO
                                 CAMBIO_A_FEBRERO_NO_BISIESTO:
0003b7 e10c                      	LDI R16, 28
0003b8 1701                      	CP R16, R17
0003b9 f520                      	BRSH NO_MODIFICAR_MES
0003ba 9300 020d                 	STS DAY, R16
0003bc e008                      	LDI R16, 8
0003bd 9300 0203                 	STS DAY_U, R16
0003bf e002                      	LDI R16, 2
0003c0 9300 0204                 	STS DAY_D, R16
0003c2 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CAMBIO_A_FEBRERO_BISIESTO:
0003c4 e10d                      	LDI R16, 29
0003c5 1701                      	CP R16, R17
0003c6 f4b8                      	BRSH NO_MODIFICAR_MES
0003c7 9300 020d                 	STS DAY, R16
0003c9 e009                      	LDI R16, 9
0003ca 9300 0203                 	STS DAY_U, R16
0003cc e002                      	LDI R16, 2
0003cd 9300 0204                 	STS DAY_D, R16
0003cf 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CAMBIO_A_MES_IRREGULAR:
0003d1 e10e                      	LDI R16, 30
0003d2 1701                      	CP R16, R17
0003d3 f450                      	BRSH NO_MODIFICAR_MES
0003d4 9300 020d                 	STS DAY, R16
0003d6 e000                      	LDI R16, 0
0003d7 9300 0203                 	STS DAY_U, R16
0003d9 e003                      	LDI R16, 3
0003da 9300 0204                 	STS DAY_D, R16
0003dc 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_MODIFICAR_MES:
0003de 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CONFIG_YEAR:
0003e0 fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
0003e1 940c 03e8                 	JMP INCREMENTAR_YEAR
0003e3 fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
0003e4 940c 0440                 	JMP DECREMENTAR_YEAR
0003e6 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_YEAR:
0003e8 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
0003e9 9110 020f                 	LDS R17, BISIESTO
0003eb 9513                      	INC R17
0003ec 3014                      	CPI R17, 4
0003ed f409                      	BRNE NO_REINICIA_BISIESTO
0003ee 2711                      	CLR R17
                                 NO_REINICIA_BISIESTO:
0003ef 9310 020f                 	STS BISIESTO, R17
0003f1 9110 0211                 	LDS R17, YEAR_LOW
0003f3 9100 0207                 	LDS R16, YEAR_U
0003f5 9513                      	INC R17
0003f6 9503                      	INC R16
0003f7 300a                      	CPI R16, 10
0003f8 f011                      	BREQ AUMENTO_YEAR_DECENA
0003f9 940c 043a                 	JMP NO_AUMENTO_YEAR_DECENA
                                 AUMENTO_YEAR_DECENA:
0003fb 2700                      	CLR R16
0003fc 9300 0207                 	STS YEAR_U, R16
0003fe 9100 0208                 	LDS R16, YEAR_D
000400 9503                      	INC R16
000401 300a                      	CPI R16, 10
000402 f011                      	BREQ AUMENTO_YEAR_CENTENA
000403 940c 0434                 	JMP NO_AUMENTO_YEAR_CENTENA
                                 AUMENTO_YEAR_CENTENA:
000405 2700                      	CLR R16
000406 2711                      	CLR R17
000407 9300 0208                 	STS YEAR_D, R16
000409 9310 0211                 	STS YEAR_LOW, R17
00040b 9100 0209                 	LDS R16, YEAR_C
00040d 9110 0212                 	LDS R17, YEAR_HIGH
00040f 9503                      	INC R16
000410 9513                      	INC R17
000411 300a                      	CPI R16, 10
000412 f011                      	BREQ AUMENTO_YEAR_MILLAR
000413 940c 042e                 	JMP NO_AUMENTO_YEAR_MILLAR
                                 AUMENTO_YEAR_MILLAR:
000415 2700                      	CLR R16
000416 9300 0209                 	STS YEAR_C, R16
000418 9100 020a                 	LDS R16, YEAR_M
00041a 9503                      	INC R16
00041b 300a                      	CPI R16, 10
00041c f011                      	BREQ REINICIO_YEAR
00041d 940c 0428                 	JMP NO_REINICIO_YEAR
                                 REINICIO_YEAR:
00041f 2700                      	CLR R16
000420 9300 020a                 	STS YEAR_M, R16
000422 9300 0212                 	STS YEAR_HIGH, R16
000424 9300 020f                 	STS BISIESTO, R16
000426 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REINICIO_YEAR:
000428 9300 020a                 	STS YEAR_M, R16
00042a 9310 0212                 	STS YEAR_HIGH, R17
00042c 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_YEAR_MILLAR:
00042e 9300 0209                 	STS YEAR_C, R16
000430 9310 0212                 	STS YEAR_HIGH, R17
000432 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_YEAR_CENTENA:
000434 9310 0211                 	STS YEAR_LOW, R17
000436 9300 0208                 	STS YEAR_D, R16
000438 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_YEAR_DECENA:
00043a 9310 0211                 	STS YEAR_LOW, R17
00043c 9300 0207                 	STS YEAR_U, R16
00043e 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 DECREMENTAR_YEAR:
000440 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
000441 9110 020f                 	LDS R17, BISIESTO
000443 951a                      	DEC R17
000444 3f1f                      	CPI R17, -1
000445 f409                      	BRNE BISIESTO_NO_A_3
000446 e013                      	LDI R17, 3
                                 BISIESTO_NO_A_3:
000447 9310 020f                 	STS BISIESTO, R17
000449 9110 0211                 	LDS R17, YEAR_LOW
00044b 9100 0207                 	LDS R16, YEAR_U
00044d 951a                      	DEC R17
00044e 950a                      	DEC R16
00044f 3f0f                      	CPI R16, -1
000450 f011                      	BREQ REDUCCION_YEAR_DECENA
000451 940c 0494                 	JMP NO_REDUCCION_YEAR_DECENA
                                 REDUCCION_YEAR_DECENA:
000453 e009                      	LDI R16, 9
000454 9300 0207                 	STS YEAR_U, R16
000456 9100 0208                 	LDS R16, YEAR_D
000458 950a                      	DEC R16
000459 3f0f                      	CPI R16, -1
00045a f011                      	BREQ REDUCCION_YEAR_CENTENA
00045b 940c 048e                 	JMP NO_REDUCCION_YEAR_CENTENA
                                 REDUCCION_YEAR_CENTENA:
00045d e009                      	LDI R16, 9
00045e 9300 0208                 	STS YEAR_D, R16
000460 e613                      	LDI R17, 99
000461 9310 0211                 	STS YEAR_LOW, R17
000463 9100 0209                 	LDS R16, YEAR_C
000465 9110 0212                 	LDS R17, YEAR_HIGH
000467 950a                      	DEC R16
000468 951a                      	DEC R17
000469 3f0f                      	CPI R16, -1
00046a f011                      	BREQ REDUCCION_YEAR_MILLAR
00046b 940c 0488                 	JMP NO_REDUCCION_YEAR_MILLAR
                                 REDUCCION_YEAR_MILLAR:
00046d e009                      	LDI R16, 9
00046e 9300 0209                 	STS YEAR_C, R16
000470 9100 020a                 	LDS R16, YEAR_M
000472 950a                      	DEC R16
000473 3f0f                      	CPI R16, -1
000474 f011                      	BREQ REDUCCION_YEAR_A_9999
000475 940c 0482                 	JMP NO_REDUCCION_YEAR_A_9999
                                 REDUCCION_YEAR_A_9999:
000477 e009                      	LDI R16, 9
000478 9300 020a                 	STS YEAR_M, R16
00047a e613                      	LDI R17, 99
00047b 9310 0212                 	STS YEAR_HIGH, R17
00047d e013                      	LDI R17, 3
00047e 9310 020f                 	STS BISIESTO, R17
000480 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_YEAR_A_9999:
000482 9310 0212                 	STS YEAR_HIGH, R17
000484 9300 020a                 	STS YEAR_M, R16
000486 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_YEAR_MILLAR:
000488 9310 0212                 	STS YEAR_HIGH, R17
00048a 9300 0209                 	STS YEAR_C, R16
00048c 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_YEAR_CENTENA:
00048e 9310 0211                 	STS YEAR_LOW, R17
000490 9300 0208                 	STS YEAR_D, R16
000492 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_YEAR_DECENA:
000494 9310 0211                 	STS YEAR_LOW, R17
000496 9300 0207                 	STS YEAR_U, R16
000498 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CONFIG_ALARMA:
00049a fd61                      	SBRC CONFIGURE, 1
00049b 940c 04fc                 	JMP CONFIG_ALARMA_MIN
                                 CONFIG_ALARMA_HORA:
00049d fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
00049e 940c 04a5                 	JMP INCREMENTAR_ALARMA_HORA
0004a0 fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
0004a1 940c 04d0                 	JMP DECREMENTAR_ALARMA_HORA
0004a3 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_ALARMA_HORA:
0004a5 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
0004a6 9110 0216                 	LDS R17, ALARM_HOUR
0004a8 9100 0217                 	LDS R16, ALARM_HOUR_U
0004aa 9513                      	INC R17
0004ab 3118                      	CPI R17, 24
0004ac f011                      	BREQ ALARMA_HORA_DE_24_A_0
0004ad 940c 04b9                 	JMP ALARMA_HORA_NO_DE_24_A_0
                                 ALARMA_HORA_DE_24_A_0:
0004af 2700                      	CLR R16
0004b0 9300 0217                 	STS ALARM_HOUR_U, R16
0004b2 9300 0218                 	STS ALARM_HOUR_D, R16
0004b4 2711                      	CLR R17
0004b5 9310 0216                 	STS ALARM_HOUR, R17
0004b7 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 ALARMA_HORA_NO_DE_24_A_0:
0004b9 9503                      	INC R16
0004ba 300a                      	CPI R16, 10
0004bb f011                      	BREQ AUMENTO_DECENA_ALARMA_HORA
0004bc 940c 04ca                 	JMP NO_AUMENTO_DECENA_ALARMA_HORA
                                 AUMENTO_DECENA_ALARMA_HORA:
0004be 2700                      	CLR R16
0004bf 9300 0217                 	STS ALARM_HOUR_U, R16
0004c1 9100 0218                 	LDS R16, ALARM_HOUR_D
0004c3 9503                      	INC R16
0004c4 9300 0218                 	STS ALARM_HOUR_D, R16
0004c6 9310 0216                 	STS ALARM_HOUR, R17
0004c8 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_DECENA_ALARMA_HORA:
0004ca 9300 0217                 	STS ALARM_HOUR_U, R16
0004cc 9310 0216                 	STS ALARM_HOUR, R17
0004ce 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 DECREMENTAR_ALARMA_HORA:
0004d0 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
0004d1 9110 0216                 	LDS R17, ALARM_HOUR
0004d3 9100 0217                 	LDS R16, ALARM_HOUR_U
0004d5 951a                      	DEC R17
0004d6 3f1f                      	CPI R17, -1
0004d7 f011                      	BREQ ALARMA_HORA_DE_0_A_23
0004d8 940c 04e5                 	JMP ALARMA_HORA_NO_DE_0_A_23
                                 ALARMA_HORA_DE_0_A_23:
0004da e003                      	LDI R16, 3
0004db 9300 0217                 	STS ALARM_HOUR_U, R16
0004dd e002                      	LDI R16, 2
0004de 9300 0218                 	STS ALARM_HOUR_D, R16
0004e0 e117                      	LDI R17, 23
0004e1 9310 0216                 	STS ALARM_HOUR, R17
0004e3 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 ALARMA_HORA_NO_DE_0_A_23:
0004e5 950a                      	DEC R16
0004e6 3f0f                      	CPI R16, -1
0004e7 f011                      	BREQ REDUCCION_DECENA_ALARMA_HORA
0004e8 940c 04f6                 	JMP NO_REDUCCION_DECENA_ALARMA_HORA
                                 REDUCCION_DECENA_ALARMA_HORA:
0004ea e009                      	LDI R16, 9
0004eb 9300 0217                 	STS ALARM_HOUR_U, R16
0004ed 9100 0218                 	LDS R16, ALARM_HOUR_D
0004ef 950a                      	DEC R16
0004f0 9300 0218                 	STS ALARM_HOUR_D, R16
0004f2 9310 0216                 	STS ALARM_HOUR, R17
0004f4 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_DECENA_ALARMA_HORA:
0004f6 9300 0217                 	STS ALARM_HOUR_U, R16
0004f8 9310 0216                 	STS ALARM_HOUR, R17
0004fa 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 CONFIG_ALARMA_MIN:
0004fc fd31                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 1
0004fd 940c 0504                 	JMP INCREMENTAR_ALARMA_MIN
0004ff fd32                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 2
000500 940c 052f                 	JMP DECREMENTAR_ALARMA_MIN
000502 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 INCREMENTAR_ALARMA_MIN:
000504 7f3d                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1101
000505 9110 0213                 	LDS R17, ALARM_MINUTE
000507 9100 0214                 	LDS R16, ALARM_MINUTE_U
000509 9513                      	INC R17
00050a 331c                      	CPI R17, 60
00050b f011                      	BREQ ALARMA_MIN_DE_60_A_0
00050c 940c 0518                 	JMP ALARMA_MIN_NO_DE_60_A_0
                                 ALARMA_MIN_DE_60_A_0:
00050e 2700                      	CLR R16
00050f 9300 0214                 	STS ALARM_MINUTE_U, R16
000511 9300 0215                 	STS ALARM_MINUTE_D, R16
000513 2711                      	CLR R17
000514 9310 0213                 	STS ALARM_MINUTE, R17
000516 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 ALARMA_MIN_NO_DE_60_A_0:
000518 9503                      	INC R16
000519 300a                      	CPI R16, 10
00051a f011                      	BREQ AUMENTO_DECENA_ALARMA_MIN
00051b 940c 0529                 	JMP NO_AUMENTO_DECENA_ALARMA_MIN
                                 AUMENTO_DECENA_ALARMA_MIN:
00051d 2700                      	CLR R16
00051e 9300 0214                 	STS ALARM_MINUTE_U, R16
000520 9100 0215                 	LDS R16, ALARM_MINUTE_D
000522 9503                      	INC R16
000523 9300 0215                 	STS ALARM_MINUTE_D, R16
000525 9310 0213                 	STS ALARM_MINUTE, R17
000527 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_AUMENTO_DECENA_ALARMA_MIN:
000529 9300 0214                 	STS ALARM_MINUTE_U, R16
00052b 9310 0213                 	STS ALARM_MINUTE, R17
00052d 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 DECREMENTAR_ALARMA_MIN:
00052f 7f3b                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_1011
000530 9110 0213                 	LDS R17, ALARM_MINUTE
000532 9100 0214                 	LDS R16, ALARM_MINUTE_U
000534 951a                      	DEC R17
000535 3f1f                      	CPI R17, -1
000536 f011                      	BREQ ALARMA_MIN_DE_0_A_60
000537 940c 0544                 	JMP ALARMA_MIN_NO_DE_0_A_60
                                 ALARMA_MIN_DE_0_A_60:
000539 e009                      	LDI R16, 9
00053a 9300 0214                 	STS ALARM_MINUTE_U, R16
00053c e005                      	LDI R16, 5
00053d 9300 0215                 	STS ALARM_MINUTE_D, R16
00053f e31b                      	LDI R17, 59
000540 9310 0213                 	STS ALARM_MINUTE, R17
000542 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 ALARMA_MIN_NO_DE_0_A_60:
000544 950a                      	DEC R16
000545 3f0f                      	CPI R16, -1
000546 f011                      	BREQ REDUCCION_DECENA_ALARMA_MIN
000547 940c 0555                 	JMP NO_REDUCCION_DECENA_ALARMA_MIN
                                 REDUCCION_DECENA_ALARMA_MIN:
000549 e009                      	LDI R16, 9
00054a 9300 0214                 	STS ALARM_MINUTE_U, R16
00054c 9100 0215                 	LDS R16, ALARM_MINUTE_D
00054e 950a                      	DEC R16
00054f 9300 0215                 	STS ALARM_MINUTE_D, R16
000551 9310 0213                 	STS ALARM_MINUTE, R17
000553 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 NO_REDUCCION_DECENA_ALARMA_MIN:
000555 9300 0214                 	STS ALARM_MINUTE_U, R16
000557 9310 0213                 	STS ALARM_MINUTE, R17
000559 940c 055b                 	JMP MUESTREO_DISPLAYS
                                 //########################################################################
                                 //						MUESTREO DE DISPLAYS
                                 //########################################################################
                                 MUESTREO_DISPLAYS:
00055b fd84                      	SBRC ALTERNADOR_DISPLAYS, 4
00055c c002                      	RJMP OTRAS_LEDS
00055d 940c 0574                 	JMP DIGITOS
                                 OTRAS_LEDS:
00055f 9840                      	CBI PORTC, PC0			//TRANSISTOR DE OTRAS LEDS
000560 9a2d                      	SBI PORTB, PB5			// DIG 1
000561 9a2c                      	SBI PORTB, PB4			// DIG 2
000562 9a2b                      	SBI PORTB, PB3			// DIG 3
000563 9a2a                      	SBI PORTB, PB2			// DIG 4
000564 b10b                      	IN R16, PORTD
000565 b115                      	IN R17, PORTB
000566 6f0c                      	ORI R16, 0b1111_1100
000567 6013                      	ORI R17, 0b0000_0011
                                 	//ANDI R16, 0b0111_0011
000568 fd50                      	SBRC MODE, 0
000569 770f                      	ANDI R16, 0B0111_1111
00056a fd51                      	SBRC MODE, 1
00056b 7f0b                      	ANDI R16, 0B1111_1011
00056c fd52                      	SBRC MODE, 2
00056d 7b0f                      	ANDI R16, 0B1011_1111
00056e fd33                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 3
00056f 7f07                      	ANDI R16, 0B1111_0111
000570 b90b                      	OUT PORTD, R16
000571 b915                      	OUT PORTB, R17
000572 940c 0621                 	JMP IGNORAR_DISPLAYS
                                 DIGITOS:
000574 fd80                      	SBRC ALTERNADOR_DISPLAYS, 0
000575 940c 0580                 	JMP PRESET_DIGITO1
000577 fd81                      	SBRC ALTERNADOR_DISPLAYS, 1
000578 940c 059e                 	JMP PRESET_DIGITO2
00057a fd82                      	SBRC ALTERNADOR_DISPLAYS, 2
00057b 940c 05bc                 	JMP PRESET_DIGITO3
00057d fd83                      	SBRC ALTERNADOR_DISPLAYS, 3
00057e 940c 05da                 	JMP PRESET_DIGITO4
                                 PRESET_DIGITO1:
000580 9a40                      	SBI PORTC, PC0			//TRANSISTOR DE OTRAS LEDS
000581 982d                      	CBI PORTB, PB5			// DIG 1
000582 9a2c                      	SBI PORTB, PB4			// DIG 2
000583 9a2b                      	SBI PORTB, PB3			// DIG 3
000584 9a2a                      	SBI PORTB, PB2			// DIG 4
000585 ff60                      	SBRS CONFIGURE, 0
000586 c009                      	RJMP ESTABLECER_VALOR_DIGITO1
000587 fd52                      	SBRC MODE, 2
000588 c002                      	RJMP ALTERNAR_VALOR_DIGITO1
000589 ff62                      	SBRS CONFIGURE, 2
00058a c005                      	RJMP ESTABLECER_VALOR_DIGITO1
                                 ALTERNAR_VALOR_DIGITO1:
00058b fd70                      	SBRC ALTERNADOR_LEDS, 0
00058c c003                      	RJMP ESTABLECER_VALOR_DIGITO1
                                 APAGAR_DIGITO1:
00058d e02a                      	LDI R18, 10
00058e 940c 05f8                 	JMP SHOW_DISPLAYS
                                 ESTABLECER_VALOR_DIGITO1:
000590 fd50                      	SBRC MODE, 0
000591 9120 0202                 	LDS R18, HOUR_D
000593 fd51                      	SBRC MODE, 1
000594 9120 0204                 	LDS R18, DAY_D
000596 fd52                      	SBRC MODE, 2
000597 9120 020a                 	LDS R18, YEAR_M
000599 fd53                      	SBRC MODE, 3
00059a 9120 0218                 	LDS R18, ALARM_HOUR_D
00059c 940c 05f8                 	JMP SHOW_DISPLAYS
                                 PRESET_DIGITO2:
00059e 9a40                      	SBI PORTC, PC0			//TRANSISTOR DE OTRAS LEDS
00059f 9a2d                      	SBI PORTB, PB5			// DIG 1
0005a0 982c                      	CBI PORTB, PB4			// DIG 2
0005a1 9a2b                      	SBI PORTB, PB3			// DIG 3
0005a2 9a2a                      	SBI PORTB, PB2			// DIG 4
0005a3 ff60                      	SBRS CONFIGURE, 0
0005a4 c009                      	RJMP ESTABLECER_VALOR_DIGITO2
0005a5 fd52                      	SBRC MODE, 2
0005a6 c002                      	RJMP ALTERNAR_VALOR_DIGITO2
0005a7 ff62                      	SBRS CONFIGURE, 2
0005a8 c005                      	RJMP ESTABLECER_VALOR_DIGITO2
                                 ALTERNAR_VALOR_DIGITO2:
0005a9 fd70                      	SBRC ALTERNADOR_LEDS, 0
0005aa c003                      	RJMP ESTABLECER_VALOR_DIGITO2
                                 APAGAR_DIGITO2:
0005ab e02a                      	LDI R18, 10
0005ac 940c 05f8                 	JMP SHOW_DISPLAYS
                                 ESTABLECER_VALOR_DIGITO2:
0005ae fd50                      	SBRC MODE, 0
0005af 9120 0201                 	LDS R18, HOUR_U
0005b1 fd51                      	SBRC MODE, 1
0005b2 9120 0203                 	LDS R18, DAY_U
0005b4 fd52                      	SBRC MODE, 2
0005b5 9120 0209                 	LDS R18, YEAR_C
0005b7 fd53                      	SBRC MODE, 3
0005b8 9120 0217                 	LDS R18, ALARM_HOUR_U
0005ba 940c 05f8                 	JMP SHOW_DISPLAYS
                                 PRESET_DIGITO3:
0005bc 9a40                      	SBI PORTC, PC0			//TRANSISTOR DE OTRAS LEDS
0005bd 9a2d                      	SBI PORTB, PB5			// DIG 1
0005be 9a2c                      	SBI PORTB, PB4			// DIG 2
0005bf 982b                      	CBI PORTB, PB3			// DIG 3
0005c0 9a2a                      	SBI PORTB, PB2			// DIG 4
0005c1 ff60                      	SBRS CONFIGURE, 0
0005c2 c009                      	RJMP ESTABLECER_VALOR_DIGITO3
0005c3 fd52                      	SBRC MODE, 2
0005c4 c002                      	RJMP ALTERNAR_VALOR_DIGITO3
0005c5 ff61                      	SBRS CONFIGURE, 1
0005c6 c005                      	RJMP ESTABLECER_VALOR_DIGITO3
                                 ALTERNAR_VALOR_DIGITO3:
0005c7 fd70                      	SBRC ALTERNADOR_LEDS, 0
0005c8 c003                      	RJMP ESTABLECER_VALOR_DIGITO3
                                 APAGAR_DIGITO3:
0005c9 e02a                      	LDI R18, 10
0005ca 940c 05f8                 	JMP SHOW_DISPLAYS
                                 ESTABLECER_VALOR_DIGITO3:
0005cc fd50                      	SBRC MODE, 0
0005cd 9120 0200                 	LDS R18, MINUTE_D
0005cf fd51                      	SBRC MODE, 1
0005d0 9120 0206                 	LDS R18, MONTH_D
0005d2 fd52                      	SBRC MODE, 2
0005d3 9120 0208                 	LDS R18, YEAR_D
0005d5 fd53                      	SBRC MODE, 3
0005d6 9120 0215                 	LDS R18, ALARM_MINUTE_D
0005d8 940c 05f8                 	JMP SHOW_DISPLAYS
                                 PRESET_DIGITO4:
0005da 9a40                      	SBI PORTC, PC0			//TRANSISTOR DE OTRAS LEDS
0005db 9a2d                      	SBI PORTB, PB5			// DIG 1
0005dc 9a2c                      	SBI PORTB, PB4			// DIG 2
0005dd 9a2b                      	SBI PORTB, PB3			// DIG 3
0005de 982a                      	CBI PORTB, PB2			// DIG 4
0005df ff60                      	SBRS CONFIGURE, 0
0005e0 c009                      	RJMP ESTABLECER_VALOR_DIGITO4
0005e1 fd52                      	SBRC MODE, 2
0005e2 c002                      	RJMP ALTERNAR_VALOR_DIGITO4
0005e3 ff61                      	SBRS CONFIGURE, 1
0005e4 c005                      	RJMP ESTABLECER_VALOR_DIGITO4
                                 ALTERNAR_VALOR_DIGITO4:
0005e5 fd70                      	SBRC ALTERNADOR_LEDS, 0
0005e6 c003                      	RJMP ESTABLECER_VALOR_DIGITO4
                                 APAGAR_DIGITO4:
0005e7 e02a                      	LDI R18, 10
0005e8 940c 05f8                 	JMP SHOW_DISPLAYS
                                 ESTABLECER_VALOR_DIGITO4:
0005ea fd50                      	SBRC MODE, 0
0005eb 9120 01ff                 	LDS R18, MINUTE_U
0005ed fd51                      	SBRC MODE, 1
0005ee 9120 0205                 	LDS R18, MONTH_U
0005f0 fd52                      	SBRC MODE, 2
0005f1 9120 0207                 	LDS R18, YEAR_U
0005f3 fd53                      	SBRC MODE, 3
0005f4 9120 0214                 	LDS R18, ALARM_MINUTE_U
0005f6 940c 05f8                 	JMP SHOW_DISPLAYS
                                 SHOW_DISPLAYS:
0005f8 e0fd                      	LDI ZH, HIGH(TABLA << 1)
0005f9 ede6                      	LDI ZL, LOW(TABLA << 1)
0005fa 0fe2                      	ADD ZL, R18
0005fb f408                      	BRCC NO_CARRY
0005fc 95f3                      	INC ZH
                                 NO_CARRY:
0005fd 9104                      	LPM R16, Z
0005fe b115                      	IN R17, PORTB
0005ff 0f00                      	LSL R16
000600 f010                      	BRCS CARRY_SET
000601 7f1e                      	ANDI R17, 0b1111_1110
000602 c001                      	RJMP CONTINUAR_AFTER_CARRY
                                 CARRY_SET:
000603 6011                      	ORI R17, 0b0000_0001
                                 CONTINUAR_AFTER_CARRY:
000604 fd52                      	SBRC MODE, 2
000605 c00a                      	RJMP NO_ENCENDER_LEDS_MEDIO
000606 fd60                      	SBRC CONFIGURE, 0
000607 c00a                      	RJMP ENCENDER_LEDS_MEDIO
000608 fd50                      	SBRC MODE, 0
000609 c004                      	RJMP ALTERNAR_LEDS_MEDIO
00060a fd51                      	SBRC MODE, 1
00060b c006                      	RJMP ENCENDER_LEDS_MEDIO
00060c fd53                      	SBRC MODE, 3
00060d c004                      	RJMP ENCENDER_LEDS_MEDIO
                                 ALTERNAR_LEDS_MEDIO:
00060e fd70                      	SBRC ALTERNADOR_LEDS, 0
00060f c002                      	RJMP ENCENDER_LEDS_MEDIO
                                 NO_ENCENDER_LEDS_MEDIO:
000610 6012                      	ORI R17, 0b0000_0010
000611 c001                      	RJMP CONTINUAR_AFTER_LEDS
                                 ENCENDER_LEDS_MEDIO:
000612 7f1d                      	ANDI R17, 0b1111_1101
                                 CONTINUAR_AFTER_LEDS:
000613 fd34                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 4
000614 940c 0618                 	JMP ALTERNAR_ALARMA
000616 940c 061e                 	JMP CALLAR_ALARMA
                                 ALTERNAR_ALARMA:
000618 ff70                      	SBRS ALTERNADOR_LEDS, 0
000619 940c 061e                 	JMP CALLAR_ALARMA
                                 SONAR_ALARMA:
00061b 9a45                      	SBI PORTC, PC5
00061c 940c 061f                 	JMP CONTINUAR_AFTER_ALARMA
                                 CALLAR_ALARMA:
00061e 9845                      	CBI PORTC, PC5
                                 CONTINUAR_AFTER_ALARMA:
00061f b90b                      	OUT PORTD, R16
000620 b915                      	OUT PORTB, R17
                                 IGNORAR_DISPLAYS:
000621 940c 0047                 	JMP LOOP
                                 
                                 	
                                 DELAY:
000623 e022                      	LDI R18, 2
                                 START_DELAY:
000624 ef1f                      	LDI R17, 255
                                 MULT_DELAY:
000625 ef0f                      	LDI R16, 255
                                 FIRST_DELAY:
000626 950a                      	DEC R16
000627 f7f1                      	BRNE FIRST_DELAY
000628 951a                      	DEC R17
000629 f7d9                      	BRNE MULT_DELAY
00062a 952a                      	DEC R18
00062b f7c1                      	BRNE START_DELAY
00062c 9508                      	RET
                                 
                                 
                                 INITIALIZE_TIME:
00062d e000                      	LDI R16, 0x00
00062e 9300 01ff                 	STS MINUTE_U, R16
000630 9300 0200                 	STS MINUTE_D, R16
000632 9300 0201                 	STS HOUR_U, R16
000634 9300 0202                 	STS HOUR_D, R16
000636 9300 0204                 	STS DAY_D, R16
000638 9300 0206                 	STS MONTH_D, R16
00063a 9300 0209                 	STS YEAR_C, R16
00063c 9300 020f                 	STS BISIESTO, R16
00063e 9300 0213                 	STS ALARM_MINUTE, R16
000640 9300 0214                 	STS ALARM_MINUTE_U, R16
000642 9300 0215                 	STS ALARM_MINUTE_D, R16
000644 9300 0216                 	STS ALARM_HOUR, R16
000646 9300 0217                 	STS ALARM_HOUR_U, R16
000648 9300 0218                 	STS ALARM_HOUR_D, R16
00064a e001                      	LDI R16, 1
00064b 9300 0203                 	STS DAY_U, R16
00064d 9300 0205                 	STS MONTH_U, R16
00064f e002                      	LDI R16, 2
000650 9300 0208                 	STS YEAR_D, R16
000652 9300 020a                 	STS YEAR_M, R16
000654 e004                      	LDI R16, 4
000655 9300 0207                 	STS YEAR_U, R16
000657 e010                      	LDI R17, 0x00
000658 9310 0210                 	STS SECONDS, R17
00065a 9310 020b                 	STS MINUTE, R17
00065c 9310 020c                 	STS HOUR, R17
00065e 9310 020f                 	STS BISIESTO, R17
000660 e011                      	LDI R17, 1
000661 9310 020d                 	STS DAY, R17
000663 9310 020e                 	STS MONTH, R17
000665 e118                      	LDI R17, 24
000666 9310 0211                 	STS YEAR_LOW, R17
000668 e114                      	LDI R17, 20
000669 9310 0212                 	STS YEAR_HIGH, R17
00066b 2777                      	CLR ALTERNADOR_LEDS
00066c 2744                      	CLR CONTADOR_TIMER0
00066d e081                      	LDI ALTERNADOR_DISPLAYS, 1
00066e e051                      	LDI MODE, 1
00066f e030                      	LDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B0000_0000
000670 e062                      	LDI CONFIGURE, 0B0000_0010
000671 9508                      	RET
                                 
                                 INITIALIZE_TIMER0:
000672 e005                      	LDI R16, (1 << CS02)|(1<<CS00)
000673 bd05                      	OUT TCCR0B, R16
                                 
000674 e30d                      	LDI R16, 61
000675 bd06                      	OUT TCNT0, R16
                                 	// TIMER0 EN 50 ms
000676 9508                      	RET
                                 
                                 INITIALIZE_TIMER2:
000677 e004                      	LDI R16, (1 << CS22)
000678 9300 00b1                 	STS TCCR2B, R16
                                 
00067a e405                      	LDI R16, 69
00067b 9300 00b2                 	STS TCNT2, R16
                                 	// TIMER2 EN 3 ms
00067d 9508                      	RET
                                 
                                 ISR_TIMER2_OVF:
00067e 930f                      	PUSH R16
00067f b70f                      	IN R16, SREG
000680 930f                      	PUSH R16
                                 
000681 e405                      	LDI R16, 69
000682 9300 00b2                 	STS TCNT2, R16
                                 
000684 fd84                      	SBRC ALTERNADOR_DISPLAYS, 4
000685 c002                      	RJMP RESETEAR_ALTERNADOR_DISPLAYS
000686 0f88                      	LSL ALTERNADOR_DISPLAYS
000687 c001                      	RJMP NO_RESETEAR_ALTERNADOR_DISPLAYS
                                 RESETEAR_ALTERNADOR_DISPLAYS:
000688 e081                      	LDI ALTERNADOR_DISPLAYS, 1
                                 NO_RESETEAR_ALTERNADOR_DISPLAYS:
                                 
000689 910f                      	POP R16
00068a bf0f                      	OUT SREG, R16
00068b 910f                      	POP R16
00068c 9518                      	RETI
                                 
                                 ISR_TIMER0_OVF:
00068d 930f                      	PUSH R16
00068e b70f                      	IN R16, SREG
00068f 930f                      	PUSH R16
                                 
000690 e30d                      	LDI R16, 61
000691 bd06                      	OUT TCNT0, R16
                                 
000692 9543                      	INC CONTADOR_TIMER0
000693 304a                      	CPI CONTADOR_TIMER0, 10
000694 f429                      	BRNE IGNORAR_BANDERA
                                 HA_PASADO_500MS:
000695 2744                      	CLR CONTADOR_TIMER0
000696 9573                      	INC ALTERNADOR_LEDS
000697 ff70                      	SBRS ALTERNADOR_LEDS, 0
000698 c001                      	RJMP IGNORAR_BANDERA
000699 6031                      	ORI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B0000_0001
                                 IGNORAR_BANDERA:
00069a 910f                      	POP R16
00069b bf0f                      	OUT SREG, R16
00069c 910f                      	POP R16
00069d 9518                      	RETI
                                 
                                 ISR_PCINT1:
00069e 930f                      	PUSH R16
00069f b70f                      	IN R16, SREG
0006a0 930f                      	PUSH R16
                                 
0006a1 b106                      	IN R16, PINC
0006a2 ff01                      	SBRS R16, PC1
0006a3 c030                      	RJMP SE_PRESIONO_PC1
0006a4 ff02                      	SBRS R16, PC2
0006a5 c01f                      	RJMP SE_PRESIONO_PC2
0006a6 ff03                      	SBRS R16, PC3
0006a7 c013                      	RJMP SE_PRESIONO_PC3
0006a8 ff04                      	SBRS R16, PC4
0006a9 c001                      	RJMP SE_PRESIONO_PC4
0006aa c03c                      	RJMP CONTINUAR_PCINT1
                                 SE_PRESIONO_PC4: // INCREMENTAR
0006ab fd34                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 4
0006ac 940c 06e5                 	JMP APAGAR_ALARMA
0006ae fd60                      	SBRC CONFIGURE, 0
0006af 940c 06b9                 	JMP ACTIVAR_SUMA
0006b1 ff53                      	SBRS MODE, 3
0006b2 940c 06e7                 	JMP CONTINUAR_PCINT1
0006b4 fd33                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 3
0006b5 940c 06e3                 	JMP QUITAR_MODO_ALARMA
0006b7 940c 06e1                 	JMP PONER_MODO_ALARMA
                                 ACTIVAR_SUMA:
0006b9 6032                      	ORI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B0000_0010
0006ba c02c                      	RJMP CONTINUAR_PCINT1
                                 SE_PRESIONO_PC3: // DECREMENTAR
0006bb fd34                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 4
0006bc 940c 06e5                 	JMP APAGAR_ALARMA
0006be fd60                      	SBRC CONFIGURE, 0
0006bf 940c 06c3                 	JMP ACTIVAR_RESTA
0006c1 940c 06e7                 	JMP CONTINUAR_PCINT1
                                 ACTIVAR_RESTA:
0006c3 6034                      	ORI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B0000_0100
0006c4 c022                      	RJMP CONTINUAR_PCINT1
                                 SE_PRESIONO_PC2: // CAMBIO A CONFIGURACIÓN
0006c5 fd34                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 4
0006c6 940c 06e5                 	JMP APAGAR_ALARMA
0006c8 ff60                      	SBRS CONFIGURE, 0
0006c9 c008                      	RJMP PONER_MODO_CONFIGURE
0006ca ff61                      	SBRS CONFIGURE, 1
0006cb c003                      	RJMP MOVER_CONFIG_DERECHA
                                 MOVER_CONFIG_IZQUIERDA:
0006cc 7f6d                      	ANDI CONFIGURE, 0B1111_1101
0006cd 6064                      	ORI CONFIGURE, 0B0000_0100
0006ce c018                      	RJMP CONTINUAR_PCINT1
                                 MOVER_CONFIG_DERECHA:
0006cf 7f6b                      	ANDI CONFIGURE, 0B1111_1011
0006d0 6062                      	ORI CONFIGURE, 0B0000_0010
0006d1 c015                      	RJMP CONTINUAR_PCINT1
                                 PONER_MODO_CONFIGURE:
0006d2 e063                      	LDI CONFIGURE, 0B0000_0011
0006d3 c013                      	RJMP CONTINUAR_PCINT1
                                 SE_PRESIONO_PC1:
0006d4 fd34                      	SBRC BANDERA_ALARMA_BOTONES_SEGUNDO, 4
0006d5 940c 06e5                 	JMP APAGAR_ALARMA
0006d7 fd60                      	SBRC CONFIGURE, 0
0006d8 c004                      	RJMP QUITAR_MODO_CONFIGURE
0006d9 3058                      	CPI MODE, 0B0000_1000
0006da f021                      	BREQ CAMBIAR_A_MODO_HORA
0006db 0f55                      	LSL MODE
0006dc c00a                      	RJMP CONTINUAR_PCINT1
                                 QUITAR_MODO_CONFIGURE:
0006dd 7f6e                      	ANDI CONFIGURE, 0B1111_1110
0006de c008                      	RJMP CONTINUAR_PCINT1
                                 CAMBIAR_A_MODO_HORA:
0006df e051                      	LDI MODE, 0B0000_0001
0006e0 c006                      	RJMP CONTINUAR_PCINT1
                                 PONER_MODO_ALARMA:
0006e1 6038                      	ORI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B0000_1000
0006e2 c004                      	RJMP CONTINUAR_PCINT1
                                 QUITAR_MODO_ALARMA:
0006e3 7f37                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1111_0111
0006e4 c002                      	RJMP CONTINUAR_PCINT1
                                 APAGAR_ALARMA:
0006e5 7e3f                      	ANDI BANDERA_ALARMA_BOTONES_SEGUNDO, 0B1110_1111
0006e6 cffc                      	RJMP QUITAR_MODO_ALARMA
                                 CONTINUAR_PCINT1:
0006e7 910f                      	POP R16
0006e8 bf0f                      	OUT SREG, R16
0006e9 910f                      	POP R16
0006ea 9518                      	RETI
                                 
0006eb f280
0006ec 6048
0006ed 2432
0006ee f004
0006ef 2000
0006f0 06fe
0006f1 428c


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 444 r17: 248 r18:  23 r19:  47 r20:   4 
r21:  36 r22:  25 r23:   9 r24:   9 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 12 out of 35 (34.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   1 adiw  :   0 and   :   0 
andi  :  26 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   1 break :   0 breq  : 100 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  13 brpl  :   0 brsh  :   4 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   3 cbi   :   6 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  45 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   6 cpc   :   0 
cpi   : 108 cpse  :   0 dec   :  28 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   7 inc   :  48 jmp   : 173 
ld    :   0 ldd   :   0 ldi   : 101 lds   : 102 lpm   :   2 lsl   :   3 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :  11 out   :  16 pop   :   6 
push  :   6 rcall :   0 ret   :   4 reti  :   3 rjmp  :  59 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  21 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  74 sbrs  :  17 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   : 236 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000de6   3490     16   3506   32768  10.7%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
