
AutoBot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011938  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  08011b08  08011b08  00012b08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080120dc  080120dc  000141ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080120dc  080120dc  000130dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080120e4  080120e4  000141ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080120e4  080120e4  000130e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080120e8  080120e8  000130e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  080120ec  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001250  200001ec  080122d8  000141ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000143c  080122d8  0001443c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000141ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bbe7  00000000  00000000  0001421c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f4d  00000000  00000000  0002fe03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  00033d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001290  00000000  00000000  00035508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027584  00000000  00000000  00036798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f89a  00000000  00000000  0005dd1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e606c  00000000  00000000  0007d5b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00163622  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ccc  00000000  00000000  00163668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0016b334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011af0 	.word	0x08011af0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08011af0 	.word	0x08011af0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <Start_Battery_ADC_Read>:

volatile uint32_t battery_tick_counter = 0;
static volatile bool battery_read_in_progress = false;

void Start_Battery_ADC_Read(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    if (!battery_read_in_progress)
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <Start_Battery_ADC_Read+0x24>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	f083 0301 	eor.w	r3, r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d005      	beq.n	8001080 <Start_Battery_ADC_Read+0x20>
    {
        battery_read_in_progress = true;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <Start_Battery_ADC_Read+0x24>)
 8001076:	2201      	movs	r2, #1
 8001078:	701a      	strb	r2, [r3, #0]
        HAL_ADC_Start_IT(&hadc1);
 800107a:	4803      	ldr	r0, [pc, #12]	@ (8001088 <Start_Battery_ADC_Read+0x28>)
 800107c:	f002 fffa 	bl	8004074 <HAL_ADC_Start_IT>
    }
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000214 	.word	0x20000214
 8001088:	20000280 	.word	0x20000280

0800108c <BatteryMonitor_Init>:
    __enable_irq();
    return voltage;
}

void BatteryMonitor_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
    // Start timer interrupt
    HAL_TIM_Base_Start_IT(&htim7);
 8001090:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <BatteryMonitor_Init+0x14>)
 8001092:	f008 f925 	bl	80092e0 <HAL_TIM_Base_Start_IT>

    // Kickstart first read immediately
    Start_Battery_ADC_Read();
 8001096:	f7ff ffe3 	bl	8001060 <Start_Battery_ADC_Read>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000052c 	.word	0x2000052c

080010a4 <HAL_ADC_ConvCpltCallback>:

// ADC conversion complete interrupt handler
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	@ 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC1)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001160 <HAL_ADC_ConvCpltCallback+0xbc>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d150      	bne.n	8001158 <HAL_ADC_ConvCpltCallback+0xb4>
	    {
	        uint32_t raw = HAL_ADC_GetValue(hadc);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f003 f9ca 	bl	8004450 <HAL_ADC_GetValue>
 80010bc:	6278      	str	r0, [r7, #36]	@ 0x24
	        const float vref = 3.3f;
 80010be:	4b29      	ldr	r3, [pc, #164]	@ (8001164 <HAL_ADC_ConvCpltCallback+0xc0>)
 80010c0:	623b      	str	r3, [r7, #32]
	        const float R1 = 100.0f, R2 = 33.0f;
 80010c2:	4b29      	ldr	r3, [pc, #164]	@ (8001168 <HAL_ADC_ConvCpltCallback+0xc4>)
 80010c4:	61fb      	str	r3, [r7, #28]
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <HAL_ADC_ConvCpltCallback+0xc8>)
 80010c8:	61bb      	str	r3, [r7, #24]
	        const float CAL_V = 1.0120f;
 80010ca:	4b29      	ldr	r3, [pc, #164]	@ (8001170 <HAL_ADC_ConvCpltCallback+0xcc>)
 80010cc:	617b      	str	r3, [r7, #20]

	        float v_adc = ((float)raw / 4095.0f) * vref;
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	ee07 3a90 	vmov	s15, r3
 80010d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010d8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001174 <HAL_ADC_ConvCpltCallback+0xd0>
 80010dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80010e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e8:	edc7 7a04 	vstr	s15, [r7, #16]
	        float new_voltage = (v_adc * ((R1 + R2) / R2))*CAL_V;
 80010ec:	ed97 7a07 	vldr	s14, [r7, #28]
 80010f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80010f4:	ee77 6a27 	vadd.f32	s13, s14, s15
 80010f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80010fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001100:	edd7 7a04 	vldr	s15, [r7, #16]
 8001104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001108:	ed97 7a05 	vldr	s14, [r7, #20]
 800110c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001110:	edc7 7a03 	vstr	s15, [r7, #12]

	        // Apply exponential smoothing
	        battery_voltage = (SMOOTHING_ALPHA * new_voltage) +
	                          ((1.0f - SMOOTHING_ALPHA) * battery_voltage);
 8001114:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <HAL_ADC_ConvCpltCallback+0xd4>)
 8001116:	edd3 7a00 	vldr	s15, [r3]
 800111a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800117c <HAL_ADC_ConvCpltCallback+0xd8>
 800111e:	ee27 7a87 	vmul.f32	s14, s15, s14
	        battery_voltage = (SMOOTHING_ALPHA * new_voltage) +
 8001122:	edd7 7a03 	vldr	s15, [r7, #12]
 8001126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800112a:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <HAL_ADC_ConvCpltCallback+0xd4>)
 800112c:	edc3 7a00 	vstr	s15, [r3]

	        battery_percentage = (int)((battery_voltage / MAX_BAT_V) * 100.0f);
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <HAL_ADC_ConvCpltCallback+0xd4>)
 8001132:	ed93 7a00 	vldr	s14, [r3]
 8001136:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001180 <HAL_ADC_ConvCpltCallback+0xdc>
 800113a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001184 <HAL_ADC_ConvCpltCallback+0xe0>
 8001142:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800114a:	ee17 2a90 	vmov	r2, s15
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <HAL_ADC_ConvCpltCallback+0xe4>)
 8001150:	601a      	str	r2, [r3, #0]

	        battery_read_in_progress = false;
 8001152:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_ADC_ConvCpltCallback+0xe8>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
	    }
}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	@ 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40012000 	.word	0x40012000
 8001164:	40533333 	.word	0x40533333
 8001168:	42c80000 	.word	0x42c80000
 800116c:	42040000 	.word	0x42040000
 8001170:	3f818937 	.word	0x3f818937
 8001174:	457ff000 	.word	0x457ff000
 8001178:	20000208 	.word	0x20000208
 800117c:	00000000 	.word	0x00000000
 8001180:	41533333 	.word	0x41533333
 8001184:	42c80000 	.word	0x42c80000
 8001188:	2000020c 	.word	0x2000020c
 800118c:	20000214 	.word	0x20000214

08001190 <encoder_init>:
static volatile uint16_t last_cnt5 = 0;

int32_t left_count,right_count;
float left_deg,right_deg;
void encoder_init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
    /* Ensure ARR values match CubeMX config (if different change accordingly) */
    tim4_arr_val = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8001194:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <encoder_init+0x70>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800119a:	4a1a      	ldr	r2, [pc, #104]	@ (8001204 <encoder_init+0x74>)
 800119c:	6013      	str	r3, [r2, #0]
    tim5_arr_val = __HAL_TIM_GET_AUTORELOAD(&htim5);
 800119e:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <encoder_init+0x78>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a4:	4a19      	ldr	r2, [pc, #100]	@ (800120c <encoder_init+0x7c>)
 80011a6:	6013      	str	r3, [r2, #0]

    /* Reset internal counters */
    left_pos = 0;
 80011a8:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <encoder_init+0x80>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
    right_pos = 0;
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <encoder_init+0x84>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
    last_cnt4 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim4);
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <encoder_init+0x70>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <encoder_init+0x88>)
 80011be:	801a      	strh	r2, [r3, #0]
    last_cnt5 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim5);
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <encoder_init+0x78>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b14      	ldr	r3, [pc, #80]	@ (800121c <encoder_init+0x8c>)
 80011ca:	801a      	strh	r2, [r3, #0]

    /* Start encoder interface with interrupts enabled for update (overflow/underflow) */
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80011cc:	213c      	movs	r1, #60	@ 0x3c
 80011ce:	480c      	ldr	r0, [pc, #48]	@ (8001200 <encoder_init+0x70>)
 80011d0:	f008 fc40 	bl	8009a54 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80011d4:	213c      	movs	r1, #60	@ 0x3c
 80011d6:	480c      	ldr	r0, [pc, #48]	@ (8001208 <encoder_init+0x78>)
 80011d8:	f008 fc3c 	bl	8009a54 <HAL_TIM_Encoder_Start>

    /* Enable update interrupt for both timers to track over/underflow */
    __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80011dc:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <encoder_init+0x70>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	68da      	ldr	r2, [r3, #12]
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <encoder_init+0x70>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f042 0201 	orr.w	r2, r2, #1
 80011ea:	60da      	str	r2, [r3, #12]
    __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_UPDATE);
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <encoder_init+0x78>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <encoder_init+0x78>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f042 0201 	orr.w	r2, r2, #1
 80011fa:	60da      	str	r2, [r3, #12]
}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000454 	.word	0x20000454
 8001204:	20000000 	.word	0x20000000
 8001208:	2000049c 	.word	0x2000049c
 800120c:	20000004 	.word	0x20000004
 8001210:	20000218 	.word	0x20000218
 8001214:	2000021c 	.word	0x2000021c
 8001218:	20000220 	.word	0x20000220
 800121c:	20000222 	.word	0x20000222

08001220 <encoder_tim_update_callback>:

/* Called by HAL in the update interrupt context.
   You need to call this from HAL's PeriodElapsedCallback or directly from your IRQ handler */
void encoder_tim_update_callback(TIM_HandleTypeDef *htim)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
    /* TIM4 update -> left encoder overflow/underflow */
    if (htim->Instance == htim4.Instance) {
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b30      	ldr	r3, [pc, #192]	@ (80012f0 <encoder_tim_update_callback+0xd0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	429a      	cmp	r2, r3
 8001232:	d128      	bne.n	8001286 <encoder_tim_update_callback+0x66>
        /* Determine direction: DIR bit = 0 => counting up, DIR = 1 => counting down */
        uint32_t dir = (htim4.Instance->CR1 & TIM_CR1_DIR) ? 1U : 0U;
 8001234:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <encoder_tim_update_callback+0xd0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0310 	and.w	r3, r3, #16
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <encoder_tim_update_callback+0x26>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <encoder_tim_update_callback+0x28>
 8001246:	2300      	movs	r3, #0
 8001248:	60bb      	str	r3, [r7, #8]
        if (dir == 0) {
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d109      	bne.n	8001264 <encoder_tim_update_callback+0x44>
            /* counter wrapped upward (from 0xFFFF -> 0) => we should add (ARR+1) */
            left_pos += (int32_t)(tim4_arr_val + 1U);
 8001250:	4b28      	ldr	r3, [pc, #160]	@ (80012f4 <encoder_tim_update_callback+0xd4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a28      	ldr	r2, [pc, #160]	@ (80012f8 <encoder_tim_update_callback+0xd8>)
 8001256:	6812      	ldr	r2, [r2, #0]
 8001258:	4413      	add	r3, r2
 800125a:	3301      	adds	r3, #1
 800125c:	461a      	mov	r2, r3
 800125e:	4b26      	ldr	r3, [pc, #152]	@ (80012f8 <encoder_tim_update_callback+0xd8>)
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	e009      	b.n	8001278 <encoder_tim_update_callback+0x58>
        } else {
            /* wrapped downward (from 0 -> 0xFFFF) => subtract */
            left_pos -= (int32_t)(tim4_arr_val + 1U);
 8001264:	4b24      	ldr	r3, [pc, #144]	@ (80012f8 <encoder_tim_update_callback+0xd8>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4b22      	ldr	r3, [pc, #136]	@ (80012f4 <encoder_tim_update_callback+0xd4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	3b01      	subs	r3, #1
 8001272:	461a      	mov	r2, r3
 8001274:	4b20      	ldr	r3, [pc, #128]	@ (80012f8 <encoder_tim_update_callback+0xd8>)
 8001276:	601a      	str	r2, [r3, #0]
        }
        /* update last snapshot */
        last_cnt4 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim4);
 8001278:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <encoder_tim_update_callback+0xd0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127e:	b29a      	uxth	r2, r3
 8001280:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <encoder_tim_update_callback+0xdc>)
 8001282:	801a      	strh	r2, [r3, #0]
        } else {
            right_pos -= (int32_t)(tim5_arr_val + 1U);
        }
        last_cnt5 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim5);
    }
}
 8001284:	e02d      	b.n	80012e2 <encoder_tim_update_callback+0xc2>
    else if (htim->Instance == htim5.Instance) {
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4b1d      	ldr	r3, [pc, #116]	@ (8001300 <encoder_tim_update_callback+0xe0>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	429a      	cmp	r2, r3
 8001290:	d127      	bne.n	80012e2 <encoder_tim_update_callback+0xc2>
        uint32_t dir = (htim5.Instance->CR1 & TIM_CR1_DIR) ? 1U : 0U;
 8001292:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <encoder_tim_update_callback+0xe0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0310 	and.w	r3, r3, #16
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <encoder_tim_update_callback+0x84>
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <encoder_tim_update_callback+0x86>
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
        if (dir == 0) {
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d109      	bne.n	80012c2 <encoder_tim_update_callback+0xa2>
            right_pos += (int32_t)(tim5_arr_val + 1U);
 80012ae:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <encoder_tim_update_callback+0xe4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a15      	ldr	r2, [pc, #84]	@ (8001308 <encoder_tim_update_callback+0xe8>)
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	4413      	add	r3, r2
 80012b8:	3301      	adds	r3, #1
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <encoder_tim_update_callback+0xe8>)
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	e009      	b.n	80012d6 <encoder_tim_update_callback+0xb6>
            right_pos -= (int32_t)(tim5_arr_val + 1U);
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <encoder_tim_update_callback+0xe8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <encoder_tim_update_callback+0xe4>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	3b01      	subs	r3, #1
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001308 <encoder_tim_update_callback+0xe8>)
 80012d4:	601a      	str	r2, [r3, #0]
        last_cnt5 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim5);
 80012d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <encoder_tim_update_callback+0xe0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012dc:	b29a      	uxth	r2, r3
 80012de:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <encoder_tim_update_callback+0xec>)
 80012e0:	801a      	strh	r2, [r3, #0]
}
 80012e2:	bf00      	nop
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	20000454 	.word	0x20000454
 80012f4:	20000000 	.word	0x20000000
 80012f8:	20000218 	.word	0x20000218
 80012fc:	20000220 	.word	0x20000220
 8001300:	2000049c 	.word	0x2000049c
 8001304:	20000004 	.word	0x20000004
 8001308:	2000021c 	.word	0x2000021c
 800130c:	20000222 	.word	0x20000222

08001310 <encoder_get_left_position>:
//    encoder_tim_update_callback(htim);
//}

/* Public getters (atomic read) */
int32_t encoder_get_left_position(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001316:	f3ef 8310 	mrs	r3, PRIMASK
 800131a:	603b      	str	r3, [r7, #0]
  return(result);
 800131c:	683b      	ldr	r3, [r7, #0]
    int32_t pos;
    uint32_t prim = __get_PRIMASK();
 800131e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001320:	b672      	cpsid	i
}
 8001322:	bf00      	nop
    /* disable interrupts to read safely (short critical section) */
    __disable_irq();
    uint16_t cnt = (uint16_t)__HAL_TIM_GET_COUNTER(&htim4);
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <encoder_get_left_position+0x40>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	817b      	strh	r3, [r7, #10]
    pos = left_pos + (int32_t)cnt;
 800132c:	897a      	ldrh	r2, [r7, #10]
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <encoder_get_left_position+0x44>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4413      	add	r3, r2
 8001334:	607b      	str	r3, [r7, #4]
    if (!prim) { __enable_irq(); }
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d101      	bne.n	8001340 <encoder_get_left_position+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 800133c:	b662      	cpsie	i
}
 800133e:	bf00      	nop
    return pos;
 8001340:	687b      	ldr	r3, [r7, #4]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3714      	adds	r7, #20
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000454 	.word	0x20000454
 8001354:	20000218 	.word	0x20000218

08001358 <encoder_get_right_position>:

int32_t encoder_get_right_position(void)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800135e:	f3ef 8310 	mrs	r3, PRIMASK
 8001362:	603b      	str	r3, [r7, #0]
  return(result);
 8001364:	683b      	ldr	r3, [r7, #0]
    int32_t pos;
    uint32_t prim = __get_PRIMASK();
 8001366:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001368:	b672      	cpsid	i
}
 800136a:	bf00      	nop
    __disable_irq();
    uint16_t cnt = (uint16_t)__HAL_TIM_GET_COUNTER(&htim5);
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <encoder_get_right_position+0x40>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001372:	817b      	strh	r3, [r7, #10]
    pos = right_pos + (int32_t)cnt;
 8001374:	897a      	ldrh	r2, [r7, #10]
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <encoder_get_right_position+0x44>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4413      	add	r3, r2
 800137c:	607b      	str	r3, [r7, #4]
    if (!prim) { __enable_irq(); }
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d101      	bne.n	8001388 <encoder_get_right_position+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 8001384:	b662      	cpsie	i
}
 8001386:	bf00      	nop
    return pos;
 8001388:	687b      	ldr	r3, [r7, #4]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	2000049c 	.word	0x2000049c
 800139c:	2000021c 	.word	0x2000021c

080013a0 <encoder_get_left_degree>:

float encoder_get_left_degree(int32_t left_count)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
    float left_revs  = (float)left_count  / (ENCODER_CPR * 4.0f);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	ee07 3a90 	vmov	s15, r3
 80013ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b2:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80013e4 <encoder_get_left_degree+0x44>
 80013b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ba:	edc7 7a03 	vstr	s15, [r7, #12]
    float left_deg  = left_revs  * 360.0f;
 80013be:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80013e8 <encoder_get_left_degree+0x48>
 80013c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ca:	edc7 7a02 	vstr	s15, [r7, #8]
    return left_deg;
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	ee07 3a90 	vmov	s15, r3
}
 80013d4:	eeb0 0a67 	vmov.f32	s0, s15
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	45800000 	.word	0x45800000
 80013e8:	43b40000 	.word	0x43b40000

080013ec <encoder_get_right_degree>:

float encoder_get_right_degree(int32_t right_count)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	 float right_revs = (float)right_count / (ENCODER_CPR * 4.0f);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013fe:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001430 <encoder_get_right_degree+0x44>
 8001402:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001406:	edc7 7a03 	vstr	s15, [r7, #12]
	 float right_deg = right_revs * 360.0f;
 800140a:	edd7 7a03 	vldr	s15, [r7, #12]
 800140e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001434 <encoder_get_right_degree+0x48>
 8001412:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001416:	edc7 7a02 	vstr	s15, [r7, #8]
	 return right_deg;
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	ee07 3a90 	vmov	s15, r3
}
 8001420:	eeb0 0a67 	vmov.f32	s0, s15
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	45800000 	.word	0x45800000
 8001434:	43b40000 	.word	0x43b40000

08001438 <read_load_encoder>:

void read_load_encoder(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
 	 left_count  = encoder_get_left_position();
 800143c:	f7ff ff68 	bl	8001310 <encoder_get_left_position>
 8001440:	4603      	mov	r3, r0
 8001442:	4a0e      	ldr	r2, [pc, #56]	@ (800147c <read_load_encoder+0x44>)
 8001444:	6013      	str	r3, [r2, #0]
  	 right_count = encoder_get_right_position();
 8001446:	f7ff ff87 	bl	8001358 <encoder_get_right_position>
 800144a:	4603      	mov	r3, r0
 800144c:	4a0c      	ldr	r2, [pc, #48]	@ (8001480 <read_load_encoder+0x48>)
 800144e:	6013      	str	r3, [r2, #0]

  	 left_deg = encoder_get_left_degree(left_count);
 8001450:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <read_load_encoder+0x44>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ffa3 	bl	80013a0 <encoder_get_left_degree>
 800145a:	eef0 7a40 	vmov.f32	s15, s0
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <read_load_encoder+0x4c>)
 8001460:	edc3 7a00 	vstr	s15, [r3]
  	 right_deg = encoder_get_right_degree(right_count);
 8001464:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <read_load_encoder+0x48>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ffbf 	bl	80013ec <encoder_get_right_degree>
 800146e:	eef0 7a40 	vmov.f32	s15, s0
 8001472:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <read_load_encoder+0x50>)
 8001474:	edc3 7a00 	vstr	s15, [r3]
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000224 	.word	0x20000224
 8001480:	20000228 	.word	0x20000228
 8001484:	2000022c 	.word	0x2000022c
 8001488:	20000230 	.word	0x20000230

0800148c <HAL_I2C_MemRxCpltCallback>:
uint8_t mag_raw[7];
float mag_adjust[3];
static float yaw = 0.0f;
static uint32_t prev_time = 0;

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
    if(hi2c->Instance == I2C1) {
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a05      	ldr	r2, [pc, #20]	@ (80014b0 <HAL_I2C_MemRxCpltCallback+0x24>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d104      	bne.n	80014a8 <HAL_I2C_MemRxCpltCallback+0x1c>
        mpu9250_parse_accel_gyro(mpu_raw);
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <HAL_I2C_MemRxCpltCallback+0x28>)
 80014a0:	f000 f80a 	bl	80014b8 <mpu9250_parse_accel_gyro>
        mpu9250_read_mag();
 80014a4:	f000 f8f2 	bl	800168c <mpu9250_read_mag>
    }
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40005400 	.word	0x40005400
 80014b4:	20000264 	.word	0x20000264

080014b8 <mpu9250_parse_accel_gyro>:
    HAL_Delay(10);

    printf("MPU9250 + AK8963 initialized!\r\n");
}

void mpu9250_parse_accel_gyro(uint8_t *raw) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	ed2d 8b02 	vpush	{d8}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
    int16_t ax = (raw[0]<<8)|raw[1];
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3301      	adds	r3, #1
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	82fb      	strh	r3, [r7, #22]
    int16_t ay = (raw[2]<<8)|raw[3];
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3302      	adds	r3, #2
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	b21b      	sxth	r3, r3
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3303      	adds	r3, #3
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	82bb      	strh	r3, [r7, #20]
    int16_t az = (raw[4]<<8)|raw[5];
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3304      	adds	r3, #4
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3305      	adds	r3, #5
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b21b      	sxth	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	827b      	strh	r3, [r7, #18]
    int16_t gx = (raw[8]<<8)|raw[9];
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	3308      	adds	r3, #8
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b21b      	sxth	r3, r3
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	b21a      	sxth	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3309      	adds	r3, #9
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b21b      	sxth	r3, r3
 800151e:	4313      	orrs	r3, r2
 8001520:	823b      	strh	r3, [r7, #16]
    int16_t gy = (raw[10]<<8)|raw[11];
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	330a      	adds	r3, #10
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b21b      	sxth	r3, r3
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b21a      	sxth	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	330b      	adds	r3, #11
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b21b      	sxth	r3, r3
 8001536:	4313      	orrs	r3, r2
 8001538:	81fb      	strh	r3, [r7, #14]
    int16_t gz = (raw[12]<<8)|raw[13];
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	330c      	adds	r3, #12
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b21b      	sxth	r3, r3
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b21a      	sxth	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	330d      	adds	r3, #13
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b21b      	sxth	r3, r3
 800154e:	4313      	orrs	r3, r2
 8001550:	81bb      	strh	r3, [r7, #12]

    imu.ax = ax/16384.0f;
 8001552:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800155e:	eddf 6a47 	vldr	s13, [pc, #284]	@ 800167c <mpu9250_parse_accel_gyro+0x1c4>
 8001562:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001566:	4b46      	ldr	r3, [pc, #280]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 8001568:	edc3 7a00 	vstr	s15, [r3]
    imu.ay = ay/16384.0f;
 800156c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001570:	ee07 3a90 	vmov	s15, r3
 8001574:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001578:	eddf 6a40 	vldr	s13, [pc, #256]	@ 800167c <mpu9250_parse_accel_gyro+0x1c4>
 800157c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001580:	4b3f      	ldr	r3, [pc, #252]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 8001582:	edc3 7a01 	vstr	s15, [r3, #4]
    imu.az = az/16384.0f;
 8001586:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800158a:	ee07 3a90 	vmov	s15, r3
 800158e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001592:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 800167c <mpu9250_parse_accel_gyro+0x1c4>
 8001596:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800159a:	4b39      	ldr	r3, [pc, #228]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 800159c:	edc3 7a02 	vstr	s15, [r3, #8]
    imu.gx = gx/131.0f;
 80015a0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ac:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001684 <mpu9250_parse_accel_gyro+0x1cc>
 80015b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b4:	4b32      	ldr	r3, [pc, #200]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 80015b6:	edc3 7a03 	vstr	s15, [r3, #12]
    imu.gy = gy/131.0f;
 80015ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015be:	ee07 3a90 	vmov	s15, r3
 80015c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c6:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001684 <mpu9250_parse_accel_gyro+0x1cc>
 80015ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 80015d0:	edc3 7a04 	vstr	s15, [r3, #16]
    imu.gz = gz/131.0f;
 80015d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015d8:	ee07 3a90 	vmov	s15, r3
 80015dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015e0:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001684 <mpu9250_parse_accel_gyro+0x1cc>
 80015e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e8:	4b25      	ldr	r3, [pc, #148]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 80015ea:	edc3 7a05 	vstr	s15, [r3, #20]

    imu.pitch = atan2f(imu.ay, sqrtf(imu.ax*imu.ax + imu.az*imu.az))*57.2958f;
 80015ee:	4b24      	ldr	r3, [pc, #144]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 80015f0:	ed93 8a01 	vldr	s16, [r3, #4]
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 80015f6:	ed93 7a00 	vldr	s14, [r3]
 80015fa:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 80015fc:	edd3 7a00 	vldr	s15, [r3]
 8001600:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001604:	4b1e      	ldr	r3, [pc, #120]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 8001606:	edd3 6a02 	vldr	s13, [r3, #8]
 800160a:	4b1d      	ldr	r3, [pc, #116]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 800160c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001618:	eeb0 0a67 	vmov.f32	s0, s15
 800161c:	f010 f8ca 	bl	80117b4 <sqrtf>
 8001620:	eef0 7a40 	vmov.f32	s15, s0
 8001624:	eef0 0a67 	vmov.f32	s1, s15
 8001628:	eeb0 0a48 	vmov.f32	s0, s16
 800162c:	f010 f8c0 	bl	80117b0 <atan2f>
 8001630:	eef0 7a40 	vmov.f32	s15, s0
 8001634:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001688 <mpu9250_parse_accel_gyro+0x1d0>
 8001638:	ee67 7a87 	vmul.f32	s15, s15, s14
 800163c:	4b10      	ldr	r3, [pc, #64]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 800163e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    imu.roll  = atan2f(-imu.ax, imu.az)*57.2958f;
 8001642:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	eef1 7a67 	vneg.f32	s15, s15
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 800164e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001652:	eef0 0a47 	vmov.f32	s1, s14
 8001656:	eeb0 0a67 	vmov.f32	s0, s15
 800165a:	f010 f8a9 	bl	80117b0 <atan2f>
 800165e:	eef0 7a40 	vmov.f32	s15, s0
 8001662:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001688 <mpu9250_parse_accel_gyro+0x1d0>
 8001666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166a:	4b05      	ldr	r3, [pc, #20]	@ (8001680 <mpu9250_parse_accel_gyro+0x1c8>)
 800166c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 8001670:	bf00      	nop
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	ecbd 8b02 	vpop	{d8}
 800167a:	bd80      	pop	{r7, pc}
 800167c:	46800000 	.word	0x46800000
 8001680:	20000234 	.word	0x20000234
 8001684:	43030000 	.word	0x43030000
 8001688:	42652ee6 	.word	0x42652ee6

0800168c <mpu9250_read_mag>:

void mpu9250_read_mag(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
    // We dont have a magnetometer, so compute yaw from gyro integration
    uint32_t now = HAL_GetTick();                // current time in ms
 8001692:	f002 fc7b 	bl	8003f8c <HAL_GetTick>
 8001696:	6078      	str	r0, [r7, #4]
    float dt = (now - prev_time) / 1000.0f;      // seconds
 8001698:	4b27      	ldr	r3, [pc, #156]	@ (8001738 <mpu9250_read_mag+0xac>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	ee07 3a90 	vmov	s15, r3
 80016a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016a8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800173c <mpu9250_read_mag+0xb0>
 80016ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b0:	edc7 7a00 	vstr	s15, [r7]
    prev_time = now;
 80016b4:	4a20      	ldr	r2, [pc, #128]	@ (8001738 <mpu9250_read_mag+0xac>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6013      	str	r3, [r2, #0]

    // Integrate Z-axis gyro to get relative yaw (degrees)
    yaw += imu.gz * dt;
 80016ba:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <mpu9250_read_mag+0xb4>)
 80016bc:	ed93 7a05 	vldr	s14, [r3, #20]
 80016c0:	edd7 7a00 	vldr	s15, [r7]
 80016c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <mpu9250_read_mag+0xb8>)
 80016ca:	edd3 7a00 	vldr	s15, [r3]
 80016ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <mpu9250_read_mag+0xb8>)
 80016d4:	edc3 7a00 	vstr	s15, [r3]

    // Normalize yaw to [0, 360)
    if (yaw >= 360.0f) yaw -= 360.0f;
 80016d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <mpu9250_read_mag+0xb8>)
 80016da:	edd3 7a00 	vldr	s15, [r3]
 80016de:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001748 <mpu9250_read_mag+0xbc>
 80016e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ea:	db0a      	blt.n	8001702 <mpu9250_read_mag+0x76>
 80016ec:	4b15      	ldr	r3, [pc, #84]	@ (8001744 <mpu9250_read_mag+0xb8>)
 80016ee:	edd3 7a00 	vldr	s15, [r3]
 80016f2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001748 <mpu9250_read_mag+0xbc>
 80016f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016fa:	4b12      	ldr	r3, [pc, #72]	@ (8001744 <mpu9250_read_mag+0xb8>)
 80016fc:	edc3 7a00 	vstr	s15, [r3]
 8001700:	e011      	b.n	8001726 <mpu9250_read_mag+0x9a>
    else if (yaw < 0.0f) yaw += 360.0f;
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <mpu9250_read_mag+0xb8>)
 8001704:	edd3 7a00 	vldr	s15, [r3]
 8001708:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800170c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001710:	d509      	bpl.n	8001726 <mpu9250_read_mag+0x9a>
 8001712:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <mpu9250_read_mag+0xb8>)
 8001714:	edd3 7a00 	vldr	s15, [r3]
 8001718:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001748 <mpu9250_read_mag+0xbc>
 800171c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001720:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <mpu9250_read_mag+0xb8>)
 8001722:	edc3 7a00 	vstr	s15, [r3]

    imu.yaw = yaw;
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <mpu9250_read_mag+0xb8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <mpu9250_read_mag+0xb4>)
 800172c:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000278 	.word	0x20000278
 800173c:	447a0000 	.word	0x447a0000
 8001740:	20000234 	.word	0x20000234
 8001744:	20000274 	.word	0x20000274
 8001748:	43b40000 	.word	0x43b40000

0800174c <IR_Array_Read>:

// Assign pins and ports for 4 sensors
const uint16_t ir_pins[IR_COUNT]  = {GPIO_PIN_0, GPIO_PIN_4, GPIO_PIN_2, GPIO_PIN_0};
GPIO_TypeDef* ir_ports[IR_COUNT]  = {GPIOB, GPIOA, GPIOG,GPIOC};
void IR_Array_Read(IR_Array_T *ir_data)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < IR_COUNT; i++)
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	e015      	b.n	8001786 <IR_Array_Read+0x3a>
    {
        ir_data->state[i] = HAL_GPIO_ReadPin(ir_ports[i], ir_pins[i]);
 800175a:	4a0f      	ldr	r2, [pc, #60]	@ (8001798 <IR_Array_Read+0x4c>)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001762:	490e      	ldr	r1, [pc, #56]	@ (800179c <IR_Array_Read+0x50>)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800176a:	4619      	mov	r1, r3
 800176c:	4610      	mov	r0, r2
 800176e:	f003 ff7f 	bl	8005670 <HAL_GPIO_ReadPin>
 8001772:	4603      	mov	r3, r0
 8001774:	4619      	mov	r1, r3
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4413      	add	r3, r2
 800177c:	460a      	mov	r2, r1
 800177e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < IR_COUNT; i++)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3301      	adds	r3, #1
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b03      	cmp	r3, #3
 800178a:	dde6      	ble.n	800175a <IR_Array_Read+0xe>
    }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000008 	.word	0x20000008
 800179c:	08011c3c 	.word	0x08011c3c

080017a0 <IR_Array_GetPattern>:

// Convert 4 bits into one number
uint8_t IR_Array_GetPattern(IR_Array_T *ir_data)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
    uint8_t pattern = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < IR_COUNT; i++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	e012      	b.n	80017d8 <IR_Array_GetPattern+0x38>
    {
        pattern <<= 1;
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	73fb      	strb	r3, [r7, #15]
        pattern |= (ir_data->state[i] & 0x01);
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	4413      	add	r3, r2
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	b25b      	sxtb	r3, r3
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	b25a      	sxtb	r2, r3
 80017c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < IR_COUNT; i++)
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	3301      	adds	r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	2b03      	cmp	r3, #3
 80017dc:	dde9      	ble.n	80017b2 <IR_Array_GetPattern+0x12>
    }
    return pattern;
 80017de:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <IR_Decision>:

void IR_Decision(IR_Array_T *ir_data)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	static uint8_t stop_command =0;
	static uint8_t triggered = 0;
	static uint8_t startoff_command=0;
    uint8_t pattern = IR_Array_GetPattern(ir_data);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ffd3 	bl	80017a0 <IR_Array_GetPattern>
 80017fa:	4603      	mov	r3, r0
 80017fc:	73fb      	strb	r3, [r7, #15]
    //printf("%d\r\n",pattern);
	switch(pattern) {
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	2b0f      	cmp	r3, #15
 8001802:	d852      	bhi.n	80018aa <IR_Decision+0xbe>
 8001804:	a201      	add	r2, pc, #4	@ (adr r2, 800180c <IR_Decision+0x20>)
 8001806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180a:	bf00      	nop
 800180c:	0800184d 	.word	0x0800184d
 8001810:	0800185f 	.word	0x0800185f
 8001814:	08001859 	.word	0x08001859
 8001818:	08001871 	.word	0x08001871
 800181c:	08001853 	.word	0x08001853
 8001820:	080018ab 	.word	0x080018ab
 8001824:	080018ab 	.word	0x080018ab
 8001828:	080018ab 	.word	0x080018ab
 800182c:	08001865 	.word	0x08001865
 8001830:	080018ab 	.word	0x080018ab
 8001834:	080018ab 	.word	0x080018ab
 8001838:	080018ab 	.word	0x080018ab
 800183c:	0800186b 	.word	0x0800186b
 8001840:	080018ab 	.word	0x080018ab
 8001844:	080018ab 	.word	0x080018ab
 8001848:	08001877 	.word	0x08001877
	    case 0b0000: Motor_Forward();break;
 800184c:	f001 f8fe 	bl	8002a4c <Motor_Forward>
 8001850:	e02f      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b0100: Motor_Left();break;
 8001852:	f001 f96f 	bl	8002b34 <Motor_Left>
 8001856:	e02c      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b0010: Motor_Right();break;
 8001858:	f001 f930 	bl	8002abc <Motor_Right>
 800185c:	e029      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b0001: Motor_SharpRight();break;
 800185e:	f001 f9a5 	bl	8002bac <Motor_SharpRight>
 8001862:	e026      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b1000: Motor_SharpLeft();break;
 8001864:	f001 f9de 	bl	8002c24 <Motor_SharpLeft>
 8001868:	e023      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b1100: Motor_SharpLeft();break;
 800186a:	f001 f9db 	bl	8002c24 <Motor_SharpLeft>
 800186e:	e020      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b0011: Motor_SharpRight();break;
 8001870:	f001 f99c 	bl	8002bac <Motor_SharpRight>
 8001874:	e01d      	b.n	80018b2 <IR_Decision+0xc6>
	    case 0b1111: Motor_Stop();
 8001876:	f001 fa0d 	bl	8002c94 <Motor_Stop>

	    				stop_command++;
 800187a:	4b1b      	ldr	r3, [pc, #108]	@ (80018e8 <IR_Decision+0xfc>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <IR_Decision+0xfc>)
 8001884:	701a      	strb	r2, [r3, #0]
						if(stop_command> 2 && !triggered)
 8001886:	4b18      	ldr	r3, [pc, #96]	@ (80018e8 <IR_Decision+0xfc>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b02      	cmp	r3, #2
 800188c:	d910      	bls.n	80018b0 <IR_Decision+0xc4>
 800188e:	4b17      	ldr	r3, [pc, #92]	@ (80018ec <IR_Decision+0x100>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d10c      	bne.n	80018b0 <IR_Decision+0xc4>
						{
							startoff_command=0;
 8001896:	4b16      	ldr	r3, [pc, #88]	@ (80018f0 <IR_Decision+0x104>)
 8001898:	2200      	movs	r2, #0
 800189a:	701a      	strb	r2, [r3, #0]
							triggered=1;
 800189c:	4b13      	ldr	r3, [pc, #76]	@ (80018ec <IR_Decision+0x100>)
 800189e:	2201      	movs	r2, #1
 80018a0:	701a      	strb	r2, [r3, #0]
							  UART1_SendString("YES\n");//  Send YES command
 80018a2:	4814      	ldr	r0, [pc, #80]	@ (80018f4 <IR_Decision+0x108>)
 80018a4:	f002 f8e6 	bl	8003a74 <UART1_SendString>
							 // printf("sent\r\n");
						}
							break;
 80018a8:	e002      	b.n	80018b0 <IR_Decision+0xc4>
	    default: Motor_Stop();break;
 80018aa:	f001 f9f3 	bl	8002c94 <Motor_Stop>
 80018ae:	e000      	b.n	80018b2 <IR_Decision+0xc6>
							break;
 80018b0:	bf00      	nop
	}
	// Reset triggered when not all sensors see black
	if(pattern != 0b1111)
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
 80018b4:	2b0f      	cmp	r3, #15
 80018b6:	d012      	beq.n	80018de <IR_Decision+0xf2>
	{
		startoff_command++;
 80018b8:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <IR_Decision+0x104>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	3301      	adds	r3, #1
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <IR_Decision+0x104>)
 80018c2:	701a      	strb	r2, [r3, #0]
		if(startoff_command>2)
 80018c4:	4b0a      	ldr	r3, [pc, #40]	@ (80018f0 <IR_Decision+0x104>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d908      	bls.n	80018de <IR_Decision+0xf2>
		{
			stop_command = 0;
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <IR_Decision+0xfc>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]
			triggered = 0;
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <IR_Decision+0x100>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
	        UART1_SendString("STOP\n");  //  Send STOP command
 80018d8:	4807      	ldr	r0, [pc, #28]	@ (80018f8 <IR_Decision+0x10c>)
 80018da:	f002 f8cb 	bl	8003a74 <UART1_SendString>
			  //printf("sent not\r\n");

		}
	}
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	2000027c 	.word	0x2000027c
 80018ec:	2000027d 	.word	0x2000027d
 80018f0:	2000027e 	.word	0x2000027e
 80018f4:	08011b08 	.word	0x08011b08
 80018f8:	08011b10 	.word	0x08011b10

080018fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001900:	f5ad 7d4d 	sub.w	sp, sp, #820	@ 0x334
 8001904:	af28      	add	r7, sp, #160	@ 0xa0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001906:	f002 fadb 	bl	8003ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800190a:	f000 f9d7 	bl	8001cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190e:	f000 fef9 	bl	8002704 <MX_GPIO_Init>
  MX_DMA_Init();
 8001912:	f000 feb1 	bl	8002678 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001916:	f000 fe57 	bl	80025c8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800191a:	f000 fe7f 	bl	800261c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 800191e:	f000 fab9 	bl	8001e94 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001922:	f000 fb7b 	bl	800201c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001926:	f000 fc29 	bl	800217c <MX_TIM3_Init>
  MX_I2C1_Init();
 800192a:	f000 fa85 	bl	8001e38 <MX_I2C1_Init>
  MX_TIM6_Init();
 800192e:	f000 fd67 	bl	8002400 <MX_TIM6_Init>
  MX_TIM4_Init();
 8001932:	f000 fcbd 	bl	80022b0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001936:	f000 fd0f 	bl	8002358 <MX_TIM5_Init>
  MX_ADC1_Init();
 800193a:	f000 fa2b 	bl	8001d94 <MX_ADC1_Init>
  MX_TIM7_Init();
 800193e:	f000 fd95 	bl	800246c <MX_TIM7_Init>
  MX_TIM10_Init();
 8001942:	f000 fdc9 	bl	80024d8 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 8001946:	f000 fe15 	bl	8002574 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800194a:	f000 fde9 	bl	8002520 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //mpu9250_init();
  HAL_TIM_Base_Start_IT(&htim6);
 800194e:	48a8      	ldr	r0, [pc, #672]	@ (8001bf0 <main+0x2f4>)
 8001950:	f007 fcc6 	bl	80092e0 <HAL_TIM_Base_Start_IT>
  Motor_Init();
 8001954:	f001 f862 	bl	8002a1c <Motor_Init>
  Ultrasonic_Init();
 8001958:	f002 f904 	bl	8003b64 <Ultrasonic_Init>
  encoder_init();
 800195c:	f7ff fc18 	bl	8001190 <encoder_init>
  BatteryMonitor_Init();
 8001960:	f7ff fb94 	bl	800108c <BatteryMonitor_Init>
  HAL_TIM_Base_Start_IT(&htim10);
 8001964:	48a3      	ldr	r0, [pc, #652]	@ (8001bf4 <main+0x2f8>)
 8001966:	f007 fcbb 	bl	80092e0 <HAL_TIM_Base_Start_IT>
  UART1_Init();  // start UART1 DMA reception
 800196a:	f002 f86d 	bl	8003a48 <UART1_Init>
  HAL_Delay(500);
 800196e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001972:	f002 fb17 	bl	8003fa4 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 Ultrasonic_Process();
 8001976:	f002 f915 	bl	8003ba4 <Ultrasonic_Process>
	  if(!object1_near_flag && !object2_near_flag && !object3_near_flag)
 800197a:	4b9f      	ldr	r3, [pc, #636]	@ (8001bf8 <main+0x2fc>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d11c      	bne.n	80019be <main+0xc2>
 8001984:	4b9d      	ldr	r3, [pc, #628]	@ (8001bfc <main+0x300>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d117      	bne.n	80019be <main+0xc2>
 800198e:	4b9c      	ldr	r3, [pc, #624]	@ (8001c00 <main+0x304>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	b2db      	uxtb	r3, r3
 8001994:	2b00      	cmp	r3, #0
 8001996:	d112      	bne.n	80019be <main+0xc2>
	  {
	      // normal IR-based line following
		  HAL_GPIO_WritePin(Buzzer_Port, BUZZER_PIN, RESET);
 8001998:	2200      	movs	r2, #0
 800199a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800199e:	4899      	ldr	r0, [pc, #612]	@ (8001c04 <main+0x308>)
 80019a0:	f003 fe7e 	bl	80056a0 <HAL_GPIO_WritePin>
		  IR_Array_Read(&irdata);
 80019a4:	f507 7321 	add.w	r3, r7, #644	@ 0x284
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fecf 	bl	800174c <IR_Array_Read>
		  IR_Decision(&irdata);
 80019ae:	f507 7321 	add.w	r3, r7, #644	@ 0x284
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff ff1a 	bl	80017ec <IR_Decision>

	      read_load_encoder();
 80019b8:	f7ff fd3e 	bl	8001438 <read_load_encoder>
 80019bc:	e009      	b.n	80019d2 <main+0xd6>
		  printf("Battery_Percentage = %d\r\n", battery_percentage);
		  #endif
	  }
	  else
	  {
		  Motor_Stop();
 80019be:	f001 f969 	bl	8002c94 <Motor_Stop>
	      read_load_encoder();
 80019c2:	f7ff fd39 	bl	8001438 <read_load_encoder>

		  HAL_GPIO_WritePin(Buzzer_Port, BUZZER_PIN,SET);
 80019c6:	2201      	movs	r2, #1
 80019c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019cc:	488d      	ldr	r0, [pc, #564]	@ (8001c04 <main+0x308>)
 80019ce:	f003 fe67 	bl	80056a0 <HAL_GPIO_WritePin>

		 // printf("Obstacle!!\n\r");
	  }
	  UART1_ProcessReceivedData();
 80019d2:	f002 f863 	bl	8003a9c <UART1_ProcessReceivedData>
	  if (new_esp32_data_flag)
 80019d6:	4b8c      	ldr	r3, [pc, #560]	@ (8001c08 <main+0x30c>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <main+0xea>
	  {
	      new_esp32_data_flag = 0; // reset flag
 80019e0:	4b89      	ldr	r3, [pc, #548]	@ (8001c08 <main+0x30c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
	/*
	      printf("\r\nTag: %d | Yaw: %.2f | Pitch: %.2f | Roll: %.2f | X: %.2f | Y: %.2f | Z: %.2f\r\n",
	             esp32_tag_id, esp32_yaw, esp32_pitch, esp32_roll,
             	 esp32_x, esp32_y, esp32_z);*/
	  }
	  if (send_flag)
 80019e6:	4b89      	ldr	r3, [pc, #548]	@ (8001c0c <main+0x310>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0c2      	beq.n	8001976 <main+0x7a>
	  {
	      // clear request early to coalesce multiple requests
	      send_flag = 0;
 80019f0:	4b86      	ldr	r3, [pc, #536]	@ (8001c0c <main+0x310>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	701a      	strb	r2, [r3, #0]

	      // if UART already busy, skip this cycle (next timer tick will queue again)
	      if (tx_busy)
 80019f6:	4b86      	ldr	r3, [pc, #536]	@ (8001c10 <main+0x314>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1ba      	bne.n	8001976 <main+0x7a>
	                      "\"pitch\":%.2f,"
	                      "\"roll\":%.2f,"
	                      "\"pos\":[%.2f,%.2f,%.2f]"
	                  "}"
	              "}\n",
	              (long)right_count*(-1),
 8001a00:	4b84      	ldr	r3, [pc, #528]	@ (8001c14 <main+0x318>)
 8001a02:	681b      	ldr	r3, [r3, #0]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a04:	425b      	negs	r3, r3
 8001a06:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001a08:	4b83      	ldr	r3, [pc, #524]	@ (8001c18 <main+0x31c>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	67ba      	str	r2, [r7, #120]	@ 0x78
	              (long)left_count,
	              right_deg*(-1),
 8001a0e:	4b83      	ldr	r3, [pc, #524]	@ (8001c1c <main+0x320>)
 8001a10:	edd3 7a00 	vldr	s15, [r3]
 8001a14:	eef1 7a67 	vneg.f32	s15, s15
 8001a18:	ee17 3a90 	vmov	r3, s15
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fdb3 	bl	8000588 <__aeabi_f2d>
 8001a22:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
 8001a26:	4b7e      	ldr	r3, [pc, #504]	@ (8001c20 <main+0x324>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fdac 	bl	8000588 <__aeabi_f2d>
 8001a30:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
				  left_deg,
	              imu.ax, imu.ay, imu.az,
 8001a34:	4b7b      	ldr	r3, [pc, #492]	@ (8001c24 <main+0x328>)
 8001a36:	681b      	ldr	r3, [r3, #0]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fda5 	bl	8000588 <__aeabi_f2d>
 8001a3e:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
	              imu.ax, imu.ay, imu.az,
 8001a42:	4b78      	ldr	r3, [pc, #480]	@ (8001c24 <main+0x328>)
 8001a44:	685b      	ldr	r3, [r3, #4]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd9e 	bl	8000588 <__aeabi_f2d>
 8001a4c:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
	              imu.ax, imu.ay, imu.az,
 8001a50:	4b74      	ldr	r3, [pc, #464]	@ (8001c24 <main+0x328>)
 8001a52:	689b      	ldr	r3, [r3, #8]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fd97 	bl	8000588 <__aeabi_f2d>
 8001a5a:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
	              imu.gx, imu.gy, imu.gz,
 8001a5e:	4b71      	ldr	r3, [pc, #452]	@ (8001c24 <main+0x328>)
 8001a60:	68db      	ldr	r3, [r3, #12]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fd90 	bl	8000588 <__aeabi_f2d>
 8001a68:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
	              imu.gx, imu.gy, imu.gz,
 8001a6c:	4b6d      	ldr	r3, [pc, #436]	@ (8001c24 <main+0x328>)
 8001a6e:	691b      	ldr	r3, [r3, #16]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fd89 	bl	8000588 <__aeabi_f2d>
 8001a76:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
	              imu.gx, imu.gy, imu.gz,
 8001a7a:	4b6a      	ldr	r3, [pc, #424]	@ (8001c24 <main+0x328>)
 8001a7c:	695b      	ldr	r3, [r3, #20]
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fd82 	bl	8000588 <__aeabi_f2d>
 8001a84:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
	              imu.pitch, imu.roll, imu.yaw,
 8001a88:	4b66      	ldr	r3, [pc, #408]	@ (8001c24 <main+0x328>)
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fd7b 	bl	8000588 <__aeabi_f2d>
 8001a92:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
	              imu.pitch, imu.roll, imu.yaw,
 8001a96:	4b63      	ldr	r3, [pc, #396]	@ (8001c24 <main+0x328>)
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe fd74 	bl	8000588 <__aeabi_f2d>
 8001aa0:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
	              imu.pitch, imu.roll, imu.yaw,
 8001aa4:	4b5f      	ldr	r3, [pc, #380]	@ (8001c24 <main+0x328>)
 8001aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	          int ret = snprintf(local_buf, sizeof(local_buf),
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7fe fd6d 	bl	8000588 <__aeabi_f2d>
 8001aae:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001ab2:	4b5d      	ldr	r3, [pc, #372]	@ (8001c28 <main+0x32c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fd66 	bl	8000588 <__aeabi_f2d>
 8001abc:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001ac0:	4b5a      	ldr	r3, [pc, #360]	@ (8001c2c <main+0x330>)
 8001ac2:	6819      	ldr	r1, [r3, #0]
 8001ac4:	6179      	str	r1, [r7, #20]
 8001ac6:	4b5a      	ldr	r3, [pc, #360]	@ (8001c30 <main+0x334>)
 8001ac8:	681e      	ldr	r6, [r3, #0]
 8001aca:	4b5a      	ldr	r3, [pc, #360]	@ (8001c34 <main+0x338>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fd5a 	bl	8000588 <__aeabi_f2d>
 8001ad4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001ad8:	4b57      	ldr	r3, [pc, #348]	@ (8001c38 <main+0x33c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7fe fd53 	bl	8000588 <__aeabi_f2d>
 8001ae2:	e9c7 0100 	strd	r0, r1, [r7]
 8001ae6:	4b55      	ldr	r3, [pc, #340]	@ (8001c3c <main+0x340>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fd4c 	bl	8000588 <__aeabi_f2d>
 8001af0:	4682      	mov	sl, r0
 8001af2:	468b      	mov	fp, r1
 8001af4:	4b52      	ldr	r3, [pc, #328]	@ (8001c40 <main+0x344>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fd45 	bl	8000588 <__aeabi_f2d>
 8001afe:	4680      	mov	r8, r0
 8001b00:	4689      	mov	r9, r1
 8001b02:	4b50      	ldr	r3, [pc, #320]	@ (8001c44 <main+0x348>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fd3e 	bl	8000588 <__aeabi_f2d>
 8001b0c:	4604      	mov	r4, r0
 8001b0e:	460d      	mov	r5, r1
 8001b10:	4b4d      	ldr	r3, [pc, #308]	@ (8001c48 <main+0x34c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fd37 	bl	8000588 <__aeabi_f2d>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8001b22:	e9cd 2326 	strd	r2, r3, [sp, #152]	@ 0x98
 8001b26:	e9cd 4524 	strd	r4, r5, [sp, #144]	@ 0x90
 8001b2a:	e9cd 8922 	strd	r8, r9, [sp, #136]	@ 0x88
 8001b2e:	e9cd ab20 	strd	sl, fp, [sp, #128]	@ 0x80
 8001b32:	ed97 7b00 	vldr	d7, [r7]
 8001b36:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 8001b3a:	ed97 7b02 	vldr	d7, [r7, #8]
 8001b3e:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 8001b42:	961b      	str	r6, [sp, #108]	@ 0x6c
 8001b44:	6979      	ldr	r1, [r7, #20]
 8001b46:	911a      	str	r1, [sp, #104]	@ 0x68
 8001b48:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b4c:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8001b50:	ed97 7b08 	vldr	d7, [r7, #32]
 8001b54:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8001b58:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001b5c:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8001b60:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001b64:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8001b68:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001b6c:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8001b70:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001b74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8001b78:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8001b7c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8001b80:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8001b84:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001b88:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001b8c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001b90:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001b94:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001b98:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001b9c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001ba0:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8001ba4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001ba8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001baa:	9200      	str	r2, [sp, #0]
 8001bac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001bae:	4a27      	ldr	r2, [pc, #156]	@ (8001c4c <main+0x350>)
 8001bb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bb4:	f00b fd50 	bl	800d658 <sniprintf>
 8001bb8:	f8c7 0288 	str.w	r0, [r7, #648]	@ 0x288
	              esp32_x, esp32_y, esp32_z
	          );

	          // If snprintf would have overflowed, truncate safely:
	          int tx_len;
	          if (ret < 0) {
 8001bbc:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	da03      	bge.n	8001bcc <main+0x2d0>
	              // encoding error  skip send
	              tx_len = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c
 8001bca:	e045      	b.n	8001c58 <main+0x35c>
	          } else if (ret >= (int)sizeof(local_buf)) {
 8001bcc:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001bd4:	db3c      	blt.n	8001c50 <main+0x354>
	              // truncated: ensure last char is newline (we reserve space above)
	              local_buf[sizeof(local_buf)-1] = '\0';
 8001bd6:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8001bda:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
	              tx_len = sizeof(local_buf) - 1;
 8001be4:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8001be8:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c
 8001bec:	e034      	b.n	8001c58 <main+0x35c>
 8001bee:	bf00      	nop
 8001bf0:	200004e4 	.word	0x200004e4
 8001bf4:	20000574 	.word	0x20000574
 8001bf8:	200012e8 	.word	0x200012e8
 8001bfc:	200012e9 	.word	0x200012e9
 8001c00:	200012ea 	.word	0x200012ea
 8001c04:	40020800 	.word	0x40020800
 8001c08:	200010bc 	.word	0x200010bc
 8001c0c:	20001098 	.word	0x20001098
 8001c10:	20001099 	.word	0x20001099
 8001c14:	20000228 	.word	0x20000228
 8001c18:	20000224 	.word	0x20000224
 8001c1c:	20000230 	.word	0x20000230
 8001c20:	2000022c 	.word	0x2000022c
 8001c24:	20000234 	.word	0x20000234
 8001c28:	20000208 	.word	0x20000208
 8001c2c:	2000020c 	.word	0x2000020c
 8001c30:	200010a0 	.word	0x200010a0
 8001c34:	200010a4 	.word	0x200010a4
 8001c38:	200010a8 	.word	0x200010a8
 8001c3c:	200010ac 	.word	0x200010ac
 8001c40:	200010b0 	.word	0x200010b0
 8001c44:	200010b4 	.word	0x200010b4
 8001c48:	200010b8 	.word	0x200010b8
 8001c4c:	08011b18 	.word	0x08011b18
	          } else {
	              tx_len = ret;
 8001c50:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001c54:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c
	          }

	          if (tx_len > 0) {
 8001c58:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f77f ae8a 	ble.w	8001976 <main+0x7a>
	              // copy to the shared buffer (atomic-ish) and transmit via IT
	              // Note: we copy into tx_buffer which must stay stable until TxCpltCallback clears tx_busy
	              memcpy(tx_buffer, local_buf, tx_len);
 8001c62:	f8d7 228c 	ldr.w	r2, [r7, #652]	@ 0x28c
 8001c66:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4810      	ldr	r0, [pc, #64]	@ (8001cb0 <main+0x3b4>)
 8001c6e:	f00b fed0 	bl	800da12 <memcpy>
	              // ensure null-termination if you ever read it as string
	              if (tx_len < (int)sizeof(tx_buffer))
 8001c72:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 8001c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c7a:	da05      	bge.n	8001c88 <main+0x38c>
	                  tx_buffer[tx_len] = '\0';
 8001c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8001cb0 <main+0x3b4>)
 8001c7e:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 8001c82:	4413      	add	r3, r2
 8001c84:	2200      	movs	r2, #0
 8001c86:	701a      	strb	r2, [r3, #0]

	              // start non-blocking transmit and mark busy
	              tx_busy = 1;
 8001c88:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb4 <main+0x3b8>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	701a      	strb	r2, [r3, #0]
	              if (HAL_UART_Transmit_IT(&huart2, (uint8_t *)tx_buffer, tx_len) != HAL_OK) {
 8001c8e:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	4906      	ldr	r1, [pc, #24]	@ (8001cb0 <main+0x3b4>)
 8001c98:	4807      	ldr	r0, [pc, #28]	@ (8001cb8 <main+0x3bc>)
 8001c9a:	f009 f8de 	bl	800ae5a <HAL_UART_Transmit_IT>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f43f ae68 	beq.w	8001976 <main+0x7a>
	                  // transmit failed; clear busy to avoid lockout
	                  tx_busy = 0;
 8001ca6:	4b03      	ldr	r3, [pc, #12]	@ (8001cb4 <main+0x3b8>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]
	 Ultrasonic_Process();
 8001cac:	e663      	b.n	8001976 <main+0x7a>
 8001cae:	bf00      	nop
 8001cb0:	20000c98 	.word	0x20000c98
 8001cb4:	20001099 	.word	0x20001099
 8001cb8:	200006c4 	.word	0x200006c4

08001cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b094      	sub	sp, #80	@ 0x50
 8001cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cc2:	f107 031c 	add.w	r3, r7, #28
 8001cc6:	2234      	movs	r2, #52	@ 0x34
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f00b fe22 	bl	800d914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd0:	f107 0308 	add.w	r3, r7, #8
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	4b29      	ldr	r3, [pc, #164]	@ (8001d8c <SystemClock_Config+0xd0>)
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce8:	4a28      	ldr	r2, [pc, #160]	@ (8001d8c <SystemClock_Config+0xd0>)
 8001cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cee:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cf0:	4b26      	ldr	r3, [pc, #152]	@ (8001d8c <SystemClock_Config+0xd0>)
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <SystemClock_Config+0xd4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a22      	ldr	r2, [pc, #136]	@ (8001d90 <SystemClock_Config+0xd4>)
 8001d06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <SystemClock_Config+0xd4>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d14:	603b      	str	r3, [r7, #0]
 8001d16:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001d1c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001d20:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d22:	2302      	movs	r3, #2
 8001d24:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d26:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d30:	23a8      	movs	r3, #168	@ 0xa8
 8001d32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d34:	2302      	movs	r3, #2
 8001d36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d38:	2307      	movs	r3, #7
 8001d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4618      	mov	r0, r3
 8001d46:	f006 ffdd 	bl	8008d04 <HAL_RCC_OscConfig>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001d50:	f000 fe5e 	bl	8002a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d54:	230f      	movs	r3, #15
 8001d56:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d60:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d6a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d6c:	f107 0308 	add.w	r3, r7, #8
 8001d70:	2105      	movs	r1, #5
 8001d72:	4618      	mov	r0, r3
 8001d74:	f006 f952 	bl	800801c <HAL_RCC_ClockConfig>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001d7e:	f000 fe47 	bl	8002a10 <Error_Handler>
  }
}
 8001d82:	bf00      	nop
 8001d84:	3750      	adds	r7, #80	@ 0x50
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40007000 	.word	0x40007000

08001d94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d9a:	463b      	mov	r3, r7
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001da6:	4b21      	ldr	r3, [pc, #132]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001da8:	4a21      	ldr	r2, [pc, #132]	@ (8001e30 <MX_ADC1_Init+0x9c>)
 8001daa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001dac:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001dae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001db2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001db4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001dba:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dce:	4b17      	ldr	r3, [pc, #92]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dd4:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001dd6:	4a17      	ldr	r2, [pc, #92]	@ (8001e34 <MX_ADC1_Init+0xa0>)
 8001dd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dda:	4b14      	ldr	r3, [pc, #80]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001de0:	4b12      	ldr	r3, [pc, #72]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001de6:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dee:	4b0f      	ldr	r3, [pc, #60]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001df0:	2201      	movs	r2, #1
 8001df2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001df4:	480d      	ldr	r0, [pc, #52]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001df6:	f002 f8f9 	bl	8003fec <HAL_ADC_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e00:	f000 fe06 	bl	8002a10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e04:	2305      	movs	r3, #5
 8001e06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e10:	463b      	mov	r3, r7
 8001e12:	4619      	mov	r1, r3
 8001e14:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <MX_ADC1_Init+0x98>)
 8001e16:	f002 fb3d 	bl	8004494 <HAL_ADC_ConfigChannel>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e20:	f000 fdf6 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e24:	bf00      	nop
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000280 	.word	0x20000280
 8001e30:	40012000 	.word	0x40012000
 8001e34:	0f000001 	.word	0x0f000001

08001e38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e3e:	4a13      	ldr	r2, [pc, #76]	@ (8001e8c <MX_I2C1_Init+0x54>)
 8001e40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e44:	4a12      	ldr	r2, [pc, #72]	@ (8001e90 <MX_I2C1_Init+0x58>)
 8001e46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e68:	4b07      	ldr	r3, [pc, #28]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e74:	4804      	ldr	r0, [pc, #16]	@ (8001e88 <MX_I2C1_Init+0x50>)
 8001e76:	f003 fc47 	bl	8005708 <HAL_I2C_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e80:	f000 fdc6 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	200002c8 	.word	0x200002c8
 8001e8c:	40005400 	.word	0x40005400
 8001e90:	000186a0 	.word	0x000186a0

08001e94 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b096      	sub	sp, #88	@ 0x58
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
 8001ec0:	611a      	str	r2, [r3, #16]
 8001ec2:	615a      	str	r2, [r3, #20]
 8001ec4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	2220      	movs	r2, #32
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f00b fd21 	bl	800d914 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ed2:	4b50      	ldr	r3, [pc, #320]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001ed4:	4a50      	ldr	r2, [pc, #320]	@ (8002018 <MX_TIM1_Init+0x184>)
 8001ed6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ed8:	4b4e      	ldr	r3, [pc, #312]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ede:	4b4d      	ldr	r3, [pc, #308]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8399;
 8001ee4:	4b4b      	ldr	r3, [pc, #300]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001ee6:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001eea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eec:	4b49      	ldr	r3, [pc, #292]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ef2:	4b48      	ldr	r3, [pc, #288]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef8:	4b46      	ldr	r3, [pc, #280]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001efe:	4845      	ldr	r0, [pc, #276]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001f00:	f007 f99e 	bl	8009240 <HAL_TIM_Base_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001f0a:	f000 fd81 	bl	8002a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f12:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f14:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f18:	4619      	mov	r1, r3
 8001f1a:	483e      	ldr	r0, [pc, #248]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001f1c:	f008 f876 	bl	800a00c <HAL_TIM_ConfigClockSource>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f26:	f000 fd73 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f2a:	483a      	ldr	r0, [pc, #232]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001f2c:	f007 fa48 	bl	80093c0 <HAL_TIM_PWM_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001f36:	f000 fd6b 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f42:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f46:	4619      	mov	r1, r3
 8001f48:	4832      	ldr	r0, [pc, #200]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001f4a:	f008 fdc9 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f54:	f000 fd5c 	bl	8002a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f58:	2360      	movs	r3, #96	@ 0x60
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f60:	2300      	movs	r3, #0
 8001f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f64:	2300      	movs	r3, #0
 8001f66:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f70:	2300      	movs	r3, #0
 8001f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f78:	2200      	movs	r2, #0
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4825      	ldr	r0, [pc, #148]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001f7e:	f007 ff83 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001f88:	f000 fd42 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f90:	2204      	movs	r2, #4
 8001f92:	4619      	mov	r1, r3
 8001f94:	481f      	ldr	r0, [pc, #124]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001f96:	f007 ff77 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001fa0:	f000 fd36 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fa8:	2208      	movs	r2, #8
 8001faa:	4619      	mov	r1, r3
 8001fac:	4819      	ldr	r0, [pc, #100]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001fae:	f007 ff6b 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001fb8:	f000 fd2a 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc0:	220c      	movs	r2, #12
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4813      	ldr	r0, [pc, #76]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001fc6:	f007 ff5f 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001fd0:	f000 fd1e 	bl	8002a10 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fe8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4807      	ldr	r0, [pc, #28]	@ (8002014 <MX_TIM1_Init+0x180>)
 8001ff8:	f008 fdee 	bl	800abd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002002:	f000 fd05 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002006:	4803      	ldr	r0, [pc, #12]	@ (8002014 <MX_TIM1_Init+0x180>)
 8002008:	f001 f964 	bl	80032d4 <HAL_TIM_MspPostInit>

}
 800200c:	bf00      	nop
 800200e:	3758      	adds	r7, #88	@ 0x58
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	2000037c 	.word	0x2000037c
 8002018:	40010000 	.word	0x40010000

0800201c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b092      	sub	sp, #72	@ 0x48
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002022:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002030:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	611a      	str	r2, [r3, #16]
 800204a:	615a      	str	r2, [r3, #20]
 800204c:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800204e:	1d3b      	adds	r3, r7, #4
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800205a:	4b47      	ldr	r3, [pc, #284]	@ (8002178 <MX_TIM2_Init+0x15c>)
 800205c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002060:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8002062:	4b45      	ldr	r3, [pc, #276]	@ (8002178 <MX_TIM2_Init+0x15c>)
 8002064:	2253      	movs	r2, #83	@ 0x53
 8002066:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002068:	4b43      	ldr	r3, [pc, #268]	@ (8002178 <MX_TIM2_Init+0x15c>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59999;
 800206e:	4b42      	ldr	r3, [pc, #264]	@ (8002178 <MX_TIM2_Init+0x15c>)
 8002070:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8002074:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002076:	4b40      	ldr	r3, [pc, #256]	@ (8002178 <MX_TIM2_Init+0x15c>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800207c:	4b3e      	ldr	r3, [pc, #248]	@ (8002178 <MX_TIM2_Init+0x15c>)
 800207e:	2280      	movs	r2, #128	@ 0x80
 8002080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002082:	483d      	ldr	r0, [pc, #244]	@ (8002178 <MX_TIM2_Init+0x15c>)
 8002084:	f007 f8dc 	bl	8009240 <HAL_TIM_Base_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800208e:	f000 fcbf 	bl	8002a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002096:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002098:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800209c:	4619      	mov	r1, r3
 800209e:	4836      	ldr	r0, [pc, #216]	@ (8002178 <MX_TIM2_Init+0x15c>)
 80020a0:	f007 ffb4 	bl	800a00c <HAL_TIM_ConfigClockSource>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80020aa:	f000 fcb1 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020ae:	4832      	ldr	r0, [pc, #200]	@ (8002178 <MX_TIM2_Init+0x15c>)
 80020b0:	f007 f986 	bl	80093c0 <HAL_TIM_PWM_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80020ba:	f000 fca9 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80020be:	482e      	ldr	r0, [pc, #184]	@ (8002178 <MX_TIM2_Init+0x15c>)
 80020c0:	f007 faa0 	bl	8009604 <HAL_TIM_IC_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80020ca:	f000 fca1 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	633b      	str	r3, [r7, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d2:	2300      	movs	r3, #0
 80020d4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80020da:	4619      	mov	r1, r3
 80020dc:	4826      	ldr	r0, [pc, #152]	@ (8002178 <MX_TIM2_Init+0x15c>)
 80020de:	f008 fcff 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 80020e8:	f000 fc92 	bl	8002a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ec:	2360      	movs	r3, #96	@ 0x60
 80020ee:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 10;
 80020f0:	230a      	movs	r3, #10
 80020f2:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	2200      	movs	r2, #0
 8002102:	4619      	mov	r1, r3
 8002104:	481c      	ldr	r0, [pc, #112]	@ (8002178 <MX_TIM2_Init+0x15c>)
 8002106:	f007 febf 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8002110:	f000 fc7e 	bl	8002a10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002114:	2300      	movs	r3, #0
 8002116:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002118:	2301      	movs	r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002124:	1d3b      	adds	r3, r7, #4
 8002126:	2204      	movs	r2, #4
 8002128:	4619      	mov	r1, r3
 800212a:	4813      	ldr	r0, [pc, #76]	@ (8002178 <MX_TIM2_Init+0x15c>)
 800212c:	f007 fe10 	bl	8009d50 <HAL_TIM_IC_ConfigChannel>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 8002136:	f000 fc6b 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800213a:	f107 0314 	add.w	r3, r7, #20
 800213e:	2208      	movs	r2, #8
 8002140:	4619      	mov	r1, r3
 8002142:	480d      	ldr	r0, [pc, #52]	@ (8002178 <MX_TIM2_Init+0x15c>)
 8002144:	f007 fea0 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM2_Init+0x136>
  {
    Error_Handler();
 800214e:	f000 fc5f 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002152:	1d3b      	adds	r3, r7, #4
 8002154:	220c      	movs	r2, #12
 8002156:	4619      	mov	r1, r3
 8002158:	4807      	ldr	r0, [pc, #28]	@ (8002178 <MX_TIM2_Init+0x15c>)
 800215a:	f007 fdf9 	bl	8009d50 <HAL_TIM_IC_ConfigChannel>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM2_Init+0x14c>
  {
    Error_Handler();
 8002164:	f000 fc54 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002168:	4803      	ldr	r0, [pc, #12]	@ (8002178 <MX_TIM2_Init+0x15c>)
 800216a:	f001 f8b3 	bl	80032d4 <HAL_TIM_MspPostInit>

}
 800216e:	bf00      	nop
 8002170:	3748      	adds	r7, #72	@ 0x48
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200003c4 	.word	0x200003c4

0800217c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b092      	sub	sp, #72	@ 0x48
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002182:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002190:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800219a:	f107 0314 	add.w	r3, r7, #20
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	611a      	str	r2, [r3, #16]
 80021aa:	615a      	str	r2, [r3, #20]
 80021ac:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021ba:	4b3b      	ldr	r3, [pc, #236]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021bc:	4a3b      	ldr	r2, [pc, #236]	@ (80022ac <MX_TIM3_Init+0x130>)
 80021be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80021c0:	4b39      	ldr	r3, [pc, #228]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021c2:	2253      	movs	r2, #83	@ 0x53
 80021c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c6:	4b38      	ldr	r3, [pc, #224]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 80021cc:	4b36      	ldr	r3, [pc, #216]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021ce:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 80021d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d4:	4b34      	ldr	r3, [pc, #208]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021da:	4b33      	ldr	r3, [pc, #204]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021dc:	2280      	movs	r2, #128	@ 0x80
 80021de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021e0:	4831      	ldr	r0, [pc, #196]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021e2:	f007 f82d 	bl	8009240 <HAL_TIM_Base_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80021ec:	f000 fc10 	bl	8002a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80021fa:	4619      	mov	r1, r3
 80021fc:	482a      	ldr	r0, [pc, #168]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 80021fe:	f007 ff05 	bl	800a00c <HAL_TIM_ConfigClockSource>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002208:	f000 fc02 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800220c:	4826      	ldr	r0, [pc, #152]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 800220e:	f007 f8d7 	bl	80093c0 <HAL_TIM_PWM_Init>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8002218:	f000 fbfa 	bl	8002a10 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800221c:	4822      	ldr	r0, [pc, #136]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 800221e:	f007 f9f1 	bl	8009604 <HAL_TIM_IC_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002228:	f000 fbf2 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800222c:	2300      	movs	r3, #0
 800222e:	633b      	str	r3, [r7, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002230:	2300      	movs	r3, #0
 8002232:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002234:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002238:	4619      	mov	r1, r3
 800223a:	481b      	ldr	r0, [pc, #108]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 800223c:	f008 fc50 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8002246:	f000 fbe3 	bl	8002a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800224a:	2360      	movs	r3, #96	@ 0x60
 800224c:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 10;
 800224e:	230a      	movs	r3, #10
 8002250:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002256:	2300      	movs	r3, #0
 8002258:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	2200      	movs	r2, #0
 8002260:	4619      	mov	r1, r3
 8002262:	4811      	ldr	r0, [pc, #68]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 8002264:	f007 fe10 	bl	8009e88 <HAL_TIM_PWM_ConfigChannel>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 800226e:	f000 fbcf 	bl	8002a10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002272:	2300      	movs	r3, #0
 8002274:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002276:	2301      	movs	r3, #1
 8002278:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	2204      	movs	r2, #4
 8002286:	4619      	mov	r1, r3
 8002288:	4807      	ldr	r0, [pc, #28]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 800228a:	f007 fd61 	bl	8009d50 <HAL_TIM_IC_ConfigChannel>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM3_Init+0x11c>
  {
    Error_Handler();
 8002294:	f000 fbbc 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002298:	4803      	ldr	r0, [pc, #12]	@ (80022a8 <MX_TIM3_Init+0x12c>)
 800229a:	f001 f81b 	bl	80032d4 <HAL_TIM_MspPostInit>

}
 800229e:	bf00      	nop
 80022a0:	3748      	adds	r7, #72	@ 0x48
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000040c 	.word	0x2000040c
 80022ac:	40000400 	.word	0x40000400

080022b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08c      	sub	sp, #48	@ 0x30
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80022b6:	f107 030c 	add.w	r3, r7, #12
 80022ba:	2224      	movs	r2, #36	@ 0x24
 80022bc:	2100      	movs	r1, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	f00b fb28 	bl	800d914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022cc:	4b20      	ldr	r3, [pc, #128]	@ (8002350 <MX_TIM4_Init+0xa0>)
 80022ce:	4a21      	ldr	r2, [pc, #132]	@ (8002354 <MX_TIM4_Init+0xa4>)
 80022d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80022d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002350 <MX_TIM4_Init+0xa0>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002350 <MX_TIM4_Init+0xa0>)
 80022da:	2200      	movs	r2, #0
 80022dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80022de:	4b1c      	ldr	r3, [pc, #112]	@ (8002350 <MX_TIM4_Init+0xa0>)
 80022e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022e4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002350 <MX_TIM4_Init+0xa0>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ec:	4b18      	ldr	r3, [pc, #96]	@ (8002350 <MX_TIM4_Init+0xa0>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80022f2:	2301      	movs	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022fa:	2301      	movs	r3, #1
 80022fc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002306:	2300      	movs	r3, #0
 8002308:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800230a:	2301      	movs	r3, #1
 800230c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800230e:	2300      	movs	r3, #0
 8002310:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002316:	f107 030c 	add.w	r3, r7, #12
 800231a:	4619      	mov	r1, r3
 800231c:	480c      	ldr	r0, [pc, #48]	@ (8002350 <MX_TIM4_Init+0xa0>)
 800231e:	f007 faf3 	bl	8009908 <HAL_TIM_Encoder_Init>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002328:	f000 fb72 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800232c:	2300      	movs	r3, #0
 800232e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002330:	2300      	movs	r3, #0
 8002332:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	4619      	mov	r1, r3
 8002338:	4805      	ldr	r0, [pc, #20]	@ (8002350 <MX_TIM4_Init+0xa0>)
 800233a:	f008 fbd1 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002344:	f000 fb64 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002348:	bf00      	nop
 800234a:	3730      	adds	r7, #48	@ 0x30
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20000454 	.word	0x20000454
 8002354:	40000800 	.word	0x40000800

08002358 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08c      	sub	sp, #48	@ 0x30
 800235c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800235e:	f107 030c 	add.w	r3, r7, #12
 8002362:	2224      	movs	r2, #36	@ 0x24
 8002364:	2100      	movs	r1, #0
 8002366:	4618      	mov	r0, r3
 8002368:	f00b fad4 	bl	800d914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236c:	1d3b      	adds	r3, r7, #4
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002374:	4b20      	ldr	r3, [pc, #128]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 8002376:	4a21      	ldr	r2, [pc, #132]	@ (80023fc <MX_TIM5_Init+0xa4>)
 8002378:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800237a:	4b1f      	ldr	r3, [pc, #124]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 800237c:	2200      	movs	r2, #0
 800237e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002380:	4b1d      	ldr	r3, [pc, #116]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002386:	4b1c      	ldr	r3, [pc, #112]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 8002388:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800238c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800238e:	4b1a      	ldr	r3, [pc, #104]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 8002390:	2200      	movs	r2, #0
 8002392:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002394:	4b18      	ldr	r3, [pc, #96]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 8002396:	2200      	movs	r2, #0
 8002398:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800239a:	2301      	movs	r3, #1
 800239c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80023a2:	2301      	movs	r3, #1
 80023a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80023ae:	2300      	movs	r3, #0
 80023b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80023b2:	2301      	movs	r3, #1
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80023b6:	2300      	movs	r3, #0
 80023b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80023be:	f107 030c 	add.w	r3, r7, #12
 80023c2:	4619      	mov	r1, r3
 80023c4:	480c      	ldr	r0, [pc, #48]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 80023c6:	f007 fa9f 	bl	8009908 <HAL_TIM_Encoder_Init>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80023d0:	f000 fb1e 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d4:	2300      	movs	r3, #0
 80023d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80023dc:	1d3b      	adds	r3, r7, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4805      	ldr	r0, [pc, #20]	@ (80023f8 <MX_TIM5_Init+0xa0>)
 80023e2:	f008 fb7d 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80023ec:	f000 fb10 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80023f0:	bf00      	nop
 80023f2:	3730      	adds	r7, #48	@ 0x30
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	2000049c 	.word	0x2000049c
 80023fc:	40000c00 	.word	0x40000c00

08002400 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002406:	463b      	mov	r3, r7
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <MX_TIM6_Init+0x64>)
 8002410:	4a15      	ldr	r2, [pc, #84]	@ (8002468 <MX_TIM6_Init+0x68>)
 8002412:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8002414:	4b13      	ldr	r3, [pc, #76]	@ (8002464 <MX_TIM6_Init+0x64>)
 8002416:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800241a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800241c:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <MX_TIM6_Init+0x64>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002422:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <MX_TIM6_Init+0x64>)
 8002424:	2263      	movs	r2, #99	@ 0x63
 8002426:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002428:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <MX_TIM6_Init+0x64>)
 800242a:	2280      	movs	r2, #128	@ 0x80
 800242c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800242e:	480d      	ldr	r0, [pc, #52]	@ (8002464 <MX_TIM6_Init+0x64>)
 8002430:	f006 ff06 	bl	8009240 <HAL_TIM_Base_Init>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800243a:	f000 fae9 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800243e:	2300      	movs	r3, #0
 8002440:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002446:	463b      	mov	r3, r7
 8002448:	4619      	mov	r1, r3
 800244a:	4806      	ldr	r0, [pc, #24]	@ (8002464 <MX_TIM6_Init+0x64>)
 800244c:	f008 fb48 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002456:	f000 fadb 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200004e4 	.word	0x200004e4
 8002468:	40001000 	.word	0x40001000

0800246c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002472:	463b      	mov	r3, r7
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <MX_TIM7_Init+0x64>)
 800247c:	4a15      	ldr	r2, [pc, #84]	@ (80024d4 <MX_TIM7_Init+0x68>)
 800247e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8999;
 8002480:	4b13      	ldr	r3, [pc, #76]	@ (80024d0 <MX_TIM7_Init+0x64>)
 8002482:	f242 3227 	movw	r2, #8999	@ 0x2327
 8002486:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002488:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <MX_TIM7_Init+0x64>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 800248e:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <MX_TIM7_Init+0x64>)
 8002490:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002494:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002496:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <MX_TIM7_Init+0x64>)
 8002498:	2200      	movs	r2, #0
 800249a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800249c:	480c      	ldr	r0, [pc, #48]	@ (80024d0 <MX_TIM7_Init+0x64>)
 800249e:	f006 fecf 	bl	8009240 <HAL_TIM_Base_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80024a8:	f000 fab2 	bl	8002a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ac:	2300      	movs	r3, #0
 80024ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b0:	2300      	movs	r3, #0
 80024b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024b4:	463b      	mov	r3, r7
 80024b6:	4619      	mov	r1, r3
 80024b8:	4805      	ldr	r0, [pc, #20]	@ (80024d0 <MX_TIM7_Init+0x64>)
 80024ba:	f008 fb11 	bl	800aae0 <HAL_TIMEx_MasterConfigSynchronization>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80024c4:	f000 faa4 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	2000052c 	.word	0x2000052c
 80024d4:	40001400 	.word	0x40001400

080024d8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80024dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002518 <MX_TIM10_Init+0x40>)
 80024de:	4a0f      	ldr	r2, [pc, #60]	@ (800251c <MX_TIM10_Init+0x44>)
 80024e0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16799;
 80024e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002518 <MX_TIM10_Init+0x40>)
 80024e4:	f244 129f 	movw	r2, #16799	@ 0x419f
 80024e8:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002518 <MX_TIM10_Init+0x40>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 499;
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <MX_TIM10_Init+0x40>)
 80024f2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80024f6:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f8:	4b07      	ldr	r3, [pc, #28]	@ (8002518 <MX_TIM10_Init+0x40>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <MX_TIM10_Init+0x40>)
 8002500:	2280      	movs	r2, #128	@ 0x80
 8002502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002504:	4804      	ldr	r0, [pc, #16]	@ (8002518 <MX_TIM10_Init+0x40>)
 8002506:	f006 fe9b 	bl	8009240 <HAL_TIM_Base_Init>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8002510:	f000 fa7e 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002514:	bf00      	nop
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000574 	.word	0x20000574
 800251c:	40014400 	.word	0x40014400

08002520 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002524:	4b11      	ldr	r3, [pc, #68]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002526:	4a12      	ldr	r2, [pc, #72]	@ (8002570 <MX_USART1_UART_Init+0x50>)
 8002528:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800252a:	4b10      	ldr	r3, [pc, #64]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 800252c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002530:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002532:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002534:	2200      	movs	r2, #0
 8002536:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002538:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 800253a:	2200      	movs	r2, #0
 800253c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800253e:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002544:	4b09      	ldr	r3, [pc, #36]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002546:	220c      	movs	r2, #12
 8002548:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800254a:	4b08      	ldr	r3, [pc, #32]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002550:	4b06      	ldr	r3, [pc, #24]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002552:	2200      	movs	r2, #0
 8002554:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002556:	4805      	ldr	r0, [pc, #20]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002558:	f008 fba4 	bl	800aca4 <HAL_UART_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002562:	f000 fa55 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	2000067c 	.word	0x2000067c
 8002570:	40011000 	.word	0x40011000

08002574 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 800257a:	4a12      	ldr	r2, [pc, #72]	@ (80025c4 <MX_USART2_UART_Init+0x50>)
 800257c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800257e:	4b10      	ldr	r3, [pc, #64]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 8002580:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002584:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002586:	4b0e      	ldr	r3, [pc, #56]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 8002588:	2200      	movs	r2, #0
 800258a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800258c:	4b0c      	ldr	r3, [pc, #48]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 800258e:	2200      	movs	r2, #0
 8002590:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002592:	4b0b      	ldr	r3, [pc, #44]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002598:	4b09      	ldr	r3, [pc, #36]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 800259a:	220c      	movs	r2, #12
 800259c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800259e:	4b08      	ldr	r3, [pc, #32]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025a4:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025aa:	4805      	ldr	r0, [pc, #20]	@ (80025c0 <MX_USART2_UART_Init+0x4c>)
 80025ac:	f008 fb7a 	bl	800aca4 <HAL_UART_Init>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025b6:	f000 fa2b 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	200006c4 	.word	0x200006c4
 80025c4:	40004400 	.word	0x40004400

080025c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025cc:	4b11      	ldr	r3, [pc, #68]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025ce:	4a12      	ldr	r2, [pc, #72]	@ (8002618 <MX_USART3_UART_Init+0x50>)
 80025d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025d2:	4b10      	ldr	r3, [pc, #64]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025da:	4b0e      	ldr	r3, [pc, #56]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025ec:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025ee:	220c      	movs	r2, #12
 80025f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f2:	4b08      	ldr	r3, [pc, #32]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f8:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025fe:	4805      	ldr	r0, [pc, #20]	@ (8002614 <MX_USART3_UART_Init+0x4c>)
 8002600:	f008 fb50 	bl	800aca4 <HAL_UART_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800260a:	f000 fa01 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	2000070c 	.word	0x2000070c
 8002618:	40004800 	.word	0x40004800

0800261c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002620:	4b14      	ldr	r3, [pc, #80]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002622:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002626:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002628:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800262a:	2206      	movs	r2, #6
 800262c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800262e:	4b11      	ldr	r3, [pc, #68]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002630:	2202      	movs	r2, #2
 8002632:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002634:	4b0f      	ldr	r3, [pc, #60]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002636:	2200      	movs	r2, #0
 8002638:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800263a:	4b0e      	ldr	r3, [pc, #56]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800263c:	2202      	movs	r2, #2
 800263e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002640:	4b0c      	ldr	r3, [pc, #48]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002642:	2201      	movs	r2, #1
 8002644:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002646:	4b0b      	ldr	r3, [pc, #44]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002648:	2200      	movs	r2, #0
 800264a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800264c:	4b09      	ldr	r3, [pc, #36]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800264e:	2200      	movs	r2, #0
 8002650:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002652:	4b08      	ldr	r3, [pc, #32]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002654:	2200      	movs	r2, #0
 8002656:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002658:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800265a:	2200      	movs	r2, #0
 800265c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800265e:	4805      	ldr	r0, [pc, #20]	@ (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002660:	f005 fba1 	bl	8007da6 <HAL_PCD_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800266a:	f000 f9d1 	bl	8002a10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	200007b4 	.word	0x200007b4

08002678 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	4b1f      	ldr	r3, [pc, #124]	@ (8002700 <MX_DMA_Init+0x88>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	4a1e      	ldr	r2, [pc, #120]	@ (8002700 <MX_DMA_Init+0x88>)
 8002688:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800268c:	6313      	str	r3, [r2, #48]	@ 0x30
 800268e:	4b1c      	ldr	r3, [pc, #112]	@ (8002700 <MX_DMA_Init+0x88>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	603b      	str	r3, [r7, #0]
 800269e:	4b18      	ldr	r3, [pc, #96]	@ (8002700 <MX_DMA_Init+0x88>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a2:	4a17      	ldr	r2, [pc, #92]	@ (8002700 <MX_DMA_Init+0x88>)
 80026a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <MX_DMA_Init+0x88>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b2:	603b      	str	r3, [r7, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80026b6:	2200      	movs	r2, #0
 80026b8:	2100      	movs	r1, #0
 80026ba:	200b      	movs	r0, #11
 80026bc:	f002 f9fd 	bl	8004aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80026c0:	200b      	movs	r0, #11
 80026c2:	f002 fa16 	bl	8004af2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	2100      	movs	r1, #0
 80026ca:	2010      	movs	r0, #16
 80026cc:	f002 f9f5 	bl	8004aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80026d0:	2010      	movs	r0, #16
 80026d2:	f002 fa0e 	bl	8004af2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80026d6:	2200      	movs	r2, #0
 80026d8:	2100      	movs	r1, #0
 80026da:	2011      	movs	r0, #17
 80026dc:	f002 f9ed 	bl	8004aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80026e0:	2011      	movs	r0, #17
 80026e2:	f002 fa06 	bl	8004af2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80026e6:	2200      	movs	r2, #0
 80026e8:	2100      	movs	r1, #0
 80026ea:	203a      	movs	r0, #58	@ 0x3a
 80026ec:	f002 f9e5 	bl	8004aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80026f0:	203a      	movs	r0, #58	@ 0x3a
 80026f2:	f002 f9fe 	bl	8004af2 <HAL_NVIC_EnableIRQ>

}
 80026f6:	bf00      	nop
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40023800 	.word	0x40023800

08002704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08c      	sub	sp, #48	@ 0x30
 8002708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800270a:	f107 031c 	add.w	r3, r7, #28
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	60da      	str	r2, [r3, #12]
 8002718:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	4b6f      	ldr	r3, [pc, #444]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	4a6e      	ldr	r2, [pc, #440]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002724:	f043 0304 	orr.w	r3, r3, #4
 8002728:	6313      	str	r3, [r2, #48]	@ 0x30
 800272a:	4b6c      	ldr	r3, [pc, #432]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	f003 0304 	and.w	r3, r3, #4
 8002732:	61bb      	str	r3, [r7, #24]
 8002734:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	4b68      	ldr	r3, [pc, #416]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	4a67      	ldr	r2, [pc, #412]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002744:	6313      	str	r3, [r2, #48]	@ 0x30
 8002746:	4b65      	ldr	r3, [pc, #404]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	4b61      	ldr	r3, [pc, #388]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	4a60      	ldr	r2, [pc, #384]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6313      	str	r3, [r2, #48]	@ 0x30
 8002762:	4b5e      	ldr	r3, [pc, #376]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	613b      	str	r3, [r7, #16]
 800276c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	4b5a      	ldr	r3, [pc, #360]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	4a59      	ldr	r2, [pc, #356]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	6313      	str	r3, [r2, #48]	@ 0x30
 800277e:	4b57      	ldr	r3, [pc, #348]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	4b53      	ldr	r3, [pc, #332]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a52      	ldr	r2, [pc, #328]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 8002794:	f043 0310 	orr.w	r3, r3, #16
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b50      	ldr	r3, [pc, #320]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	607b      	str	r3, [r7, #4]
 80027aa:	4b4c      	ldr	r3, [pc, #304]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	4a4b      	ldr	r2, [pc, #300]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 80027b0:	f043 0308 	orr.w	r3, r3, #8
 80027b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b6:	4b49      	ldr	r3, [pc, #292]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	607b      	str	r3, [r7, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	603b      	str	r3, [r7, #0]
 80027c6:	4b45      	ldr	r3, [pc, #276]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	4a44      	ldr	r2, [pc, #272]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 80027cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d2:	4b42      	ldr	r3, [pc, #264]	@ (80028dc <MX_GPIO_Init+0x1d8>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80027de:	2200      	movs	r2, #0
 80027e0:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80027e4:	483e      	ldr	r0, [pc, #248]	@ (80028e0 <MX_GPIO_Init+0x1dc>)
 80027e6:	f002 ff5b 	bl	80056a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80027ea:	2200      	movs	r2, #0
 80027ec:	2140      	movs	r1, #64	@ 0x40
 80027ee:	483d      	ldr	r0, [pc, #244]	@ (80028e4 <MX_GPIO_Init+0x1e0>)
 80027f0:	f002 ff56 	bl	80056a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_Pin_GPIO_Port, Buzzer_Pin_Pin, GPIO_PIN_RESET);
 80027f4:	2200      	movs	r2, #0
 80027f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027fa:	483b      	ldr	r0, [pc, #236]	@ (80028e8 <MX_GPIO_Init+0x1e4>)
 80027fc:	f002 ff50 	bl	80056a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002806:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800280a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002810:	f107 031c 	add.w	r3, r7, #28
 8002814:	4619      	mov	r1, r3
 8002816:	4834      	ldr	r0, [pc, #208]	@ (80028e8 <MX_GPIO_Init+0x1e4>)
 8002818:	f002 fd96 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_1_Pin */
  GPIO_InitStruct.Pin = IR_1_Pin;
 800281c:	2301      	movs	r3, #1
 800281e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002820:	2300      	movs	r3, #0
 8002822:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	2300      	movs	r3, #0
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IR_1_GPIO_Port, &GPIO_InitStruct);
 8002828:	f107 031c 	add.w	r3, r7, #28
 800282c:	4619      	mov	r1, r3
 800282e:	482e      	ldr	r0, [pc, #184]	@ (80028e8 <MX_GPIO_Init+0x1e4>)
 8002830:	f002 fd8a 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_3_Pin */
  GPIO_InitStruct.Pin = IR_3_Pin;
 8002834:	2310      	movs	r3, #16
 8002836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002838:	2300      	movs	r3, #0
 800283a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	2300      	movs	r3, #0
 800283e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IR_3_GPIO_Port, &GPIO_InitStruct);
 8002840:	f107 031c 	add.w	r3, r7, #28
 8002844:	4619      	mov	r1, r3
 8002846:	4829      	ldr	r0, [pc, #164]	@ (80028ec <MX_GPIO_Init+0x1e8>)
 8002848:	f002 fd7e 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_4_Pin */
  GPIO_InitStruct.Pin = IR_4_Pin;
 800284c:	2301      	movs	r3, #1
 800284e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002850:	2300      	movs	r3, #0
 8002852:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002854:	2300      	movs	r3, #0
 8002856:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IR_4_GPIO_Port, &GPIO_InitStruct);
 8002858:	f107 031c 	add.w	r3, r7, #28
 800285c:	4619      	mov	r1, r3
 800285e:	4820      	ldr	r0, [pc, #128]	@ (80028e0 <MX_GPIO_Init+0x1dc>)
 8002860:	f002 fd72 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002864:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8002868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286a:	2301      	movs	r3, #1
 800286c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002876:	f107 031c 	add.w	r3, r7, #28
 800287a:	4619      	mov	r1, r3
 800287c:	4818      	ldr	r0, [pc, #96]	@ (80028e0 <MX_GPIO_Init+0x1dc>)
 800287e:	f002 fd63 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pins : IR_2_Pin USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = IR_2_Pin|USB_OverCurrent_Pin;
 8002882:	2384      	movs	r3, #132	@ 0x84
 8002884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002886:	2300      	movs	r3, #0
 8002888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	4619      	mov	r1, r3
 8002894:	4813      	ldr	r0, [pc, #76]	@ (80028e4 <MX_GPIO_Init+0x1e0>)
 8002896:	f002 fd57 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800289a:	2340      	movs	r3, #64	@ 0x40
 800289c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289e:	2301      	movs	r3, #1
 80028a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a6:	2300      	movs	r3, #0
 80028a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80028aa:	f107 031c 	add.w	r3, r7, #28
 80028ae:	4619      	mov	r1, r3
 80028b0:	480c      	ldr	r0, [pc, #48]	@ (80028e4 <MX_GPIO_Init+0x1e0>)
 80028b2:	f002 fd49 	bl	8005348 <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzzer_Pin_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin_Pin;
 80028b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028bc:	2301      	movs	r3, #1
 80028be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c4:	2300      	movs	r3, #0
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Buzzer_Pin_GPIO_Port, &GPIO_InitStruct);
 80028c8:	f107 031c 	add.w	r3, r7, #28
 80028cc:	4619      	mov	r1, r3
 80028ce:	4806      	ldr	r0, [pc, #24]	@ (80028e8 <MX_GPIO_Init+0x1e4>)
 80028d0:	f002 fd3a 	bl	8005348 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80028d4:	bf00      	nop
 80028d6:	3730      	adds	r7, #48	@ 0x30
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40023800 	.word	0x40023800
 80028e0:	40020400 	.word	0x40020400
 80028e4:	40021800 	.word	0x40021800
 80028e8:	40020800 	.word	0x40020800
 80028ec:	40020000 	.word	0x40020000

080028f0 <_write>:
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	b29a      	uxth	r2, r3
 8002900:	f04f 33ff 	mov.w	r3, #4294967295
 8002904:	68b9      	ldr	r1, [r7, #8]
 8002906:	4804      	ldr	r0, [pc, #16]	@ (8002918 <_write+0x28>)
 8002908:	f008 fa1c 	bl	800ad44 <HAL_UART_Transmit>
    return len;
 800290c:	687b      	ldr	r3, [r7, #4]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	2000070c 	.word	0x2000070c

0800291c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af04      	add	r7, sp, #16
 8002922:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM6) {
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a24      	ldr	r2, [pc, #144]	@ (80029bc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d112      	bne.n	8002954 <HAL_TIM_PeriodElapsedCallback+0x38>
        HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDR, ACCEL_XOUT_H_REG, I2C_MEMADD_SIZE_8BIT, mpu_raw, 14, HAL_MAX_DELAY);
 800292e:	f04f 33ff 	mov.w	r3, #4294967295
 8002932:	9302      	str	r3, [sp, #8]
 8002934:	230e      	movs	r3, #14
 8002936:	9301      	str	r3, [sp, #4]
 8002938:	4b21      	ldr	r3, [pc, #132]	@ (80029c0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2301      	movs	r3, #1
 800293e:	223b      	movs	r2, #59	@ 0x3b
 8002940:	21d0      	movs	r1, #208	@ 0xd0
 8002942:	4820      	ldr	r0, [pc, #128]	@ (80029c4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002944:	f003 f83a 	bl	80059bc <HAL_I2C_Mem_Read>
        mpu9250_parse_accel_gyro(mpu_raw);
 8002948:	481d      	ldr	r0, [pc, #116]	@ (80029c0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800294a:	f7fe fdb5 	bl	80014b8 <mpu9250_parse_accel_gyro>
        mpu9250_read_mag();
 800294e:	f7fe fe9d 	bl	800168c <mpu9250_read_mag>

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);		// Format all data into one string
	    send_flag = 1;     // only mark
//
	}
}
 8002952:	e02e      	b.n	80029b2 <HAL_TIM_PeriodElapsedCallback+0x96>
    else if(htim->Instance == TIM4 || htim->Instance == TIM5)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1b      	ldr	r2, [pc, #108]	@ (80029c8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d004      	beq.n	8002968 <HAL_TIM_PeriodElapsedCallback+0x4c>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1a      	ldr	r2, [pc, #104]	@ (80029cc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d103      	bne.n	8002970 <HAL_TIM_PeriodElapsedCallback+0x54>
    	 encoder_tim_update_callback(htim);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7fe fc59 	bl	8001220 <encoder_tim_update_callback>
}
 800296e:	e020      	b.n	80029b2 <HAL_TIM_PeriodElapsedCallback+0x96>
    else if (htim->Instance == TIM7)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a16      	ldr	r2, [pc, #88]	@ (80029d0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d10e      	bne.n	8002998 <HAL_TIM_PeriodElapsedCallback+0x7c>
		battery_tick_counter++;
 800297a:	4b16      	ldr	r3, [pc, #88]	@ (80029d4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	3301      	adds	r3, #1
 8002980:	4a14      	ldr	r2, [pc, #80]	@ (80029d4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002982:	6013      	str	r3, [r2, #0]
		if (battery_tick_counter >= 5)  // 5 sec interval
 8002984:	4b13      	ldr	r3, [pc, #76]	@ (80029d4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2b04      	cmp	r3, #4
 800298a:	d912      	bls.n	80029b2 <HAL_TIM_PeriodElapsedCallback+0x96>
			battery_tick_counter = 0;
 800298c:	4b11      	ldr	r3, [pc, #68]	@ (80029d4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800298e:	2200      	movs	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
			Start_Battery_ADC_Read();
 8002992:	f7fe fb65 	bl	8001060 <Start_Battery_ADC_Read>
}
 8002996:	e00c      	b.n	80029b2 <HAL_TIM_PeriodElapsedCallback+0x96>
    else if (htim->Instance == TIM10)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a0e      	ldr	r2, [pc, #56]	@ (80029d8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d107      	bne.n	80029b2 <HAL_TIM_PeriodElapsedCallback+0x96>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);		// Format all data into one string
 80029a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029a6:	480d      	ldr	r0, [pc, #52]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80029a8:	f002 fe93 	bl	80056d2 <HAL_GPIO_TogglePin>
	    send_flag = 1;     // only mark
 80029ac:	4b0c      	ldr	r3, [pc, #48]	@ (80029e0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80029ae:	2201      	movs	r2, #1
 80029b0:	701a      	strb	r2, [r3, #0]
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40001000 	.word	0x40001000
 80029c0:	20000264 	.word	0x20000264
 80029c4:	200002c8 	.word	0x200002c8
 80029c8:	40000800 	.word	0x40000800
 80029cc:	40000c00 	.word	0x40000c00
 80029d0:	40001400 	.word	0x40001400
 80029d4:	20000210 	.word	0x20000210
 80029d8:	40014400 	.word	0x40014400
 80029dc:	40020400 	.word	0x40020400
 80029e0:	20001098 	.word	0x20001098

080029e4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a05      	ldr	r2, [pc, #20]	@ (8002a08 <HAL_UART_TxCpltCallback+0x24>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d102      	bne.n	80029fc <HAL_UART_TxCpltCallback+0x18>
        // mark transmit finished
        tx_busy = 0;
 80029f6:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_UART_TxCpltCallback+0x28>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
    }
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40004400 	.word	0x40004400
 8002a0c:	20001099 	.word	0x20001099

08002a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a14:	b672      	cpsid	i
}
 8002a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a18:	bf00      	nop
 8002a1a:	e7fd      	b.n	8002a18 <Error_Handler+0x8>

08002a1c <Motor_Init>:
#define RPWM_A_CHANNEL TIM_CHANNEL_2
#define LPWM_B_CHANNEL TIM_CHANNEL_3
#define RPWM_B_CHANNEL TIM_CHANNEL_4

// -------- Initialization --------
void Motor_Init(void) {
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
    // Start PWM outputs for both motors
    HAL_TIM_PWM_Start(&htim1, LPWM_A_CHANNEL);
 8002a20:	2100      	movs	r1, #0
 8002a22:	4809      	ldr	r0, [pc, #36]	@ (8002a48 <Motor_Init+0x2c>)
 8002a24:	f006 fd26 	bl	8009474 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, RPWM_A_CHANNEL);
 8002a28:	2104      	movs	r1, #4
 8002a2a:	4807      	ldr	r0, [pc, #28]	@ (8002a48 <Motor_Init+0x2c>)
 8002a2c:	f006 fd22 	bl	8009474 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, LPWM_B_CHANNEL);
 8002a30:	2108      	movs	r1, #8
 8002a32:	4805      	ldr	r0, [pc, #20]	@ (8002a48 <Motor_Init+0x2c>)
 8002a34:	f006 fd1e 	bl	8009474 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, RPWM_B_CHANNEL);
 8002a38:	210c      	movs	r1, #12
 8002a3a:	4803      	ldr	r0, [pc, #12]	@ (8002a48 <Motor_Init+0x2c>)
 8002a3c:	f006 fd1a 	bl	8009474 <HAL_TIM_PWM_Start>

    Motor_Stop(); // ensure motors are off initially
 8002a40:	f000 f928 	bl	8002c94 <Motor_Stop>
}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	2000037c 	.word	0x2000037c

08002a4c <Motor_Forward>:

// -------- Movement Functions --------

// Forward: both motors forward
void Motor_Forward(void) {
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
   // if (speed > __HAL_TIM_GET_AUTORELOAD(&htim1)) speed = __HAL_TIM_GET_AUTORELOAD(&htim1);

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_A_CHANNEL, MAX_SPEED);
 8002a50:	4b18      	ldr	r3, [pc, #96]	@ (8002ab4 <Motor_Forward+0x68>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	ee07 3a90 	vmov	s15, r3
 8002a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002ab8 <Motor_Forward+0x6c>
 8002a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a66:	4b13      	ldr	r3, [pc, #76]	@ (8002ab4 <Motor_Forward+0x68>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a6e:	ee17 2a90 	vmov	r2, s15
 8002a72:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_A_CHANNEL, 0);
 8002a74:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab4 <Motor_Forward+0x68>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, MAX_SPEED);
 8002a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab4 <Motor_Forward+0x68>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	ee07 3a90 	vmov	s15, r3
 8002a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a8a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002ab8 <Motor_Forward+0x6c>
 8002a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a92:	4b08      	ldr	r3, [pc, #32]	@ (8002ab4 <Motor_Forward+0x68>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9a:	ee17 2a90 	vmov	r2, s15
 8002a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, 0);
 8002aa0:	4b04      	ldr	r3, [pc, #16]	@ (8002ab4 <Motor_Forward+0x68>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	2000037c 	.word	0x2000037c
 8002ab8:	3f19999a 	.word	0x3f19999a

08002abc <Motor_Right>:
    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, 0);
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, BACKWARD_SPEED);
}

// Left: left motor slower, right motor full
void Motor_Right(void) {
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, LPWM_A_CHANNEL, TURN_SPEED); // Left motor 60%
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b2c <Motor_Right+0x70>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	ee07 3a90 	vmov	s15, r3
 8002aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ace:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002b30 <Motor_Right+0x74>
 8002ad2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad6:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002b30 <Motor_Right+0x74>
 8002ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ade:	4b13      	ldr	r3, [pc, #76]	@ (8002b2c <Motor_Right+0x70>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ae6:	ee17 2a90 	vmov	r2, s15
 8002aea:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_A_CHANNEL, 0);
 8002aec:	4b0f      	ldr	r3, [pc, #60]	@ (8002b2c <Motor_Right+0x70>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2200      	movs	r2, #0
 8002af2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, MAX_SPEED);  // Right motor 100%
 8002af4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b2c <Motor_Right+0x70>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afa:	ee07 3a90 	vmov	s15, r3
 8002afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b02:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002b30 <Motor_Right+0x74>
 8002b06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b0a:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <Motor_Right+0x70>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b12:	ee17 2a90 	vmov	r2, s15
 8002b16:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, 0);
 8002b18:	4b04      	ldr	r3, [pc, #16]	@ (8002b2c <Motor_Right+0x70>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002b20:	bf00      	nop
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	2000037c 	.word	0x2000037c
 8002b30:	3f19999a 	.word	0x3f19999a

08002b34 <Motor_Left>:

// Right: right motor slower, left motor full
void Motor_Left(void) {
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, LPWM_A_CHANNEL, MAX_SPEED);  // Left motor 100%
 8002b38:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba4 <Motor_Left+0x70>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b3e:	ee07 3a90 	vmov	s15, r3
 8002b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b46:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002ba8 <Motor_Left+0x74>
 8002b4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ba4 <Motor_Left+0x70>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b56:	ee17 2a90 	vmov	r2, s15
 8002b5a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_A_CHANNEL, 0);
 8002b5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <Motor_Left+0x70>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2200      	movs	r2, #0
 8002b62:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, TURN_SPEED); // Right motor 60%
 8002b64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba4 <Motor_Left+0x70>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b72:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002ba8 <Motor_Left+0x74>
 8002b76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002ba8 <Motor_Left+0x74>
 8002b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b82:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <Motor_Left+0x70>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b8a:	ee17 2a90 	vmov	r2, s15
 8002b8e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, 0);
 8002b90:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <Motor_Left+0x70>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2200      	movs	r2, #0
 8002b96:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	2000037c 	.word	0x2000037c
 8002ba8:	3f19999a 	.word	0x3f19999a

08002bac <Motor_SharpRight>:

void Motor_SharpRight(void) {
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, LPWM_A_CHANNEL, 0); // Left motor 60%
 8002bb0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c1c <Motor_SharpRight+0x70>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_A_CHANNEL, TURN_SPEED);
 8002bb8:	4b18      	ldr	r3, [pc, #96]	@ (8002c1c <Motor_SharpRight+0x70>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bbe:	ee07 3a90 	vmov	s15, r3
 8002bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc6:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002c20 <Motor_SharpRight+0x74>
 8002bca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bce:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002c20 <Motor_SharpRight+0x74>
 8002bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd6:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <Motor_SharpRight+0x70>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bde:	ee17 2a90 	vmov	r2, s15
 8002be2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, MAX_SPEED);  // Right motor 100%
 8002be4:	4b0d      	ldr	r3, [pc, #52]	@ (8002c1c <Motor_SharpRight+0x70>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bea:	ee07 3a90 	vmov	s15, r3
 8002bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002c20 <Motor_SharpRight+0x74>
 8002bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <Motor_SharpRight+0x70>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c02:	ee17 2a90 	vmov	r2, s15
 8002c06:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, 0);
 8002c08:	4b04      	ldr	r3, [pc, #16]	@ (8002c1c <Motor_SharpRight+0x70>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002c10:	bf00      	nop
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	2000037c 	.word	0x2000037c
 8002c20:	3f19999a 	.word	0x3f19999a

08002c24 <Motor_SharpLeft>:

void Motor_SharpLeft(void) {
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, LPWM_A_CHANNEL, MAX_SPEED);  // Left motor 100%
 8002c28:	4b18      	ldr	r3, [pc, #96]	@ (8002c8c <Motor_SharpLeft+0x68>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2e:	ee07 3a90 	vmov	s15, r3
 8002c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c36:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002c90 <Motor_SharpLeft+0x6c>
 8002c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c3e:	4b13      	ldr	r3, [pc, #76]	@ (8002c8c <Motor_SharpLeft+0x68>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c46:	ee17 2a90 	vmov	r2, s15
 8002c4a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_A_CHANNEL, 0);
 8002c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c8c <Motor_SharpLeft+0x68>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2200      	movs	r2, #0
 8002c52:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, 0); // Right motor 60%
 8002c54:	4b0d      	ldr	r3, [pc, #52]	@ (8002c8c <Motor_SharpLeft+0x68>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, MAX_SPEED);
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c8c <Motor_SharpLeft+0x68>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c62:	ee07 3a90 	vmov	s15, r3
 8002c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c6a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002c90 <Motor_SharpLeft+0x6c>
 8002c6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c72:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <Motor_SharpLeft+0x68>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c7a:	ee17 2a90 	vmov	r2, s15
 8002c7e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	2000037c 	.word	0x2000037c
 8002c90:	3f19999a 	.word	0x3f19999a

08002c94 <Motor_Stop>:

// Stop: all channels off
void Motor_Stop(void) {
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, LPWM_A_CHANNEL, 0);
 8002c98:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <Motor_Stop+0x30>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_A_CHANNEL, 0);
 8002ca0:	4b08      	ldr	r3, [pc, #32]	@ (8002cc4 <Motor_Stop+0x30>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COMPARE(&htim1, LPWM_B_CHANNEL, 0);
 8002ca8:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <Motor_Stop+0x30>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2200      	movs	r2, #0
 8002cae:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, RPWM_B_CHANNEL, 0);
 8002cb0:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <Motor_Stop+0x30>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	2000037c 	.word	0x2000037c

08002cc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	607b      	str	r3, [r7, #4]
 8002cd2:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <HAL_MspInit+0x4c>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002d14 <HAL_MspInit+0x4c>)
 8002cd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cde:	4b0d      	ldr	r3, [pc, #52]	@ (8002d14 <HAL_MspInit+0x4c>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	603b      	str	r3, [r7, #0]
 8002cee:	4b09      	ldr	r3, [pc, #36]	@ (8002d14 <HAL_MspInit+0x4c>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf2:	4a08      	ldr	r2, [pc, #32]	@ (8002d14 <HAL_MspInit+0x4c>)
 8002cf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cfa:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <HAL_MspInit+0x4c>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40023800 	.word	0x40023800

08002d18 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08a      	sub	sp, #40	@ 0x28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a1b      	ldr	r2, [pc, #108]	@ (8002da4 <HAL_ADC_MspInit+0x8c>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d12f      	bne.n	8002d9a <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002da8 <HAL_ADC_MspInit+0x90>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	4a19      	ldr	r2, [pc, #100]	@ (8002da8 <HAL_ADC_MspInit+0x90>)
 8002d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d4a:	4b17      	ldr	r3, [pc, #92]	@ (8002da8 <HAL_ADC_MspInit+0x90>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	4b13      	ldr	r3, [pc, #76]	@ (8002da8 <HAL_ADC_MspInit+0x90>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5e:	4a12      	ldr	r2, [pc, #72]	@ (8002da8 <HAL_ADC_MspInit+0x90>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d66:	4b10      	ldr	r3, [pc, #64]	@ (8002da8 <HAL_ADC_MspInit+0x90>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_Status_Pin;
 8002d72:	2320      	movs	r3, #32
 8002d74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d76:	2303      	movs	r3, #3
 8002d78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_Status_GPIO_Port, &GPIO_InitStruct);
 8002d7e:	f107 0314 	add.w	r3, r7, #20
 8002d82:	4619      	mov	r1, r3
 8002d84:	4809      	ldr	r0, [pc, #36]	@ (8002dac <HAL_ADC_MspInit+0x94>)
 8002d86:	f002 fadf 	bl	8005348 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	2012      	movs	r0, #18
 8002d90:	f001 fe93 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002d94:	2012      	movs	r0, #18
 8002d96:	f001 feac 	bl	8004af2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002d9a:	bf00      	nop
 8002d9c:	3728      	adds	r7, #40	@ 0x28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40012000 	.word	0x40012000
 8002da8:	40023800 	.word	0x40023800
 8002dac:	40020000 	.word	0x40020000

08002db0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08a      	sub	sp, #40	@ 0x28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db8:	f107 0314 	add.w	r3, r7, #20
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	60da      	str	r2, [r3, #12]
 8002dc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a39      	ldr	r2, [pc, #228]	@ (8002eb4 <HAL_I2C_MspInit+0x104>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d16c      	bne.n	8002eac <HAL_I2C_MspInit+0xfc>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	4b38      	ldr	r3, [pc, #224]	@ (8002eb8 <HAL_I2C_MspInit+0x108>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	4a37      	ldr	r2, [pc, #220]	@ (8002eb8 <HAL_I2C_MspInit+0x108>)
 8002ddc:	f043 0302 	orr.w	r3, r3, #2
 8002de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de2:	4b35      	ldr	r3, [pc, #212]	@ (8002eb8 <HAL_I2C_MspInit+0x108>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	613b      	str	r3, [r7, #16]
 8002dec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8002dee:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002df4:	2312      	movs	r3, #18
 8002df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e00:	2304      	movs	r3, #4
 8002e02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e04:	f107 0314 	add.w	r3, r7, #20
 8002e08:	4619      	mov	r1, r3
 8002e0a:	482c      	ldr	r0, [pc, #176]	@ (8002ebc <HAL_I2C_MspInit+0x10c>)
 8002e0c:	f002 fa9c 	bl	8005348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e10:	2300      	movs	r3, #0
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	4b28      	ldr	r3, [pc, #160]	@ (8002eb8 <HAL_I2C_MspInit+0x108>)
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	4a27      	ldr	r2, [pc, #156]	@ (8002eb8 <HAL_I2C_MspInit+0x108>)
 8002e1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e20:	4b25      	ldr	r3, [pc, #148]	@ (8002eb8 <HAL_I2C_MspInit+0x108>)
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e28:	60fb      	str	r3, [r7, #12]
 8002e2a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002e2c:	4b24      	ldr	r3, [pc, #144]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e2e:	4a25      	ldr	r2, [pc, #148]	@ (8002ec4 <HAL_I2C_MspInit+0x114>)
 8002e30:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002e32:	4b23      	ldr	r3, [pc, #140]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e38:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e3a:	4b21      	ldr	r3, [pc, #132]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e40:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e46:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e4c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e54:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 8002e5a:	4b19      	ldr	r3, [pc, #100]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e60:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002e62:	4b17      	ldr	r3, [pc, #92]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e64:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e68:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e6a:	4b15      	ldr	r3, [pc, #84]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002e70:	4813      	ldr	r0, [pc, #76]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e72:	f001 fe59 	bl	8004b28 <HAL_DMA_Init>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 8002e7c:	f7ff fdc8 	bl	8002a10 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a0f      	ldr	r2, [pc, #60]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e84:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e86:	4a0e      	ldr	r2, [pc, #56]	@ (8002ec0 <HAL_I2C_MspInit+0x110>)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2100      	movs	r1, #0
 8002e90:	201f      	movs	r0, #31
 8002e92:	f001 fe12 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002e96:	201f      	movs	r0, #31
 8002e98:	f001 fe2b 	bl	8004af2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	2020      	movs	r0, #32
 8002ea2:	f001 fe0a 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002ea6:	2020      	movs	r0, #32
 8002ea8:	f001 fe23 	bl	8004af2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002eac:	bf00      	nop
 8002eae:	3728      	adds	r7, #40	@ 0x28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40005400 	.word	0x40005400
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40020400 	.word	0x40020400
 8002ec0:	2000031c 	.word	0x2000031c
 8002ec4:	40026010 	.word	0x40026010

08002ec8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b090      	sub	sp, #64	@ 0x40
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	605a      	str	r2, [r3, #4]
 8002eda:	609a      	str	r2, [r3, #8]
 8002edc:	60da      	str	r2, [r3, #12]
 8002ede:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a97      	ldr	r2, [pc, #604]	@ (8003144 <HAL_TIM_Base_MspInit+0x27c>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d116      	bne.n	8002f18 <HAL_TIM_Base_MspInit+0x50>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002eea:	2300      	movs	r3, #0
 8002eec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002eee:	4b96      	ldr	r3, [pc, #600]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	4a95      	ldr	r2, [pc, #596]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002efa:	4b93      	ldr	r3, [pc, #588]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	2019      	movs	r0, #25
 8002f0c:	f001 fdd5 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f10:	2019      	movs	r0, #25
 8002f12:	f001 fdee 	bl	8004af2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM10_MspInit 1 */

    /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002f16:	e146      	b.n	80031a6 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM2)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f20:	d16c      	bne.n	8002ffc <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f26:	4b88      	ldr	r3, [pc, #544]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	4a87      	ldr	r2, [pc, #540]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f32:	4b85      	ldr	r3, [pc, #532]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	623b      	str	r3, [r7, #32]
 8002f42:	4b81      	ldr	r3, [pc, #516]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	4a80      	ldr	r2, [pc, #512]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002f48:	f043 0302 	orr.w	r3, r3, #2
 8002f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4e:	4b7e      	ldr	r3, [pc, #504]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	623b      	str	r3, [r7, #32]
 8002f58:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = FR_ECHO_Pin|F_ECHO_Pin;
 8002f5a:	230c      	movs	r3, #12
 8002f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5e:	2302      	movs	r3, #2
 8002f60:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f66:	2300      	movs	r3, #0
 8002f68:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f72:	4619      	mov	r1, r3
 8002f74:	4875      	ldr	r0, [pc, #468]	@ (800314c <HAL_TIM_Base_MspInit+0x284>)
 8002f76:	f002 f9e7 	bl	8005348 <HAL_GPIO_Init>
    hdma_tim2_ch2_ch4.Instance = DMA1_Stream6;
 8002f7a:	4b75      	ldr	r3, [pc, #468]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002f7c:	4a75      	ldr	r2, [pc, #468]	@ (8003154 <HAL_TIM_Base_MspInit+0x28c>)
 8002f7e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Channel = DMA_CHANNEL_3;
 8002f80:	4b73      	ldr	r3, [pc, #460]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002f82:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002f86:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f88:	4b71      	ldr	r3, [pc, #452]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f8e:	4b70      	ldr	r3, [pc, #448]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8002f94:	4b6e      	ldr	r3, [pc, #440]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002f96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f9a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f9c:	4b6c      	ldr	r3, [pc, #432]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002f9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fa2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fa4:	4b6a      	ldr	r3, [pc, #424]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fa6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002faa:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002fac:	4b68      	ldr	r3, [pc, #416]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fb2:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 8002fb4:	4b66      	ldr	r3, [pc, #408]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fb6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fba:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fbc:	4b64      	ldr	r3, [pc, #400]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8002fc2:	4863      	ldr	r0, [pc, #396]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fc4:	f001 fdb0 	bl	8004b28 <HAL_DMA_Init>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_TIM_Base_MspInit+0x10a>
      Error_Handler();
 8002fce:	f7ff fd1f 	bl	8002a10 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a5e      	ldr	r2, [pc, #376]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fd6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fd8:	4a5d      	ldr	r2, [pc, #372]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a5b      	ldr	r2, [pc, #364]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fe4:	4a5a      	ldr	r2, [pc, #360]	@ (8003150 <HAL_TIM_Base_MspInit+0x288>)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	201c      	movs	r0, #28
 8002ff0:	f001 fd63 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ff4:	201c      	movs	r0, #28
 8002ff6:	f001 fd7c 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 8002ffa:	e0d4      	b.n	80031a6 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM3)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a55      	ldr	r2, [pc, #340]	@ (8003158 <HAL_TIM_Base_MspInit+0x290>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d166      	bne.n	80030d4 <HAL_TIM_Base_MspInit+0x20c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
 800300a:	4b4f      	ldr	r3, [pc, #316]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	4a4e      	ldr	r2, [pc, #312]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8003010:	f043 0302 	orr.w	r3, r3, #2
 8003014:	6413      	str	r3, [r2, #64]	@ 0x40
 8003016:	4b4c      	ldr	r3, [pc, #304]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	61fb      	str	r3, [r7, #28]
 8003020:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	4b48      	ldr	r3, [pc, #288]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	4a47      	ldr	r2, [pc, #284]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 800302c:	f043 0304 	orr.w	r3, r3, #4
 8003030:	6313      	str	r3, [r2, #48]	@ 0x30
 8003032:	4b45      	ldr	r3, [pc, #276]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	f003 0304 	and.w	r3, r3, #4
 800303a:	61bb      	str	r3, [r7, #24]
 800303c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = F_L_ECHO_Pin;
 800303e:	2380      	movs	r3, #128	@ 0x80
 8003040:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003042:	2302      	movs	r3, #2
 8003044:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304a:	2300      	movs	r3, #0
 800304c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800304e:	2302      	movs	r3, #2
 8003050:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(F_L_ECHO_GPIO_Port, &GPIO_InitStruct);
 8003052:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003056:	4619      	mov	r1, r3
 8003058:	4840      	ldr	r0, [pc, #256]	@ (800315c <HAL_TIM_Base_MspInit+0x294>)
 800305a:	f002 f975 	bl	8005348 <HAL_GPIO_Init>
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 800305e:	4b40      	ldr	r3, [pc, #256]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 8003060:	4a40      	ldr	r2, [pc, #256]	@ (8003164 <HAL_TIM_Base_MspInit+0x29c>)
 8003062:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 8003064:	4b3e      	ldr	r3, [pc, #248]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 8003066:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800306a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800306c:	4b3c      	ldr	r3, [pc, #240]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 800306e:	2200      	movs	r2, #0
 8003070:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003072:	4b3b      	ldr	r3, [pc, #236]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 8003074:	2200      	movs	r2, #0
 8003076:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003078:	4b39      	ldr	r3, [pc, #228]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 800307a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800307e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003080:	4b37      	ldr	r3, [pc, #220]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 8003082:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003086:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003088:	4b35      	ldr	r3, [pc, #212]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 800308a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800308e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8003090:	4b33      	ldr	r3, [pc, #204]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 8003092:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003096:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8003098:	4b31      	ldr	r3, [pc, #196]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 800309a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800309e:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030a0:	4b2f      	ldr	r3, [pc, #188]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80030a6:	482e      	ldr	r0, [pc, #184]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 80030a8:	f001 fd3e 	bl	8004b28 <HAL_DMA_Init>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_TIM_Base_MspInit+0x1ee>
      Error_Handler();
 80030b2:	f7ff fcad 	bl	8002a10 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a29      	ldr	r2, [pc, #164]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 80030ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80030bc:	4a28      	ldr	r2, [pc, #160]	@ (8003160 <HAL_TIM_Base_MspInit+0x298>)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80030c2:	2200      	movs	r2, #0
 80030c4:	2100      	movs	r1, #0
 80030c6:	201d      	movs	r0, #29
 80030c8:	f001 fcf7 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80030cc:	201d      	movs	r0, #29
 80030ce:	f001 fd10 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 80030d2:	e068      	b.n	80031a6 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM6)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a23      	ldr	r2, [pc, #140]	@ (8003168 <HAL_TIM_Base_MspInit+0x2a0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d116      	bne.n	800310c <HAL_TIM_Base_MspInit+0x244>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	4b19      	ldr	r3, [pc, #100]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	4a18      	ldr	r2, [pc, #96]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 80030e8:	f043 0310 	orr.w	r3, r3, #16
 80030ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ee:	4b16      	ldr	r3, [pc, #88]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	f003 0310 	and.w	r3, r3, #16
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80030fa:	2200      	movs	r2, #0
 80030fc:	2100      	movs	r1, #0
 80030fe:	2036      	movs	r0, #54	@ 0x36
 8003100:	f001 fcdb 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003104:	2036      	movs	r0, #54	@ 0x36
 8003106:	f001 fcf4 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 800310a:	e04c      	b.n	80031a6 <HAL_TIM_Base_MspInit+0x2de>
  else if(htim_base->Instance==TIM7)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a16      	ldr	r2, [pc, #88]	@ (800316c <HAL_TIM_Base_MspInit+0x2a4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d12c      	bne.n	8003170 <HAL_TIM_Base_MspInit+0x2a8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	4a0a      	ldr	r2, [pc, #40]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8003120:	f043 0320 	orr.w	r3, r3, #32
 8003124:	6413      	str	r3, [r2, #64]	@ 0x40
 8003126:	4b08      	ldr	r3, [pc, #32]	@ (8003148 <HAL_TIM_Base_MspInit+0x280>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	f003 0320 	and.w	r3, r3, #32
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003132:	2200      	movs	r2, #0
 8003134:	2100      	movs	r1, #0
 8003136:	2037      	movs	r0, #55	@ 0x37
 8003138:	f001 fcbf 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800313c:	2037      	movs	r0, #55	@ 0x37
 800313e:	f001 fcd8 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 8003142:	e030      	b.n	80031a6 <HAL_TIM_Base_MspInit+0x2de>
 8003144:	40010000 	.word	0x40010000
 8003148:	40023800 	.word	0x40023800
 800314c:	40020400 	.word	0x40020400
 8003150:	200005bc 	.word	0x200005bc
 8003154:	400260a0 	.word	0x400260a0
 8003158:	40000400 	.word	0x40000400
 800315c:	40020800 	.word	0x40020800
 8003160:	2000061c 	.word	0x2000061c
 8003164:	40026088 	.word	0x40026088
 8003168:	40001000 	.word	0x40001000
 800316c:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM10)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a0e      	ldr	r2, [pc, #56]	@ (80031b0 <HAL_TIM_Base_MspInit+0x2e8>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d115      	bne.n	80031a6 <HAL_TIM_Base_MspInit+0x2de>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	4b0d      	ldr	r3, [pc, #52]	@ (80031b4 <HAL_TIM_Base_MspInit+0x2ec>)
 8003180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003182:	4a0c      	ldr	r2, [pc, #48]	@ (80031b4 <HAL_TIM_Base_MspInit+0x2ec>)
 8003184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003188:	6453      	str	r3, [r2, #68]	@ 0x44
 800318a:	4b0a      	ldr	r3, [pc, #40]	@ (80031b4 <HAL_TIM_Base_MspInit+0x2ec>)
 800318c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003196:	2200      	movs	r2, #0
 8003198:	2100      	movs	r1, #0
 800319a:	2019      	movs	r0, #25
 800319c:	f001 fc8d 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80031a0:	2019      	movs	r0, #25
 80031a2:	f001 fca6 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 80031a6:	bf00      	nop
 80031a8:	3740      	adds	r7, #64	@ 0x40
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40014400 	.word	0x40014400
 80031b4:	40023800 	.word	0x40023800

080031b8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08c      	sub	sp, #48	@ 0x30
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c0:	f107 031c 	add.w	r3, r7, #28
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	605a      	str	r2, [r3, #4]
 80031ca:	609a      	str	r2, [r3, #8]
 80031cc:	60da      	str	r2, [r3, #12]
 80031ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a3a      	ldr	r2, [pc, #232]	@ (80032c0 <HAL_TIM_Encoder_MspInit+0x108>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d135      	bne.n	8003246 <HAL_TIM_Encoder_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	4b39      	ldr	r3, [pc, #228]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	4a38      	ldr	r2, [pc, #224]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 80031e4:	f043 0304 	orr.w	r3, r3, #4
 80031e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ea:	4b36      	ldr	r3, [pc, #216]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f003 0304 	and.w	r3, r3, #4
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	4b32      	ldr	r3, [pc, #200]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fe:	4a31      	ldr	r2, [pc, #196]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003200:	f043 0308 	orr.w	r3, r3, #8
 8003204:	6313      	str	r3, [r2, #48]	@ 0x30
 8003206:	4b2f      	ldr	r3, [pc, #188]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	617b      	str	r3, [r7, #20]
 8003210:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = RE_CH_A_Pin|RE_CH_B_Pin;
 8003212:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003218:	2302      	movs	r3, #2
 800321a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321c:	2300      	movs	r3, #0
 800321e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003220:	2300      	movs	r3, #0
 8003222:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003224:	2302      	movs	r3, #2
 8003226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003228:	f107 031c 	add.w	r3, r7, #28
 800322c:	4619      	mov	r1, r3
 800322e:	4826      	ldr	r0, [pc, #152]	@ (80032c8 <HAL_TIM_Encoder_MspInit+0x110>)
 8003230:	f002 f88a 	bl	8005348 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003234:	2200      	movs	r2, #0
 8003236:	2100      	movs	r1, #0
 8003238:	201e      	movs	r0, #30
 800323a:	f001 fc3e 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800323e:	201e      	movs	r0, #30
 8003240:	f001 fc57 	bl	8004af2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003244:	e038      	b.n	80032b8 <HAL_TIM_Encoder_MspInit+0x100>
  else if(htim_encoder->Instance==TIM5)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a20      	ldr	r2, [pc, #128]	@ (80032cc <HAL_TIM_Encoder_MspInit+0x114>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d133      	bne.n	80032b8 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003250:	2300      	movs	r3, #0
 8003252:	613b      	str	r3, [r7, #16]
 8003254:	4b1b      	ldr	r3, [pc, #108]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003258:	4a1a      	ldr	r2, [pc, #104]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 800325a:	f043 0308 	orr.w	r3, r3, #8
 800325e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003260:	4b18      	ldr	r3, [pc, #96]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	4b14      	ldr	r3, [pc, #80]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003274:	4a13      	ldr	r2, [pc, #76]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	6313      	str	r3, [r2, #48]	@ 0x30
 800327c:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <HAL_TIM_Encoder_MspInit+0x10c>)
 800327e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003280:	f003 0301 	and.w	r3, r3, #1
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LE_CH_A_Pin|LE_CH_B_Pin;
 8003288:	2303      	movs	r3, #3
 800328a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328c:	2302      	movs	r3, #2
 800328e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003290:	2300      	movs	r3, #0
 8003292:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003294:	2300      	movs	r3, #0
 8003296:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003298:	2302      	movs	r3, #2
 800329a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329c:	f107 031c 	add.w	r3, r7, #28
 80032a0:	4619      	mov	r1, r3
 80032a2:	480b      	ldr	r0, [pc, #44]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0x118>)
 80032a4:	f002 f850 	bl	8005348 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80032a8:	2200      	movs	r2, #0
 80032aa:	2100      	movs	r1, #0
 80032ac:	2032      	movs	r0, #50	@ 0x32
 80032ae:	f001 fc04 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80032b2:	2032      	movs	r0, #50	@ 0x32
 80032b4:	f001 fc1d 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 80032b8:	bf00      	nop
 80032ba:	3730      	adds	r7, #48	@ 0x30
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40000800 	.word	0x40000800
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40020c00 	.word	0x40020c00
 80032cc:	40000c00 	.word	0x40000c00
 80032d0:	40020000 	.word	0x40020000

080032d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08a      	sub	sp, #40	@ 0x28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032dc:	f107 0314 	add.w	r3, r7, #20
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	605a      	str	r2, [r3, #4]
 80032e6:	609a      	str	r2, [r3, #8]
 80032e8:	60da      	str	r2, [r3, #12]
 80032ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a37      	ldr	r2, [pc, #220]	@ (80033d0 <HAL_TIM_MspPostInit+0xfc>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d11f      	bne.n	8003336 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	4b36      	ldr	r3, [pc, #216]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fe:	4a35      	ldr	r2, [pc, #212]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 8003300:	f043 0310 	orr.w	r3, r3, #16
 8003304:	6313      	str	r3, [r2, #48]	@ 0x30
 8003306:	4b33      	ldr	r3, [pc, #204]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f003 0310 	and.w	r3, r3, #16
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8003312:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003318:	2302      	movs	r3, #2
 800331a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331c:	2300      	movs	r3, #0
 800331e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003320:	2300      	movs	r3, #0
 8003322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003324:	2301      	movs	r3, #1
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003328:	f107 0314 	add.w	r3, r7, #20
 800332c:	4619      	mov	r1, r3
 800332e:	482a      	ldr	r0, [pc, #168]	@ (80033d8 <HAL_TIM_MspPostInit+0x104>)
 8003330:	f002 f80a 	bl	8005348 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003334:	e047      	b.n	80033c6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800333e:	d11f      	bne.n	8003380 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003340:	2300      	movs	r3, #0
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	4b23      	ldr	r3, [pc, #140]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 8003346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003348:	4a22      	ldr	r2, [pc, #136]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 800334a:	f043 0302 	orr.w	r3, r3, #2
 800334e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003350:	4b20      	ldr	r3, [pc, #128]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 8003352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FR_TRIG_Pin|F_TRIG_Pin;
 800335c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8003360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003362:	2302      	movs	r3, #2
 8003364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003366:	2300      	movs	r3, #0
 8003368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336a:	2300      	movs	r3, #0
 800336c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800336e:	2301      	movs	r3, #1
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003372:	f107 0314 	add.w	r3, r7, #20
 8003376:	4619      	mov	r1, r3
 8003378:	4818      	ldr	r0, [pc, #96]	@ (80033dc <HAL_TIM_MspPostInit+0x108>)
 800337a:	f001 ffe5 	bl	8005348 <HAL_GPIO_Init>
}
 800337e:	e022      	b.n	80033c6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a16      	ldr	r2, [pc, #88]	@ (80033e0 <HAL_TIM_MspPostInit+0x10c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d11d      	bne.n	80033c6 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	4b11      	ldr	r3, [pc, #68]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4a10      	ldr	r2, [pc, #64]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 8003394:	f043 0304 	orr.w	r3, r3, #4
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30
 800339a:	4b0e      	ldr	r3, [pc, #56]	@ (80033d4 <HAL_TIM_MspPostInit+0x100>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FL_TRIG_Pin;
 80033a6:	2340      	movs	r3, #64	@ 0x40
 80033a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033aa:	2302      	movs	r3, #2
 80033ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b2:	2300      	movs	r3, #0
 80033b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033b6:	2302      	movs	r3, #2
 80033b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FL_TRIG_GPIO_Port, &GPIO_InitStruct);
 80033ba:	f107 0314 	add.w	r3, r7, #20
 80033be:	4619      	mov	r1, r3
 80033c0:	4808      	ldr	r0, [pc, #32]	@ (80033e4 <HAL_TIM_MspPostInit+0x110>)
 80033c2:	f001 ffc1 	bl	8005348 <HAL_GPIO_Init>
}
 80033c6:	bf00      	nop
 80033c8:	3728      	adds	r7, #40	@ 0x28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40010000 	.word	0x40010000
 80033d4:	40023800 	.word	0x40023800
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40020400 	.word	0x40020400
 80033e0:	40000400 	.word	0x40000400
 80033e4:	40020800 	.word	0x40020800

080033e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08e      	sub	sp, #56	@ 0x38
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	609a      	str	r2, [r3, #8]
 80033fc:	60da      	str	r2, [r3, #12]
 80033fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a6c      	ldr	r2, [pc, #432]	@ (80035b8 <HAL_UART_MspInit+0x1d0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d165      	bne.n	80034d6 <HAL_UART_MspInit+0xee>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800340a:	2300      	movs	r3, #0
 800340c:	623b      	str	r3, [r7, #32]
 800340e:	4b6b      	ldr	r3, [pc, #428]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003412:	4a6a      	ldr	r2, [pc, #424]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003414:	f043 0310 	orr.w	r3, r3, #16
 8003418:	6453      	str	r3, [r2, #68]	@ 0x44
 800341a:	4b68      	ldr	r3, [pc, #416]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341e:	f003 0310 	and.w	r3, r3, #16
 8003422:	623b      	str	r3, [r7, #32]
 8003424:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	61fb      	str	r3, [r7, #28]
 800342a:	4b64      	ldr	r3, [pc, #400]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	4a63      	ldr	r2, [pc, #396]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	6313      	str	r3, [r2, #48]	@ 0x30
 8003436:	4b61      	ldr	r3, [pc, #388]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	61fb      	str	r3, [r7, #28]
 8003440:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ESP_CAM_RX_Pin|ESP_CAM_TX_Pin;
 8003442:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003446:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003448:	2302      	movs	r3, #2
 800344a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344c:	2300      	movs	r3, #0
 800344e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003450:	2303      	movs	r3, #3
 8003452:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003454:	2307      	movs	r3, #7
 8003456:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800345c:	4619      	mov	r1, r3
 800345e:	4858      	ldr	r0, [pc, #352]	@ (80035c0 <HAL_UART_MspInit+0x1d8>)
 8003460:	f001 ff72 	bl	8005348 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003464:	4b57      	ldr	r3, [pc, #348]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 8003466:	4a58      	ldr	r2, [pc, #352]	@ (80035c8 <HAL_UART_MspInit+0x1e0>)
 8003468:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800346a:	4b56      	ldr	r3, [pc, #344]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 800346c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003470:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003472:	4b54      	ldr	r3, [pc, #336]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003478:	4b52      	ldr	r3, [pc, #328]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800347e:	4b51      	ldr	r3, [pc, #324]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 8003480:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003484:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003486:	4b4f      	ldr	r3, [pc, #316]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 8003488:	2200      	movs	r2, #0
 800348a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800348c:	4b4d      	ldr	r3, [pc, #308]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 800348e:	2200      	movs	r2, #0
 8003490:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003492:	4b4c      	ldr	r3, [pc, #304]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 8003494:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003498:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800349a:	4b4a      	ldr	r3, [pc, #296]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 800349c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80034a0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034a2:	4b48      	ldr	r3, [pc, #288]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80034a8:	4846      	ldr	r0, [pc, #280]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 80034aa:	f001 fb3d 	bl	8004b28 <HAL_DMA_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80034b4:	f7ff faac 	bl	8002a10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a42      	ldr	r2, [pc, #264]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 80034bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80034be:	4a41      	ldr	r2, [pc, #260]	@ (80035c4 <HAL_UART_MspInit+0x1dc>)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80034c4:	2200      	movs	r2, #0
 80034c6:	2100      	movs	r1, #0
 80034c8:	2025      	movs	r0, #37	@ 0x25
 80034ca:	f001 faf6 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034ce:	2025      	movs	r0, #37	@ 0x25
 80034d0:	f001 fb0f 	bl	8004af2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80034d4:	e06b      	b.n	80035ae <HAL_UART_MspInit+0x1c6>
  else if(huart->Instance==USART2)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a3c      	ldr	r2, [pc, #240]	@ (80035cc <HAL_UART_MspInit+0x1e4>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d134      	bne.n	800354a <HAL_UART_MspInit+0x162>
    __HAL_RCC_USART2_CLK_ENABLE();
 80034e0:	2300      	movs	r3, #0
 80034e2:	61bb      	str	r3, [r7, #24]
 80034e4:	4b35      	ldr	r3, [pc, #212]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	4a34      	ldr	r2, [pc, #208]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 80034ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f0:	4b32      	ldr	r3, [pc, #200]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f8:	61bb      	str	r3, [r7, #24]
 80034fa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	4b2e      	ldr	r3, [pc, #184]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003504:	4a2d      	ldr	r2, [pc, #180]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003506:	f043 0301 	orr.w	r3, r3, #1
 800350a:	6313      	str	r3, [r2, #48]	@ 0x30
 800350c:	4b2b      	ldr	r3, [pc, #172]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 800350e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	617b      	str	r3, [r7, #20]
 8003516:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = HC05_RX_Pin|HC05_TX_Pin;
 8003518:	230c      	movs	r3, #12
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800351c:	2302      	movs	r3, #2
 800351e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003520:	2300      	movs	r3, #0
 8003522:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003524:	2303      	movs	r3, #3
 8003526:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003528:	2307      	movs	r3, #7
 800352a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800352c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003530:	4619      	mov	r1, r3
 8003532:	4823      	ldr	r0, [pc, #140]	@ (80035c0 <HAL_UART_MspInit+0x1d8>)
 8003534:	f001 ff08 	bl	8005348 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003538:	2200      	movs	r2, #0
 800353a:	2100      	movs	r1, #0
 800353c:	2026      	movs	r0, #38	@ 0x26
 800353e:	f001 fabc 	bl	8004aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003542:	2026      	movs	r0, #38	@ 0x26
 8003544:	f001 fad5 	bl	8004af2 <HAL_NVIC_EnableIRQ>
}
 8003548:	e031      	b.n	80035ae <HAL_UART_MspInit+0x1c6>
  else if(huart->Instance==USART3)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a20      	ldr	r2, [pc, #128]	@ (80035d0 <HAL_UART_MspInit+0x1e8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d12c      	bne.n	80035ae <HAL_UART_MspInit+0x1c6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003554:	2300      	movs	r3, #0
 8003556:	613b      	str	r3, [r7, #16]
 8003558:	4b18      	ldr	r3, [pc, #96]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	4a17      	ldr	r2, [pc, #92]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 800355e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003562:	6413      	str	r3, [r2, #64]	@ 0x40
 8003564:	4b15      	ldr	r3, [pc, #84]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003568:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003570:	2300      	movs	r3, #0
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	4b11      	ldr	r3, [pc, #68]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003578:	4a10      	ldr	r2, [pc, #64]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 800357a:	f043 0308 	orr.w	r3, r3, #8
 800357e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003580:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <HAL_UART_MspInit+0x1d4>)
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	f003 0308 	and.w	r3, r3, #8
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800358c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003590:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003592:	2302      	movs	r3, #2
 8003594:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003596:	2300      	movs	r3, #0
 8003598:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800359a:	2303      	movs	r3, #3
 800359c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800359e:	2307      	movs	r3, #7
 80035a0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035a6:	4619      	mov	r1, r3
 80035a8:	480a      	ldr	r0, [pc, #40]	@ (80035d4 <HAL_UART_MspInit+0x1ec>)
 80035aa:	f001 fecd 	bl	8005348 <HAL_GPIO_Init>
}
 80035ae:	bf00      	nop
 80035b0:	3738      	adds	r7, #56	@ 0x38
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40011000 	.word	0x40011000
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40020000 	.word	0x40020000
 80035c4:	20000754 	.word	0x20000754
 80035c8:	40026440 	.word	0x40026440
 80035cc:	40004400 	.word	0x40004400
 80035d0:	40004800 	.word	0x40004800
 80035d4:	40020c00 	.word	0x40020c00

080035d8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b0a0      	sub	sp, #128	@ 0x80
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80035f0:	f107 0310 	add.w	r3, r7, #16
 80035f4:	225c      	movs	r2, #92	@ 0x5c
 80035f6:	2100      	movs	r1, #0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f00a f98b 	bl	800d914 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003606:	d141      	bne.n	800368c <HAL_PCD_MspInit+0xb4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003608:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800360c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800360e:	2300      	movs	r3, #0
 8003610:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003612:	f107 0310 	add.w	r3, r7, #16
 8003616:	4618      	mov	r0, r3
 8003618:	f004 fe1a 	bl	8008250 <HAL_RCCEx_PeriphCLKConfig>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8003622:	f7ff f9f5 	bl	8002a10 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	4b1a      	ldr	r3, [pc, #104]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362e:	4a19      	ldr	r2, [pc, #100]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 8003630:	f043 0301 	orr.w	r3, r3, #1
 8003634:	6313      	str	r3, [r2, #48]	@ 0x30
 8003636:	4b17      	ldr	r3, [pc, #92]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8003642:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8003646:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003648:	2302      	movs	r3, #2
 800364a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364c:	2300      	movs	r3, #0
 800364e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003650:	2303      	movs	r3, #3
 8003652:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003654:	230a      	movs	r3, #10
 8003656:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003658:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800365c:	4619      	mov	r1, r3
 800365e:	480e      	ldr	r0, [pc, #56]	@ (8003698 <HAL_PCD_MspInit+0xc0>)
 8003660:	f001 fe72 	bl	8005348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003664:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 8003666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003668:	4a0a      	ldr	r2, [pc, #40]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 800366a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800366e:	6353      	str	r3, [r2, #52]	@ 0x34
 8003670:	2300      	movs	r3, #0
 8003672:	60bb      	str	r3, [r7, #8]
 8003674:	4b07      	ldr	r3, [pc, #28]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 8003676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003678:	4a06      	ldr	r2, [pc, #24]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 800367a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800367e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003680:	4b04      	ldr	r3, [pc, #16]	@ (8003694 <HAL_PCD_MspInit+0xbc>)
 8003682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003684:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800368c:	bf00      	nop
 800368e:	3780      	adds	r7, #128	@ 0x80
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40023800 	.word	0x40023800
 8003698:	40020000 	.word	0x40020000

0800369c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036a0:	bf00      	nop
 80036a2:	e7fd      	b.n	80036a0 <NMI_Handler+0x4>

080036a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036a8:	bf00      	nop
 80036aa:	e7fd      	b.n	80036a8 <HardFault_Handler+0x4>

080036ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036b0:	bf00      	nop
 80036b2:	e7fd      	b.n	80036b0 <MemManage_Handler+0x4>

080036b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036b8:	bf00      	nop
 80036ba:	e7fd      	b.n	80036b8 <BusFault_Handler+0x4>

080036bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <UsageFault_Handler+0x4>

080036c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036c8:	bf00      	nop
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036d2:	b480      	push	{r7}
 80036d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036d6:	bf00      	nop
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036e4:	bf00      	nop
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036f2:	f000 fc37 	bl	8003f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003700:	4802      	ldr	r0, [pc, #8]	@ (800370c <DMA1_Stream0_IRQHandler+0x10>)
 8003702:	f001 fba9 	bl	8004e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003706:	bf00      	nop
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	2000031c 	.word	0x2000031c

08003710 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003714:	4802      	ldr	r0, [pc, #8]	@ (8003720 <DMA1_Stream5_IRQHandler+0x10>)
 8003716:	f001 fb9f 	bl	8004e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800371a:	bf00      	nop
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	2000061c 	.word	0x2000061c

08003724 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8003728:	4802      	ldr	r0, [pc, #8]	@ (8003734 <DMA1_Stream6_IRQHandler+0x10>)
 800372a:	f001 fb95 	bl	8004e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	200005bc 	.word	0x200005bc

08003738 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800373c:	4802      	ldr	r0, [pc, #8]	@ (8003748 <ADC_IRQHandler+0x10>)
 800373e:	f000 fd77 	bl	8004230 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003742:	bf00      	nop
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	20000280 	.word	0x20000280

0800374c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003750:	4803      	ldr	r0, [pc, #12]	@ (8003760 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8003752:	f006 fa0d 	bl	8009b70 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8003756:	4803      	ldr	r0, [pc, #12]	@ (8003764 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003758:	f006 fa0a 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800375c:	bf00      	nop
 800375e:	bd80      	pop	{r7, pc}
 8003760:	2000037c 	.word	0x2000037c
 8003764:	20000574 	.word	0x20000574

08003768 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800376c:	4802      	ldr	r0, [pc, #8]	@ (8003778 <TIM2_IRQHandler+0x10>)
 800376e:	f006 f9ff 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003772:	bf00      	nop
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	200003c4 	.word	0x200003c4

0800377c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003780:	4802      	ldr	r0, [pc, #8]	@ (800378c <TIM3_IRQHandler+0x10>)
 8003782:	f006 f9f5 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003786:	bf00      	nop
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	2000040c 	.word	0x2000040c

08003790 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003794:	4802      	ldr	r0, [pc, #8]	@ (80037a0 <TIM4_IRQHandler+0x10>)
 8003796:	f006 f9eb 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800379a:	bf00      	nop
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	20000454 	.word	0x20000454

080037a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80037a8:	4802      	ldr	r0, [pc, #8]	@ (80037b4 <I2C1_EV_IRQHandler+0x10>)
 80037aa:	f002 fb39 	bl	8005e20 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80037ae:	bf00      	nop
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	200002c8 	.word	0x200002c8

080037b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80037bc:	4802      	ldr	r0, [pc, #8]	@ (80037c8 <I2C1_ER_IRQHandler+0x10>)
 80037be:	f002 fca0 	bl	8006102 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80037c2:	bf00      	nop
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	200002c8 	.word	0x200002c8

080037cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	// Check if the IDLE flag is set
	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
 80037d2:	4b22      	ldr	r3, [pc, #136]	@ (800385c <USART1_IRQHandler+0x90>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0310 	and.w	r3, r3, #16
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d136      	bne.n	800384e <USART1_IRQHandler+0x82>
	    {
	        // Clear IDLE flag
	        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80037e0:	2300      	movs	r3, #0
 80037e2:	603b      	str	r3, [r7, #0]
 80037e4:	4b1d      	ldr	r3, [pc, #116]	@ (800385c <USART1_IRQHandler+0x90>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	4b1b      	ldr	r3, [pc, #108]	@ (800385c <USART1_IRQHandler+0x90>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	603b      	str	r3, [r7, #0]
 80037f4:	683b      	ldr	r3, [r7, #0]

	        // Stop DMA to freeze the counter safely
	        HAL_UART_DMAStop(&huart1);
 80037f6:	4819      	ldr	r0, [pc, #100]	@ (800385c <USART1_IRQHandler+0x90>)
 80037f8:	f007 fb8a 	bl	800af10 <HAL_UART_DMAStop>

	        // Compute how many bytes were received
	        uint16_t cnt = __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 80037fc:	4b17      	ldr	r3, [pc, #92]	@ (800385c <USART1_IRQHandler+0x90>)
 80037fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	80fb      	strh	r3, [r7, #6]
	        uint16_t received_bytes = (uint16_t)(RX_BUFFER_SIZE - cnt);
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800380c:	80bb      	strh	r3, [r7, #4]

	        if (received_bytes > 0 && received_bytes < RX_BUFFER_SIZE)
 800380e:	88bb      	ldrh	r3, [r7, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d010      	beq.n	8003836 <USART1_IRQHandler+0x6a>
 8003814:	88bb      	ldrh	r3, [r7, #4]
 8003816:	2bff      	cmp	r3, #255	@ 0xff
 8003818:	d80d      	bhi.n	8003836 <USART1_IRQHandler+0x6a>
	        {
	            // Copy only the valid data and NUL-terminate
	            memcpy(uart1_data, uart1_rx_buffer, received_bytes);
 800381a:	88bb      	ldrh	r3, [r7, #4]
 800381c:	461a      	mov	r2, r3
 800381e:	4910      	ldr	r1, [pc, #64]	@ (8003860 <USART1_IRQHandler+0x94>)
 8003820:	4810      	ldr	r0, [pc, #64]	@ (8003864 <USART1_IRQHandler+0x98>)
 8003822:	f00a f8f6 	bl	800da12 <memcpy>
	            uart1_data[received_bytes] = '\0';
 8003826:	88bb      	ldrh	r3, [r7, #4]
 8003828:	4a0e      	ldr	r2, [pc, #56]	@ (8003864 <USART1_IRQHandler+0x98>)
 800382a:	2100      	movs	r1, #0
 800382c:	54d1      	strb	r1, [r2, r3]

	            // optional debug: toggle LED or set breakpoint
	            data_received_flag = 1;
 800382e:	4b0e      	ldr	r3, [pc, #56]	@ (8003868 <USART1_IRQHandler+0x9c>)
 8003830:	2201      	movs	r2, #1
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	e005      	b.n	8003842 <USART1_IRQHandler+0x76>
	        }
	        else
	        {
	            // nothing meaningful received; optionally clear buffer
	            uart1_data[0] = '\0';
 8003836:	4b0b      	ldr	r3, [pc, #44]	@ (8003864 <USART1_IRQHandler+0x98>)
 8003838:	2200      	movs	r2, #0
 800383a:	701a      	strb	r2, [r3, #0]
	            data_received_flag = 0;
 800383c:	4b0a      	ldr	r3, [pc, #40]	@ (8003868 <USART1_IRQHandler+0x9c>)
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
	        }

	        // restart DMA reception (circular)
	        HAL_UART_Receive_DMA(&huart1, uart1_rx_buffer, RX_BUFFER_SIZE);
 8003842:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003846:	4906      	ldr	r1, [pc, #24]	@ (8003860 <USART1_IRQHandler+0x94>)
 8003848:	4804      	ldr	r0, [pc, #16]	@ (800385c <USART1_IRQHandler+0x90>)
 800384a:	f007 fb3c 	bl	800aec6 <HAL_UART_Receive_DMA>

	        // (do NOT call HAL_UART_DMAStop again)
	    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800384e:	4803      	ldr	r0, [pc, #12]	@ (800385c <USART1_IRQHandler+0x90>)
 8003850:	f007 fbde 	bl	800b010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003854:	bf00      	nop
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	2000067c 	.word	0x2000067c
 8003860:	200010c0 	.word	0x200010c0
 8003864:	200011c0 	.word	0x200011c0
 8003868:	200012c0 	.word	0x200012c0

0800386c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003870:	4802      	ldr	r0, [pc, #8]	@ (800387c <USART2_IRQHandler+0x10>)
 8003872:	f007 fbcd 	bl	800b010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	200006c4 	.word	0x200006c4

08003880 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003884:	4802      	ldr	r0, [pc, #8]	@ (8003890 <TIM5_IRQHandler+0x10>)
 8003886:	f006 f973 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800388a:	bf00      	nop
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	2000049c 	.word	0x2000049c

08003894 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003898:	4802      	ldr	r0, [pc, #8]	@ (80038a4 <TIM6_DAC_IRQHandler+0x10>)
 800389a:	f006 f969 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800389e:	bf00      	nop
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	200004e4 	.word	0x200004e4

080038a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80038ac:	4802      	ldr	r0, [pc, #8]	@ (80038b8 <TIM7_IRQHandler+0x10>)
 80038ae:	f006 f95f 	bl	8009b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80038b2:	bf00      	nop
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	2000052c 	.word	0x2000052c

080038bc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80038c0:	4802      	ldr	r0, [pc, #8]	@ (80038cc <DMA2_Stream2_IRQHandler+0x10>)
 80038c2:	f001 fac9 	bl	8004e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80038c6:	bf00      	nop
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	20000754 	.word	0x20000754

080038d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return 1;
 80038d4:	2301      	movs	r3, #1
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <_kill>:

int _kill(int pid, int sig)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038ea:	f00a f865 	bl	800d9b8 <__errno>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2216      	movs	r2, #22
 80038f2:	601a      	str	r2, [r3, #0]
  return -1;
 80038f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <_exit>:

void _exit (int status)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003908:	f04f 31ff 	mov.w	r1, #4294967295
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff ffe7 	bl	80038e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003912:	bf00      	nop
 8003914:	e7fd      	b.n	8003912 <_exit+0x12>

08003916 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b086      	sub	sp, #24
 800391a:	af00      	add	r7, sp, #0
 800391c:	60f8      	str	r0, [r7, #12]
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003922:	2300      	movs	r3, #0
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	e00a      	b.n	800393e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003928:	f3af 8000 	nop.w
 800392c:	4601      	mov	r1, r0
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	60ba      	str	r2, [r7, #8]
 8003934:	b2ca      	uxtb	r2, r1
 8003936:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	3301      	adds	r3, #1
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	429a      	cmp	r2, r3
 8003944:	dbf0      	blt.n	8003928 <_read+0x12>
  }

  return len;
 8003946:	687b      	ldr	r3, [r7, #4]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003958:	f04f 33ff 	mov.w	r3, #4294967295
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003978:	605a      	str	r2, [r3, #4]
  return 0;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <_isatty>:

int _isatty(int file)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003990:	2301      	movs	r3, #1
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800399e:	b480      	push	{r7}
 80039a0:	b085      	sub	sp, #20
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	60f8      	str	r0, [r7, #12]
 80039a6:	60b9      	str	r1, [r7, #8]
 80039a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039c0:	4a14      	ldr	r2, [pc, #80]	@ (8003a14 <_sbrk+0x5c>)
 80039c2:	4b15      	ldr	r3, [pc, #84]	@ (8003a18 <_sbrk+0x60>)
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039cc:	4b13      	ldr	r3, [pc, #76]	@ (8003a1c <_sbrk+0x64>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d102      	bne.n	80039da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039d4:	4b11      	ldr	r3, [pc, #68]	@ (8003a1c <_sbrk+0x64>)
 80039d6:	4a12      	ldr	r2, [pc, #72]	@ (8003a20 <_sbrk+0x68>)
 80039d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039da:	4b10      	ldr	r3, [pc, #64]	@ (8003a1c <_sbrk+0x64>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4413      	add	r3, r2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d207      	bcs.n	80039f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039e8:	f009 ffe6 	bl	800d9b8 <__errno>
 80039ec:	4603      	mov	r3, r0
 80039ee:	220c      	movs	r2, #12
 80039f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039f2:	f04f 33ff 	mov.w	r3, #4294967295
 80039f6:	e009      	b.n	8003a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039f8:	4b08      	ldr	r3, [pc, #32]	@ (8003a1c <_sbrk+0x64>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039fe:	4b07      	ldr	r3, [pc, #28]	@ (8003a1c <_sbrk+0x64>)
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4413      	add	r3, r2
 8003a06:	4a05      	ldr	r2, [pc, #20]	@ (8003a1c <_sbrk+0x64>)
 8003a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	20020000 	.word	0x20020000
 8003a18:	00000400 	.word	0x00000400
 8003a1c:	2000109c 	.word	0x2000109c
 8003a20:	20001440 	.word	0x20001440

08003a24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a28:	4b06      	ldr	r3, [pc, #24]	@ (8003a44 <SystemInit+0x20>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2e:	4a05      	ldr	r2, [pc, #20]	@ (8003a44 <SystemInit+0x20>)
 8003a30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a38:	bf00      	nop
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <UART1_Init>:
uint8_t uart1_data[RX_BUFFER_SIZE];          // Copy for processing
volatile uint8_t data_received_flag = 0;

// ====================== UART INITIALIZATION ======================
void UART1_Init(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
    // The huart1 is already initialized by MX_USART1_UART_Init() in CubeMX
    // Just start DMA-based reception
    HAL_UART_Receive_DMA(&huart1, uart1_rx_buffer, RX_BUFFER_SIZE);
 8003a4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a50:	4906      	ldr	r1, [pc, #24]	@ (8003a6c <UART1_Init+0x24>)
 8003a52:	4807      	ldr	r0, [pc, #28]	@ (8003a70 <UART1_Init+0x28>)
 8003a54:	f007 fa37 	bl	800aec6 <HAL_UART_Receive_DMA>

    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8003a58:	4b05      	ldr	r3, [pc, #20]	@ (8003a70 <UART1_Init+0x28>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68da      	ldr	r2, [r3, #12]
 8003a5e:	4b04      	ldr	r3, [pc, #16]	@ (8003a70 <UART1_Init+0x28>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0210 	orr.w	r2, r2, #16
 8003a66:	60da      	str	r2, [r3, #12]

}
 8003a68:	bf00      	nop
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	200010c0 	.word	0x200010c0
 8003a70:	2000067c 	.word	0x2000067c

08003a74 <UART1_SendString>:

// ====================== SEND STRING (NON-BLOCKING) ======================
void UART1_SendString(const char *str)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit_IT(&huart1, (uint8_t *)str, strlen(str));
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7fc fc17 	bl	80002b0 <strlen>
 8003a82:	4603      	mov	r3, r0
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	461a      	mov	r2, r3
 8003a88:	6879      	ldr	r1, [r7, #4]
 8003a8a:	4803      	ldr	r0, [pc, #12]	@ (8003a98 <UART1_SendString+0x24>)
 8003a8c:	f007 f9e5 	bl	800ae5a <HAL_UART_Transmit_IT>
}
 8003a90:	bf00      	nop
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	2000067c 	.word	0x2000067c

08003a9c <UART1_ProcessReceivedData>:

// ====================== PROCESS RECEIVED DATA ======================
void UART1_ProcessReceivedData(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af06      	add	r7, sp, #24
    if (data_received_flag)
 8003aa2:	4b10      	ldr	r3, [pc, #64]	@ (8003ae4 <UART1_ProcessReceivedData+0x48>)
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d018      	beq.n	8003ade <UART1_ProcessReceivedData+0x42>
    {
        data_received_flag = 0;
 8003aac:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae4 <UART1_ProcessReceivedData+0x48>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	701a      	strb	r2, [r3, #0]

        // Debug: optional print of raw data
        // printf("ESP32 Data: %s\r\n", uart1_data);

        // Parse incoming data
        if (sscanf((char *)uart1_data, "%d,%f,%f,%f,%f,%f,%f",
 8003ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae8 <UART1_ProcessReceivedData+0x4c>)
 8003ab4:	9304      	str	r3, [sp, #16]
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8003aec <UART1_ProcessReceivedData+0x50>)
 8003ab8:	9303      	str	r3, [sp, #12]
 8003aba:	4b0d      	ldr	r3, [pc, #52]	@ (8003af0 <UART1_ProcessReceivedData+0x54>)
 8003abc:	9302      	str	r3, [sp, #8]
 8003abe:	4b0d      	ldr	r3, [pc, #52]	@ (8003af4 <UART1_ProcessReceivedData+0x58>)
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8003af8 <UART1_ProcessReceivedData+0x5c>)
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8003afc <UART1_ProcessReceivedData+0x60>)
 8003ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8003b00 <UART1_ProcessReceivedData+0x64>)
 8003aca:	490e      	ldr	r1, [pc, #56]	@ (8003b04 <UART1_ProcessReceivedData+0x68>)
 8003acc:	480e      	ldr	r0, [pc, #56]	@ (8003b08 <UART1_ProcessReceivedData+0x6c>)
 8003ace:	f009 fe1b 	bl	800d708 <siscanf>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b07      	cmp	r3, #7
 8003ad6:	d102      	bne.n	8003ade <UART1_ProcessReceivedData+0x42>
                   &esp32_tag_id, &esp32_yaw, &esp32_pitch, &esp32_roll,
                   &esp32_x, &esp32_y, &esp32_z) == 7)
        {
            new_esp32_data_flag = 1; // indicate new valid data received
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b0c <UART1_ProcessReceivedData+0x70>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	701a      	strb	r2, [r3, #0]
        }
    }
}   //  this closing brace was missing earlier!
 8003ade:	bf00      	nop
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	200012c0 	.word	0x200012c0
 8003ae8:	200010b8 	.word	0x200010b8
 8003aec:	200010b4 	.word	0x200010b4
 8003af0:	200010b0 	.word	0x200010b0
 8003af4:	200010ac 	.word	0x200010ac
 8003af8:	200010a8 	.word	0x200010a8
 8003afc:	200010a4 	.word	0x200010a4
 8003b00:	200010a0 	.word	0x200010a0
 8003b04:	08011c18 	.word	0x08011c18
 8003b08:	200011c0 	.word	0x200011c0
 8003b0c:	200010bc 	.word	0x200010bc

08003b10 <HAL_UART_RxCpltCallback>:

// ====================== DMA RX COMPLETE CALLBACK ======================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b50 <HAL_UART_RxCpltCallback+0x40>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d111      	bne.n	8003b46 <HAL_UART_RxCpltCallback+0x36>
    {
        memcpy(uart1_data, uart1_rx_buffer, RX_BUFFER_SIZE);
 8003b22:	4a0c      	ldr	r2, [pc, #48]	@ (8003b54 <HAL_UART_RxCpltCallback+0x44>)
 8003b24:	4b0c      	ldr	r3, [pc, #48]	@ (8003b58 <HAL_UART_RxCpltCallback+0x48>)
 8003b26:	4610      	mov	r0, r2
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f009 ff6f 	bl	800da12 <memcpy>
        data_received_flag = 1;
 8003b34:	4b09      	ldr	r3, [pc, #36]	@ (8003b5c <HAL_UART_RxCpltCallback+0x4c>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	701a      	strb	r2, [r3, #0]

        // Restart DMA reception (important for continuous mode)
        HAL_UART_Receive_DMA(&huart1, uart1_rx_buffer, RX_BUFFER_SIZE);
 8003b3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b3e:	4906      	ldr	r1, [pc, #24]	@ (8003b58 <HAL_UART_RxCpltCallback+0x48>)
 8003b40:	4807      	ldr	r0, [pc, #28]	@ (8003b60 <HAL_UART_RxCpltCallback+0x50>)
 8003b42:	f007 f9c0 	bl	800aec6 <HAL_UART_Receive_DMA>
    }
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40011000 	.word	0x40011000
 8003b54:	200011c0 	.word	0x200011c0
 8003b58:	200010c0 	.word	0x200010c0
 8003b5c:	200012c0 	.word	0x200012c0
 8003b60:	2000067c 	.word	0x2000067c

08003b64 <Ultrasonic_Init>:
volatile uint8_t object1_near_flag = 0;
volatile uint8_t object2_near_flag = 0;
volatile uint8_t object3_near_flag = 0;

void Ultrasonic_Init(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Sensor 1 trigger
 8003b68:	2100      	movs	r1, #0
 8003b6a:	480c      	ldr	r0, [pc, #48]	@ (8003b9c <Ultrasonic_Init+0x38>)
 8003b6c:	f005 fc82 	bl	8009474 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); // Sensor 2 trigger
 8003b70:	2108      	movs	r1, #8
 8003b72:	480a      	ldr	r0, [pc, #40]	@ (8003b9c <Ultrasonic_Init+0x38>)
 8003b74:	f005 fc7e 	bl	8009474 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);// Sensor 3 trigger
 8003b78:	2100      	movs	r1, #0
 8003b7a:	4809      	ldr	r0, [pc, #36]	@ (8003ba0 <Ultrasonic_Init+0x3c>)
 8003b7c:	f005 fc7a 	bl	8009474 <HAL_TIM_PWM_Start>

    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2); // Sensor 1 echo
 8003b80:	2104      	movs	r1, #4
 8003b82:	4806      	ldr	r0, [pc, #24]	@ (8003b9c <Ultrasonic_Init+0x38>)
 8003b84:	f005 fd98 	bl	80096b8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4); // Sensor 2 echo
 8003b88:	210c      	movs	r1, #12
 8003b8a:	4804      	ldr	r0, [pc, #16]	@ (8003b9c <Ultrasonic_Init+0x38>)
 8003b8c:	f005 fd94 	bl	80096b8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2); // Sensor 3 echo
 8003b90:	2104      	movs	r1, #4
 8003b92:	4803      	ldr	r0, [pc, #12]	@ (8003ba0 <Ultrasonic_Init+0x3c>)
 8003b94:	f005 fd90 	bl	80096b8 <HAL_TIM_IC_Start_IT>
}
 8003b98:	bf00      	nop
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	200003c4 	.word	0x200003c4
 8003ba0:	2000040c 	.word	0x2000040c

08003ba4 <Ultrasonic_Process>:
uint32_t Ultrasonic2_GetDistance(void) { return distance2_cm; }
uint32_t Ultrasonic3_GetDistance(void) { return distance3_cm; }

// Process function: just for flag update (optional)
void Ultrasonic_Process(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
    //HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, object1_near_flag);
    //HAL_GPIO_WritePin(LED2_PORT, LED2_PIN, object2_near_flag);
    //HAL_GPIO_WritePin(LED3_PORT, LED3_PIN, object3_near_flag);
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	0000      	movs	r0, r0
 8003bb4:	0000      	movs	r0, r0
	...

08003bb8 <HAL_TIM_IC_CaptureCallback>:

// ---- Callback function ----
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc8:	f040 80c7 	bne.w	8003d5a <HAL_TIM_IC_CaptureCallback+0x1a2>
	{
	    if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // Sensor 1
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	7f1b      	ldrb	r3, [r3, #28]
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d15e      	bne.n	8003c92 <HAL_TIM_IC_CaptureCallback+0xda>
	    {
			if(htim->Instance->CCER & TIM_CCER_CC2P) // falling edge
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	f003 0320 	and.w	r3, r3, #32
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d03f      	beq.n	8003c62 <HAL_TIM_IC_CaptureCallback+0xaa>
			{
				falling1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003be2:	2104      	movs	r1, #4
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f006 fad9 	bl	800a19c <HAL_TIM_ReadCapturedValue>
 8003bea:	4603      	mov	r3, r0
 8003bec:	4a92      	ldr	r2, [pc, #584]	@ (8003e38 <HAL_TIM_IC_CaptureCallback+0x280>)
 8003bee:	6013      	str	r3, [r2, #0]
				distance1_cm = (falling1 - rising1) * 0.0343 / 2;
 8003bf0:	4b91      	ldr	r3, [pc, #580]	@ (8003e38 <HAL_TIM_IC_CaptureCallback+0x280>)
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	4b91      	ldr	r3, [pc, #580]	@ (8003e3c <HAL_TIM_IC_CaptureCallback+0x284>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fc fca2 	bl	8000544 <__aeabi_ui2d>
 8003c00:	a38b      	add	r3, pc, #556	@ (adr r3, 8003e30 <HAL_TIM_IC_CaptureCallback+0x278>)
 8003c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c06:	f7fc fd17 	bl	8000638 <__aeabi_dmul>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4610      	mov	r0, r2
 8003c10:	4619      	mov	r1, r3
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003c1a:	f7fc fe37 	bl	800088c <__aeabi_ddiv>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	460b      	mov	r3, r1
 8003c22:	4610      	mov	r0, r2
 8003c24:	4619      	mov	r1, r3
 8003c26:	f7fc ffdf 	bl	8000be8 <__aeabi_d2uiz>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	4a84      	ldr	r2, [pc, #528]	@ (8003e40 <HAL_TIM_IC_CaptureCallback+0x288>)
 8003c2e:	6013      	str	r3, [r2, #0]
				object1_near_flag = (distance1_cm < DISTANCE_THRESHOLD);
 8003c30:	4b83      	ldr	r3, [pc, #524]	@ (8003e40 <HAL_TIM_IC_CaptureCallback+0x288>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b1d      	cmp	r3, #29
 8003c36:	bf94      	ite	ls
 8003c38:	2301      	movls	r3, #1
 8003c3a:	2300      	movhi	r3, #0
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	461a      	mov	r2, r3
 8003c40:	4b80      	ldr	r3, [pc, #512]	@ (8003e44 <HAL_TIM_IC_CaptureCallback+0x28c>)
 8003c42:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6a1a      	ldr	r2, [r3, #32]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c52:	621a      	str	r2, [r3, #32]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6a12      	ldr	r2, [r2, #32]
 8003c5e:	621a      	str	r2, [r3, #32]
	        rising3 = 0;
	        __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
	    }
	}

}
 8003c60:	e0df      	b.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
				rising1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003c62:	2104      	movs	r1, #4
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f006 fa99 	bl	800a19c <HAL_TIM_ReadCapturedValue>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	4a73      	ldr	r2, [pc, #460]	@ (8003e3c <HAL_TIM_IC_CaptureCallback+0x284>)
 8003c6e:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6a1a      	ldr	r2, [r3, #32]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c7e:	621a      	str	r2, [r3, #32]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6a1a      	ldr	r2, [r3, #32]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f042 0220 	orr.w	r2, r2, #32
 8003c8e:	621a      	str	r2, [r3, #32]
}
 8003c90:	e0c7      	b.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
	    else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) // Sensor 2
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	7f1b      	ldrb	r3, [r3, #28]
 8003c96:	2b08      	cmp	r3, #8
 8003c98:	f040 80c3 	bne.w	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
			if(htim->Instance->CCER & TIM_CCER_CC4P) // falling edge
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d03f      	beq.n	8003d2a <HAL_TIM_IC_CaptureCallback+0x172>
				falling2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003caa:	210c      	movs	r1, #12
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f006 fa75 	bl	800a19c <HAL_TIM_ReadCapturedValue>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4a64      	ldr	r2, [pc, #400]	@ (8003e48 <HAL_TIM_IC_CaptureCallback+0x290>)
 8003cb6:	6013      	str	r3, [r2, #0]
				distance2_cm = (falling2 - rising2) * 0.0343 / 2;
 8003cb8:	4b63      	ldr	r3, [pc, #396]	@ (8003e48 <HAL_TIM_IC_CaptureCallback+0x290>)
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	4b63      	ldr	r3, [pc, #396]	@ (8003e4c <HAL_TIM_IC_CaptureCallback+0x294>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fc fc3e 	bl	8000544 <__aeabi_ui2d>
 8003cc8:	a359      	add	r3, pc, #356	@ (adr r3, 8003e30 <HAL_TIM_IC_CaptureCallback+0x278>)
 8003cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cce:	f7fc fcb3 	bl	8000638 <__aeabi_dmul>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4610      	mov	r0, r2
 8003cd8:	4619      	mov	r1, r3
 8003cda:	f04f 0200 	mov.w	r2, #0
 8003cde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ce2:	f7fc fdd3 	bl	800088c <__aeabi_ddiv>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4610      	mov	r0, r2
 8003cec:	4619      	mov	r1, r3
 8003cee:	f7fc ff7b 	bl	8000be8 <__aeabi_d2uiz>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	4a56      	ldr	r2, [pc, #344]	@ (8003e50 <HAL_TIM_IC_CaptureCallback+0x298>)
 8003cf6:	6013      	str	r3, [r2, #0]
				object2_near_flag = (distance2_cm < DISTANCE_THRESHOLD);
 8003cf8:	4b55      	ldr	r3, [pc, #340]	@ (8003e50 <HAL_TIM_IC_CaptureCallback+0x298>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b1d      	cmp	r3, #29
 8003cfe:	bf94      	ite	ls
 8003d00:	2301      	movls	r3, #1
 8003d02:	2300      	movhi	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	461a      	mov	r2, r3
 8003d08:	4b52      	ldr	r3, [pc, #328]	@ (8003e54 <HAL_TIM_IC_CaptureCallback+0x29c>)
 8003d0a:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6a1a      	ldr	r2, [r3, #32]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8003d1a:	621a      	str	r2, [r3, #32]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6a12      	ldr	r2, [r2, #32]
 8003d26:	621a      	str	r2, [r3, #32]
}
 8003d28:	e07b      	b.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
				rising2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003d2a:	210c      	movs	r1, #12
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f006 fa35 	bl	800a19c <HAL_TIM_ReadCapturedValue>
 8003d32:	4603      	mov	r3, r0
 8003d34:	4a45      	ldr	r2, [pc, #276]	@ (8003e4c <HAL_TIM_IC_CaptureCallback+0x294>)
 8003d36:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	6a1a      	ldr	r2, [r3, #32]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8003d46:	621a      	str	r2, [r3, #32]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6a1a      	ldr	r2, [r3, #32]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d56:	621a      	str	r2, [r3, #32]
}
 8003d58:	e063      	b.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
	else if(htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a3e      	ldr	r2, [pc, #248]	@ (8003e58 <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d15e      	bne.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	7f1b      	ldrb	r3, [r3, #28]
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d15a      	bne.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
	    uint32_t captured = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003d6c:	2104      	movs	r1, #4
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f006 fa14 	bl	800a19c <HAL_TIM_ReadCapturedValue>
 8003d74:	60f8      	str	r0, [r7, #12]
	    if(!rising3)
 8003d76:	4b39      	ldr	r3, [pc, #228]	@ (8003e5c <HAL_TIM_IC_CaptureCallback+0x2a4>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d113      	bne.n	8003da6 <HAL_TIM_IC_CaptureCallback+0x1ee>
	        rising3 = captured;
 8003d7e:	4a37      	ldr	r2, [pc, #220]	@ (8003e5c <HAL_TIM_IC_CaptureCallback+0x2a4>)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6013      	str	r3, [r2, #0]
	        __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6a1a      	ldr	r2, [r3, #32]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d92:	621a      	str	r2, [r3, #32]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6a1a      	ldr	r2, [r3, #32]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0220 	orr.w	r2, r2, #32
 8003da2:	621a      	str	r2, [r3, #32]
}
 8003da4:	e03d      	b.n	8003e22 <HAL_TIM_IC_CaptureCallback+0x26a>
	        falling3 = captured;
 8003da6:	4a2e      	ldr	r2, [pc, #184]	@ (8003e60 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6013      	str	r3, [r2, #0]
	        distance3_cm = (falling3 - rising3) * 0.0343 / 2;
 8003dac:	4b2c      	ldr	r3, [pc, #176]	@ (8003e60 <HAL_TIM_IC_CaptureCallback+0x2a8>)
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e5c <HAL_TIM_IC_CaptureCallback+0x2a4>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fc fbc4 	bl	8000544 <__aeabi_ui2d>
 8003dbc:	a31c      	add	r3, pc, #112	@ (adr r3, 8003e30 <HAL_TIM_IC_CaptureCallback+0x278>)
 8003dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc2:	f7fc fc39 	bl	8000638 <__aeabi_dmul>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4610      	mov	r0, r2
 8003dcc:	4619      	mov	r1, r3
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003dd6:	f7fc fd59 	bl	800088c <__aeabi_ddiv>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4610      	mov	r0, r2
 8003de0:	4619      	mov	r1, r3
 8003de2:	f7fc ff01 	bl	8000be8 <__aeabi_d2uiz>
 8003de6:	4603      	mov	r3, r0
 8003de8:	4a1e      	ldr	r2, [pc, #120]	@ (8003e64 <HAL_TIM_IC_CaptureCallback+0x2ac>)
 8003dea:	6013      	str	r3, [r2, #0]
	        object3_near_flag = (distance3_cm < DISTANCE_THRESHOLD);
 8003dec:	4b1d      	ldr	r3, [pc, #116]	@ (8003e64 <HAL_TIM_IC_CaptureCallback+0x2ac>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b1d      	cmp	r3, #29
 8003df2:	bf94      	ite	ls
 8003df4:	2301      	movls	r3, #1
 8003df6:	2300      	movhi	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8003e68 <HAL_TIM_IC_CaptureCallback+0x2b0>)
 8003dfe:	701a      	strb	r2, [r3, #0]
	        rising3 = 0;
 8003e00:	4b16      	ldr	r3, [pc, #88]	@ (8003e5c <HAL_TIM_IC_CaptureCallback+0x2a4>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
	        __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6a1a      	ldr	r2, [r3, #32]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e14:	621a      	str	r2, [r3, #32]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6a12      	ldr	r2, [r2, #32]
 8003e20:	621a      	str	r2, [r3, #32]
}
 8003e22:	bf00      	nop
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	f3af 8000 	nop.w
 8003e30:	04816f00 	.word	0x04816f00
 8003e34:	3fa18fc5 	.word	0x3fa18fc5
 8003e38:	200012c8 	.word	0x200012c8
 8003e3c:	200012c4 	.word	0x200012c4
 8003e40:	200012dc 	.word	0x200012dc
 8003e44:	200012e8 	.word	0x200012e8
 8003e48:	200012d0 	.word	0x200012d0
 8003e4c:	200012cc 	.word	0x200012cc
 8003e50:	200012e0 	.word	0x200012e0
 8003e54:	200012e9 	.word	0x200012e9
 8003e58:	40000400 	.word	0x40000400
 8003e5c:	200012d4 	.word	0x200012d4
 8003e60:	200012d8 	.word	0x200012d8
 8003e64:	200012e4 	.word	0x200012e4
 8003e68:	200012ea 	.word	0x200012ea

08003e6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003e6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ea4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003e70:	f7ff fdd8 	bl	8003a24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e74:	480c      	ldr	r0, [pc, #48]	@ (8003ea8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e76:	490d      	ldr	r1, [pc, #52]	@ (8003eac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e78:	4a0d      	ldr	r2, [pc, #52]	@ (8003eb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e7c:	e002      	b.n	8003e84 <LoopCopyDataInit>

08003e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e82:	3304      	adds	r3, #4

08003e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e88:	d3f9      	bcc.n	8003e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e8c:	4c0a      	ldr	r4, [pc, #40]	@ (8003eb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e90:	e001      	b.n	8003e96 <LoopFillZerobss>

08003e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e94:	3204      	adds	r2, #4

08003e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e98:	d3fb      	bcc.n	8003e92 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003e9a:	f009 fd93 	bl	800d9c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e9e:	f7fd fd2d 	bl	80018fc <main>
  bx  lr    
 8003ea2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003ea4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003eac:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003eb0:	080120ec 	.word	0x080120ec
  ldr r2, =_sbss
 8003eb4:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003eb8:	2000143c 	.word	0x2000143c

08003ebc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ebc:	e7fe      	b.n	8003ebc <CAN1_RX0_IRQHandler>
	...

08003ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8003f00 <HAL_Init+0x40>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f00 <HAL_Init+0x40>)
 8003eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f00 <HAL_Init+0x40>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8003f00 <HAL_Init+0x40>)
 8003ed6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003edc:	4b08      	ldr	r3, [pc, #32]	@ (8003f00 <HAL_Init+0x40>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a07      	ldr	r2, [pc, #28]	@ (8003f00 <HAL_Init+0x40>)
 8003ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ee8:	2003      	movs	r0, #3
 8003eea:	f000 fddb 	bl	8004aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f000 f808 	bl	8003f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ef4:	f7fe fee8 	bl	8002cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40023c00 	.word	0x40023c00

08003f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f0c:	4b12      	ldr	r3, [pc, #72]	@ (8003f58 <HAL_InitTick+0x54>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4b12      	ldr	r3, [pc, #72]	@ (8003f5c <HAL_InitTick+0x58>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	4619      	mov	r1, r3
 8003f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fdf3 	bl	8004b0e <HAL_SYSTICK_Config>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e00e      	b.n	8003f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b0f      	cmp	r3, #15
 8003f36:	d80a      	bhi.n	8003f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f38:	2200      	movs	r2, #0
 8003f3a:	6879      	ldr	r1, [r7, #4]
 8003f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f40:	f000 fdbb 	bl	8004aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f44:	4a06      	ldr	r2, [pc, #24]	@ (8003f60 <HAL_InitTick+0x5c>)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	e000      	b.n	8003f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3708      	adds	r7, #8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20000018 	.word	0x20000018
 8003f5c:	20000020 	.word	0x20000020
 8003f60:	2000001c 	.word	0x2000001c

08003f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f68:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <HAL_IncTick+0x20>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4b06      	ldr	r3, [pc, #24]	@ (8003f88 <HAL_IncTick+0x24>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4413      	add	r3, r2
 8003f74:	4a04      	ldr	r2, [pc, #16]	@ (8003f88 <HAL_IncTick+0x24>)
 8003f76:	6013      	str	r3, [r2, #0]
}
 8003f78:	bf00      	nop
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	20000020 	.word	0x20000020
 8003f88:	200012ec 	.word	0x200012ec

08003f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f90:	4b03      	ldr	r3, [pc, #12]	@ (8003fa0 <HAL_GetTick+0x14>)
 8003f92:	681b      	ldr	r3, [r3, #0]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	200012ec 	.word	0x200012ec

08003fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fac:	f7ff ffee 	bl	8003f8c <HAL_GetTick>
 8003fb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbc:	d005      	beq.n	8003fca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003fe8 <HAL_Delay+0x44>)
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fca:	bf00      	nop
 8003fcc:	f7ff ffde 	bl	8003f8c <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d8f7      	bhi.n	8003fcc <HAL_Delay+0x28>
  {
  }
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000020 	.word	0x20000020

08003fec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e033      	b.n	800406a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d109      	bne.n	800401e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7fe fe84 	bl	8002d18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	2b00      	cmp	r3, #0
 8004028:	d118      	bne.n	800405c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004032:	f023 0302 	bic.w	r3, r3, #2
 8004036:	f043 0202 	orr.w	r2, r3, #2
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 fb5a 	bl	80046f8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404e:	f023 0303 	bic.w	r3, r3, #3
 8004052:	f043 0201 	orr.w	r2, r3, #1
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	641a      	str	r2, [r3, #64]	@ 0x40
 800405a:	e001      	b.n	8004060 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004068:	7bfb      	ldrb	r3, [r7, #15]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
	...

08004074 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800407c:	2300      	movs	r3, #0
 800407e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004086:	2b01      	cmp	r3, #1
 8004088:	d101      	bne.n	800408e <HAL_ADC_Start_IT+0x1a>
 800408a:	2302      	movs	r3, #2
 800408c:	e0bd      	b.n	800420a <HAL_ADC_Start_IT+0x196>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d018      	beq.n	80040d6 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80040b4:	4b58      	ldr	r3, [pc, #352]	@ (8004218 <HAL_ADC_Start_IT+0x1a4>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a58      	ldr	r2, [pc, #352]	@ (800421c <HAL_ADC_Start_IT+0x1a8>)
 80040ba:	fba2 2303 	umull	r2, r3, r2, r3
 80040be:	0c9a      	lsrs	r2, r3, #18
 80040c0:	4613      	mov	r3, r2
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	4413      	add	r3, r2
 80040c6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80040c8:	e002      	b.n	80040d0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	3b01      	subs	r3, #1
 80040ce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f9      	bne.n	80040ca <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	f040 8085 	bne.w	80041f0 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004104:	2b00      	cmp	r3, #0
 8004106:	d007      	beq.n	8004118 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004110:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004124:	d106      	bne.n	8004134 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412a:	f023 0206 	bic.w	r2, r3, #6
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	645a      	str	r2, [r3, #68]	@ 0x44
 8004132:	e002      	b.n	800413a <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004142:	4b37      	ldr	r3, [pc, #220]	@ (8004220 <HAL_ADC_Start_IT+0x1ac>)
 8004144:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800414e:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	6812      	ldr	r2, [r2, #0]
 800415a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800415e:	f043 0320 	orr.w	r3, r3, #32
 8004162:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 031f 	and.w	r3, r3, #31
 800416c:	2b00      	cmp	r3, #0
 800416e:	d12a      	bne.n	80041c6 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a2b      	ldr	r2, [pc, #172]	@ (8004224 <HAL_ADC_Start_IT+0x1b0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d015      	beq.n	80041a6 <HAL_ADC_Start_IT+0x132>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a2a      	ldr	r2, [pc, #168]	@ (8004228 <HAL_ADC_Start_IT+0x1b4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d105      	bne.n	8004190 <HAL_ADC_Start_IT+0x11c>
 8004184:	4b26      	ldr	r3, [pc, #152]	@ (8004220 <HAL_ADC_Start_IT+0x1ac>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f003 031f 	and.w	r3, r3, #31
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00a      	beq.n	80041a6 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a25      	ldr	r2, [pc, #148]	@ (800422c <HAL_ADC_Start_IT+0x1b8>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d136      	bne.n	8004208 <HAL_ADC_Start_IT+0x194>
 800419a:	4b21      	ldr	r3, [pc, #132]	@ (8004220 <HAL_ADC_Start_IT+0x1ac>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f003 0310 	and.w	r3, r3, #16
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d130      	bne.n	8004208 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d129      	bne.n	8004208 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80041c2:	609a      	str	r2, [r3, #8]
 80041c4:	e020      	b.n	8004208 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a16      	ldr	r2, [pc, #88]	@ (8004224 <HAL_ADC_Start_IT+0x1b0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d11b      	bne.n	8004208 <HAL_ADC_Start_IT+0x194>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d114      	bne.n	8004208 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80041ec:	609a      	str	r2, [r3, #8]
 80041ee:	e00b      	b.n	8004208 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	f043 0210 	orr.w	r2, r3, #16
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004200:	f043 0201 	orr.w	r2, r3, #1
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	20000018 	.word	0x20000018
 800421c:	431bde83 	.word	0x431bde83
 8004220:	40012300 	.word	0x40012300
 8004224:	40012000 	.word	0x40012000
 8004228:	40012100 	.word	0x40012100
 800422c:	40012200 	.word	0x40012200

08004230 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	2300      	movs	r3, #0
 800423e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d049      	beq.n	80042fa <HAL_ADC_IRQHandler+0xca>
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d046      	beq.n	80042fa <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004270:	f003 0310 	and.w	r3, r3, #16
 8004274:	2b00      	cmp	r3, #0
 8004276:	d105      	bne.n	8004284 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d12b      	bne.n	80042ea <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004296:	2b00      	cmp	r3, #0
 8004298:	d127      	bne.n	80042ea <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d006      	beq.n	80042b6 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d119      	bne.n	80042ea <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0220 	bic.w	r2, r2, #32
 80042c4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d105      	bne.n	80042ea <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	f043 0201 	orr.w	r2, r3, #1
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fc feda 	bl	80010a4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0212 	mvn.w	r2, #18
 80042f8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004308:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d057      	beq.n	80043c0 <HAL_ADC_IRQHandler+0x190>
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d054      	beq.n	80043c0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b00      	cmp	r3, #0
 8004320:	d105      	bne.n	800432e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d139      	bne.n	80043b0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004342:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004346:	2b00      	cmp	r3, #0
 8004348:	d006      	beq.n	8004358 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004354:	2b00      	cmp	r3, #0
 8004356:	d12b      	bne.n	80043b0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004362:	2b00      	cmp	r3, #0
 8004364:	d124      	bne.n	80043b0 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004370:	2b00      	cmp	r3, #0
 8004372:	d11d      	bne.n	80043b0 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004378:	2b00      	cmp	r3, #0
 800437a:	d119      	bne.n	80043b0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800438a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004390:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d105      	bne.n	80043b0 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	f043 0201 	orr.w	r2, r3, #1
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 fa9d 	bl	80048f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f06f 020c 	mvn.w	r2, #12
 80043be:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ce:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d017      	beq.n	8004406 <HAL_ADC_IRQHandler+0x1d6>
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d014      	beq.n	8004406 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d10d      	bne.n	8004406 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f837 	bl	800446a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f06f 0201 	mvn.w	r2, #1
 8004404:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f003 0320 	and.w	r3, r3, #32
 800440c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004414:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d015      	beq.n	8004448 <HAL_ADC_IRQHandler+0x218>
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d012      	beq.n	8004448 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004426:	f043 0202 	orr.w	r2, r3, #2
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f06f 0220 	mvn.w	r2, #32
 8004436:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f820 	bl	800447e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f06f 0220 	mvn.w	r2, #32
 8004446:	601a      	str	r2, [r3, #0]
  }
}
 8004448:	bf00      	nop
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800445e:	4618      	mov	r0, r3
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr

0800446a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800447e:	b480      	push	{r7}
 8004480:	b083      	sub	sp, #12
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004486:	bf00      	nop
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
	...

08004494 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800449e:	2300      	movs	r3, #0
 80044a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_ADC_ConfigChannel+0x1c>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e113      	b.n	80046d8 <HAL_ADC_ConfigChannel+0x244>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b09      	cmp	r3, #9
 80044be:	d925      	bls.n	800450c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68d9      	ldr	r1, [r3, #12]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	461a      	mov	r2, r3
 80044ce:	4613      	mov	r3, r2
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	4413      	add	r3, r2
 80044d4:	3b1e      	subs	r3, #30
 80044d6:	2207      	movs	r2, #7
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	43da      	mvns	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	400a      	ands	r2, r1
 80044e4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68d9      	ldr	r1, [r3, #12]
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	4618      	mov	r0, r3
 80044f8:	4603      	mov	r3, r0
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	4403      	add	r3, r0
 80044fe:	3b1e      	subs	r3, #30
 8004500:	409a      	lsls	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	e022      	b.n	8004552 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6919      	ldr	r1, [r3, #16]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	b29b      	uxth	r3, r3
 8004518:	461a      	mov	r2, r3
 800451a:	4613      	mov	r3, r2
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	4413      	add	r3, r2
 8004520:	2207      	movs	r2, #7
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43da      	mvns	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	400a      	ands	r2, r1
 800452e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	6919      	ldr	r1, [r3, #16]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	b29b      	uxth	r3, r3
 8004540:	4618      	mov	r0, r3
 8004542:	4603      	mov	r3, r0
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	4403      	add	r3, r0
 8004548:	409a      	lsls	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b06      	cmp	r3, #6
 8004558:	d824      	bhi.n	80045a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	4613      	mov	r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	3b05      	subs	r3, #5
 800456c:	221f      	movs	r2, #31
 800456e:	fa02 f303 	lsl.w	r3, r2, r3
 8004572:	43da      	mvns	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	400a      	ands	r2, r1
 800457a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	b29b      	uxth	r3, r3
 8004588:	4618      	mov	r0, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	4413      	add	r3, r2
 8004594:	3b05      	subs	r3, #5
 8004596:	fa00 f203 	lsl.w	r2, r0, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80045a2:	e04c      	b.n	800463e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	2b0c      	cmp	r3, #12
 80045aa:	d824      	bhi.n	80045f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	4613      	mov	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4413      	add	r3, r2
 80045bc:	3b23      	subs	r3, #35	@ 0x23
 80045be:	221f      	movs	r2, #31
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	43da      	mvns	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	400a      	ands	r2, r1
 80045cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	b29b      	uxth	r3, r3
 80045da:	4618      	mov	r0, r3
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685a      	ldr	r2, [r3, #4]
 80045e0:	4613      	mov	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	3b23      	subs	r3, #35	@ 0x23
 80045e8:	fa00 f203 	lsl.w	r2, r0, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80045f4:	e023      	b.n	800463e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	3b41      	subs	r3, #65	@ 0x41
 8004608:	221f      	movs	r2, #31
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	43da      	mvns	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	400a      	ands	r2, r1
 8004616:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	b29b      	uxth	r3, r3
 8004624:	4618      	mov	r0, r3
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	3b41      	subs	r3, #65	@ 0x41
 8004632:	fa00 f203 	lsl.w	r2, r0, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800463e:	4b29      	ldr	r3, [pc, #164]	@ (80046e4 <HAL_ADC_ConfigChannel+0x250>)
 8004640:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a28      	ldr	r2, [pc, #160]	@ (80046e8 <HAL_ADC_ConfigChannel+0x254>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d10f      	bne.n	800466c <HAL_ADC_ConfigChannel+0x1d8>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b12      	cmp	r3, #18
 8004652:	d10b      	bne.n	800466c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a1d      	ldr	r2, [pc, #116]	@ (80046e8 <HAL_ADC_ConfigChannel+0x254>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d12b      	bne.n	80046ce <HAL_ADC_ConfigChannel+0x23a>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a1c      	ldr	r2, [pc, #112]	@ (80046ec <HAL_ADC_ConfigChannel+0x258>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d003      	beq.n	8004688 <HAL_ADC_ConfigChannel+0x1f4>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b11      	cmp	r3, #17
 8004686:	d122      	bne.n	80046ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a11      	ldr	r2, [pc, #68]	@ (80046ec <HAL_ADC_ConfigChannel+0x258>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d111      	bne.n	80046ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80046aa:	4b11      	ldr	r3, [pc, #68]	@ (80046f0 <HAL_ADC_ConfigChannel+0x25c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a11      	ldr	r2, [pc, #68]	@ (80046f4 <HAL_ADC_ConfigChannel+0x260>)
 80046b0:	fba2 2303 	umull	r2, r3, r2, r3
 80046b4:	0c9a      	lsrs	r2, r3, #18
 80046b6:	4613      	mov	r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	4413      	add	r3, r2
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80046c0:	e002      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	3b01      	subs	r3, #1
 80046c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f9      	bne.n	80046c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	40012300 	.word	0x40012300
 80046e8:	40012000 	.word	0x40012000
 80046ec:	10000012 	.word	0x10000012
 80046f0:	20000018 	.word	0x20000018
 80046f4:	431bde83 	.word	0x431bde83

080046f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004700:	4b79      	ldr	r3, [pc, #484]	@ (80048e8 <ADC_Init+0x1f0>)
 8004702:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	431a      	orrs	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800472c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6859      	ldr	r1, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	021a      	lsls	r2, r3, #8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004750:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6859      	ldr	r1, [r3, #4]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004772:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6899      	ldr	r1, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800478a:	4a58      	ldr	r2, [pc, #352]	@ (80048ec <ADC_Init+0x1f4>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d022      	beq.n	80047d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800479e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6899      	ldr	r1, [r3, #8]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	430a      	orrs	r2, r1
 80047b0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80047c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6899      	ldr	r1, [r3, #8]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	609a      	str	r2, [r3, #8]
 80047d4:	e00f      	b.n	80047f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80047e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	689a      	ldr	r2, [r3, #8]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80047f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0202 	bic.w	r2, r2, #2
 8004804:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6899      	ldr	r1, [r3, #8]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	7e1b      	ldrb	r3, [r3, #24]
 8004810:	005a      	lsls	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d01b      	beq.n	800485c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004832:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004842:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484e:	3b01      	subs	r3, #1
 8004850:	035a      	lsls	r2, r3, #13
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	605a      	str	r2, [r3, #4]
 800485a:	e007      	b.n	800486c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	685a      	ldr	r2, [r3, #4]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800486a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800487a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	3b01      	subs	r3, #1
 8004888:	051a      	lsls	r2, r3, #20
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80048a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6899      	ldr	r1, [r3, #8]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048ae:	025a      	lsls	r2, r3, #9
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6899      	ldr	r1, [r3, #8]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	029a      	lsls	r2, r3, #10
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	609a      	str	r2, [r3, #8]
}
 80048dc:	bf00      	nop
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr
 80048e8:	40012300 	.word	0x40012300
 80048ec:	0f000001 	.word	0x0f000001

080048f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f003 0307 	and.w	r3, r3, #7
 8004912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004914:	4b0c      	ldr	r3, [pc, #48]	@ (8004948 <__NVIC_SetPriorityGrouping+0x44>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004920:	4013      	ands	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800492c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004936:	4a04      	ldr	r2, [pc, #16]	@ (8004948 <__NVIC_SetPriorityGrouping+0x44>)
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	60d3      	str	r3, [r2, #12]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	e000ed00 	.word	0xe000ed00

0800494c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004950:	4b04      	ldr	r3, [pc, #16]	@ (8004964 <__NVIC_GetPriorityGrouping+0x18>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	0a1b      	lsrs	r3, r3, #8
 8004956:	f003 0307 	and.w	r3, r3, #7
}
 800495a:	4618      	mov	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	e000ed00 	.word	0xe000ed00

08004968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	4603      	mov	r3, r0
 8004970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004976:	2b00      	cmp	r3, #0
 8004978:	db0b      	blt.n	8004992 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800497a:	79fb      	ldrb	r3, [r7, #7]
 800497c:	f003 021f 	and.w	r2, r3, #31
 8004980:	4907      	ldr	r1, [pc, #28]	@ (80049a0 <__NVIC_EnableIRQ+0x38>)
 8004982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004986:	095b      	lsrs	r3, r3, #5
 8004988:	2001      	movs	r0, #1
 800498a:	fa00 f202 	lsl.w	r2, r0, r2
 800498e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	e000e100 	.word	0xe000e100

080049a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	4603      	mov	r3, r0
 80049ac:	6039      	str	r1, [r7, #0]
 80049ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	db0a      	blt.n	80049ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	490c      	ldr	r1, [pc, #48]	@ (80049f0 <__NVIC_SetPriority+0x4c>)
 80049be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c2:	0112      	lsls	r2, r2, #4
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	440b      	add	r3, r1
 80049c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049cc:	e00a      	b.n	80049e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	4908      	ldr	r1, [pc, #32]	@ (80049f4 <__NVIC_SetPriority+0x50>)
 80049d4:	79fb      	ldrb	r3, [r7, #7]
 80049d6:	f003 030f 	and.w	r3, r3, #15
 80049da:	3b04      	subs	r3, #4
 80049dc:	0112      	lsls	r2, r2, #4
 80049de:	b2d2      	uxtb	r2, r2
 80049e0:	440b      	add	r3, r1
 80049e2:	761a      	strb	r2, [r3, #24]
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	e000e100 	.word	0xe000e100
 80049f4:	e000ed00 	.word	0xe000ed00

080049f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b089      	sub	sp, #36	@ 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	f1c3 0307 	rsb	r3, r3, #7
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	bf28      	it	cs
 8004a16:	2304      	movcs	r3, #4
 8004a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	2b06      	cmp	r3, #6
 8004a20:	d902      	bls.n	8004a28 <NVIC_EncodePriority+0x30>
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	3b03      	subs	r3, #3
 8004a26:	e000      	b.n	8004a2a <NVIC_EncodePriority+0x32>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	43da      	mvns	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	401a      	ands	r2, r3
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a40:	f04f 31ff 	mov.w	r1, #4294967295
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4a:	43d9      	mvns	r1, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a50:	4313      	orrs	r3, r2
         );
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3724      	adds	r7, #36	@ 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
	...

08004a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a70:	d301      	bcc.n	8004a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a72:	2301      	movs	r3, #1
 8004a74:	e00f      	b.n	8004a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a76:	4a0a      	ldr	r2, [pc, #40]	@ (8004aa0 <SysTick_Config+0x40>)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a7e:	210f      	movs	r1, #15
 8004a80:	f04f 30ff 	mov.w	r0, #4294967295
 8004a84:	f7ff ff8e 	bl	80049a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a88:	4b05      	ldr	r3, [pc, #20]	@ (8004aa0 <SysTick_Config+0x40>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a8e:	4b04      	ldr	r3, [pc, #16]	@ (8004aa0 <SysTick_Config+0x40>)
 8004a90:	2207      	movs	r2, #7
 8004a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	e000e010 	.word	0xe000e010

08004aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7ff ff29 	bl	8004904 <__NVIC_SetPriorityGrouping>
}
 8004ab2:	bf00      	nop
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b086      	sub	sp, #24
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	60b9      	str	r1, [r7, #8]
 8004ac4:	607a      	str	r2, [r7, #4]
 8004ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004acc:	f7ff ff3e 	bl	800494c <__NVIC_GetPriorityGrouping>
 8004ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	6978      	ldr	r0, [r7, #20]
 8004ad8:	f7ff ff8e 	bl	80049f8 <NVIC_EncodePriority>
 8004adc:	4602      	mov	r2, r0
 8004ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7ff ff5d 	bl	80049a4 <__NVIC_SetPriority>
}
 8004aea:	bf00      	nop
 8004aec:	3718      	adds	r7, #24
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b082      	sub	sp, #8
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	4603      	mov	r3, r0
 8004afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7ff ff31 	bl	8004968 <__NVIC_EnableIRQ>
}
 8004b06:	bf00      	nop
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b082      	sub	sp, #8
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7ff ffa2 	bl	8004a60 <SysTick_Config>
 8004b1c:	4603      	mov	r3, r0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
	...

08004b28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004b34:	f7ff fa2a 	bl	8003f8c <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e099      	b.n	8004c78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0201 	bic.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b64:	e00f      	b.n	8004b86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b66:	f7ff fa11 	bl	8003f8c <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b05      	cmp	r3, #5
 8004b72:	d908      	bls.n	8004b86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2220      	movs	r2, #32
 8004b78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2203      	movs	r2, #3
 8004b7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e078      	b.n	8004c78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1e8      	bne.n	8004b66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	4b38      	ldr	r3, [pc, #224]	@ (8004c80 <HAL_DMA_Init+0x158>)
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004bb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a1b      	ldr	r3, [r3, #32]
 8004bd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d107      	bne.n	8004bf0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be8:	4313      	orrs	r3, r2
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f023 0307 	bic.w	r3, r3, #7
 8004c06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c16:	2b04      	cmp	r3, #4
 8004c18:	d117      	bne.n	8004c4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00e      	beq.n	8004c4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 fb0f 	bl	8005250 <DMA_CheckFifoParam>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d008      	beq.n	8004c4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2240      	movs	r2, #64	@ 0x40
 8004c3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004c46:	2301      	movs	r3, #1
 8004c48:	e016      	b.n	8004c78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fac6 	bl	80051e4 <DMA_CalcBaseAndBitshift>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c60:	223f      	movs	r2, #63	@ 0x3f
 8004c62:	409a      	lsls	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3718      	adds	r7, #24
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	f010803f 	.word	0xf010803f

08004c84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
 8004c90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c92:	2300      	movs	r3, #0
 8004c94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d101      	bne.n	8004caa <HAL_DMA_Start_IT+0x26>
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	e040      	b.n	8004d2c <HAL_DMA_Start_IT+0xa8>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d12f      	bne.n	8004d1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 fa58 	bl	8005188 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cdc:	223f      	movs	r2, #63	@ 0x3f
 8004cde:	409a      	lsls	r2, r3
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0216 	orr.w	r2, r2, #22
 8004cf2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d007      	beq.n	8004d0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f042 0208 	orr.w	r2, r2, #8
 8004d0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f042 0201 	orr.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	e005      	b.n	8004d2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004d26:	2302      	movs	r3, #2
 8004d28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d40:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004d42:	f7ff f923 	bl	8003f8c <HAL_GetTick>
 8004d46:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d008      	beq.n	8004d66 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2280      	movs	r2, #128	@ 0x80
 8004d58:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e052      	b.n	8004e0c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0216 	bic.w	r2, r2, #22
 8004d74:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d84:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d103      	bne.n	8004d96 <HAL_DMA_Abort+0x62>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d007      	beq.n	8004da6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0208 	bic.w	r2, r2, #8
 8004da4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0201 	bic.w	r2, r2, #1
 8004db4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004db6:	e013      	b.n	8004de0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004db8:	f7ff f8e8 	bl	8003f8c <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b05      	cmp	r3, #5
 8004dc4:	d90c      	bls.n	8004de0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2203      	movs	r2, #3
 8004dd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e015      	b.n	8004e0c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1e4      	bne.n	8004db8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df2:	223f      	movs	r2, #63	@ 0x3f
 8004df4:	409a      	lsls	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d004      	beq.n	8004e32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2280      	movs	r2, #128	@ 0x80
 8004e2c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e00c      	b.n	8004e4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2205      	movs	r2, #5
 8004e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0201 	bic.w	r2, r2, #1
 8004e48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e64:	4b8e      	ldr	r3, [pc, #568]	@ (80050a0 <HAL_DMA_IRQHandler+0x248>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a8e      	ldr	r2, [pc, #568]	@ (80050a4 <HAL_DMA_IRQHandler+0x24c>)
 8004e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6e:	0a9b      	lsrs	r3, r3, #10
 8004e70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e82:	2208      	movs	r2, #8
 8004e84:	409a      	lsls	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d01a      	beq.n	8004ec4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d013      	beq.n	8004ec4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f022 0204 	bic.w	r2, r2, #4
 8004eaa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb0:	2208      	movs	r2, #8
 8004eb2:	409a      	lsls	r2, r3
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebc:	f043 0201 	orr.w	r2, r3, #1
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ec8:	2201      	movs	r2, #1
 8004eca:	409a      	lsls	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d012      	beq.n	8004efa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00b      	beq.n	8004efa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	409a      	lsls	r2, r3
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	f043 0202 	orr.w	r2, r3, #2
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004efe:	2204      	movs	r2, #4
 8004f00:	409a      	lsls	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	4013      	ands	r3, r2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d012      	beq.n	8004f30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00b      	beq.n	8004f30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f1c:	2204      	movs	r2, #4
 8004f1e:	409a      	lsls	r2, r3
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f28:	f043 0204 	orr.w	r2, r3, #4
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f34:	2210      	movs	r2, #16
 8004f36:	409a      	lsls	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d043      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0308 	and.w	r3, r3, #8
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d03c      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f52:	2210      	movs	r2, #16
 8004f54:	409a      	lsls	r2, r3
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d018      	beq.n	8004f9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d108      	bne.n	8004f88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d024      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	4798      	blx	r3
 8004f86:	e01f      	b.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d01b      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	4798      	blx	r3
 8004f98:	e016      	b.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d107      	bne.n	8004fb8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0208 	bic.w	r2, r2, #8
 8004fb6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d003      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fcc:	2220      	movs	r2, #32
 8004fce:	409a      	lsls	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 808f 	beq.w	80050f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0310 	and.w	r3, r3, #16
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f000 8087 	beq.w	80050f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fee:	2220      	movs	r2, #32
 8004ff0:	409a      	lsls	r2, r3
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b05      	cmp	r3, #5
 8005000:	d136      	bne.n	8005070 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f022 0216 	bic.w	r2, r2, #22
 8005010:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	695a      	ldr	r2, [r3, #20]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005020:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005026:	2b00      	cmp	r3, #0
 8005028:	d103      	bne.n	8005032 <HAL_DMA_IRQHandler+0x1da>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800502e:	2b00      	cmp	r3, #0
 8005030:	d007      	beq.n	8005042 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0208 	bic.w	r2, r2, #8
 8005040:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005046:	223f      	movs	r2, #63	@ 0x3f
 8005048:	409a      	lsls	r2, r3
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005062:	2b00      	cmp	r3, #0
 8005064:	d07e      	beq.n	8005164 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	4798      	blx	r3
        }
        return;
 800506e:	e079      	b.n	8005164 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d01d      	beq.n	80050ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10d      	bne.n	80050a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005090:	2b00      	cmp	r3, #0
 8005092:	d031      	beq.n	80050f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	4798      	blx	r3
 800509c:	e02c      	b.n	80050f8 <HAL_DMA_IRQHandler+0x2a0>
 800509e:	bf00      	nop
 80050a0:	20000018 	.word	0x20000018
 80050a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d023      	beq.n	80050f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	4798      	blx	r3
 80050b8:	e01e      	b.n	80050f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10f      	bne.n	80050e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f022 0210 	bic.w	r2, r2, #16
 80050d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d032      	beq.n	8005166 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	2b00      	cmp	r3, #0
 800510a:	d022      	beq.n	8005152 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2205      	movs	r2, #5
 8005110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0201 	bic.w	r2, r2, #1
 8005122:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	3301      	adds	r3, #1
 8005128:	60bb      	str	r3, [r7, #8]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	429a      	cmp	r2, r3
 800512e:	d307      	bcc.n	8005140 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1f2      	bne.n	8005124 <HAL_DMA_IRQHandler+0x2cc>
 800513e:	e000      	b.n	8005142 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005140:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005156:	2b00      	cmp	r3, #0
 8005158:	d005      	beq.n	8005166 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	4798      	blx	r3
 8005162:	e000      	b.n	8005166 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005164:	bf00      	nop
    }
  }
}
 8005166:	3718      	adds	r7, #24
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800517a:	b2db      	uxtb	r3, r3
}
 800517c:	4618      	mov	r0, r3
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
 8005194:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80051a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	2b40      	cmp	r3, #64	@ 0x40
 80051b4:	d108      	bne.n	80051c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80051c6:	e007      	b.n	80051d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	60da      	str	r2, [r3, #12]
}
 80051d8:	bf00      	nop
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	3b10      	subs	r3, #16
 80051f4:	4a14      	ldr	r2, [pc, #80]	@ (8005248 <DMA_CalcBaseAndBitshift+0x64>)
 80051f6:	fba2 2303 	umull	r2, r3, r2, r3
 80051fa:	091b      	lsrs	r3, r3, #4
 80051fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80051fe:	4a13      	ldr	r2, [pc, #76]	@ (800524c <DMA_CalcBaseAndBitshift+0x68>)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	4413      	add	r3, r2
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	461a      	mov	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b03      	cmp	r3, #3
 8005210:	d909      	bls.n	8005226 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800521a:	f023 0303 	bic.w	r3, r3, #3
 800521e:	1d1a      	adds	r2, r3, #4
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	659a      	str	r2, [r3, #88]	@ 0x58
 8005224:	e007      	b.n	8005236 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800522e:	f023 0303 	bic.w	r3, r3, #3
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800523a:	4618      	mov	r0, r3
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	aaaaaaab 	.word	0xaaaaaaab
 800524c:	08011c5c 	.word	0x08011c5c

08005250 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005258:	2300      	movs	r3, #0
 800525a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005260:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d11f      	bne.n	80052aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	2b03      	cmp	r3, #3
 800526e:	d856      	bhi.n	800531e <DMA_CheckFifoParam+0xce>
 8005270:	a201      	add	r2, pc, #4	@ (adr r2, 8005278 <DMA_CheckFifoParam+0x28>)
 8005272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005276:	bf00      	nop
 8005278:	08005289 	.word	0x08005289
 800527c:	0800529b 	.word	0x0800529b
 8005280:	08005289 	.word	0x08005289
 8005284:	0800531f 	.word	0x0800531f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d046      	beq.n	8005322 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005298:	e043      	b.n	8005322 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80052a2:	d140      	bne.n	8005326 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052a8:	e03d      	b.n	8005326 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052b2:	d121      	bne.n	80052f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b03      	cmp	r3, #3
 80052b8:	d837      	bhi.n	800532a <DMA_CheckFifoParam+0xda>
 80052ba:	a201      	add	r2, pc, #4	@ (adr r2, 80052c0 <DMA_CheckFifoParam+0x70>)
 80052bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c0:	080052d1 	.word	0x080052d1
 80052c4:	080052d7 	.word	0x080052d7
 80052c8:	080052d1 	.word	0x080052d1
 80052cc:	080052e9 	.word	0x080052e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
      break;
 80052d4:	e030      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d025      	beq.n	800532e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052e6:	e022      	b.n	800532e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80052f0:	d11f      	bne.n	8005332 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80052f6:	e01c      	b.n	8005332 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d903      	bls.n	8005306 <DMA_CheckFifoParam+0xb6>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b03      	cmp	r3, #3
 8005302:	d003      	beq.n	800530c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005304:	e018      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	73fb      	strb	r3, [r7, #15]
      break;
 800530a:	e015      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005310:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00e      	beq.n	8005336 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      break;
 800531c:	e00b      	b.n	8005336 <DMA_CheckFifoParam+0xe6>
      break;
 800531e:	bf00      	nop
 8005320:	e00a      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      break;
 8005322:	bf00      	nop
 8005324:	e008      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      break;
 8005326:	bf00      	nop
 8005328:	e006      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      break;
 800532a:	bf00      	nop
 800532c:	e004      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      break;
 800532e:	bf00      	nop
 8005330:	e002      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      break;   
 8005332:	bf00      	nop
 8005334:	e000      	b.n	8005338 <DMA_CheckFifoParam+0xe8>
      break;
 8005336:	bf00      	nop
    }
  } 
  
  return status; 
 8005338:	7bfb      	ldrb	r3, [r7, #15]
}
 800533a:	4618      	mov	r0, r3
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop

08005348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005348:	b480      	push	{r7}
 800534a:	b089      	sub	sp, #36	@ 0x24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005352:	2300      	movs	r3, #0
 8005354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005356:	2300      	movs	r3, #0
 8005358:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800535a:	2300      	movs	r3, #0
 800535c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800535e:	2300      	movs	r3, #0
 8005360:	61fb      	str	r3, [r7, #28]
 8005362:	e165      	b.n	8005630 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005364:	2201      	movs	r2, #1
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	4013      	ands	r3, r2
 8005376:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	429a      	cmp	r2, r3
 800537e:	f040 8154 	bne.w	800562a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f003 0303 	and.w	r3, r3, #3
 800538a:	2b01      	cmp	r3, #1
 800538c:	d005      	beq.n	800539a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005396:	2b02      	cmp	r3, #2
 8005398:	d130      	bne.n	80053fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	2203      	movs	r2, #3
 80053a6:	fa02 f303 	lsl.w	r3, r2, r3
 80053aa:	43db      	mvns	r3, r3
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	4013      	ands	r3, r2
 80053b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	fa02 f303 	lsl.w	r3, r2, r3
 80053be:	69ba      	ldr	r2, [r7, #24]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	69ba      	ldr	r2, [r7, #24]
 80053c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053d0:	2201      	movs	r2, #1
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	fa02 f303 	lsl.w	r3, r2, r3
 80053d8:	43db      	mvns	r3, r3
 80053da:	69ba      	ldr	r2, [r7, #24]
 80053dc:	4013      	ands	r3, r2
 80053de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	091b      	lsrs	r3, r3, #4
 80053e6:	f003 0201 	and.w	r2, r3, #1
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	fa02 f303 	lsl.w	r3, r2, r3
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f003 0303 	and.w	r3, r3, #3
 8005404:	2b03      	cmp	r3, #3
 8005406:	d017      	beq.n	8005438 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	005b      	lsls	r3, r3, #1
 8005412:	2203      	movs	r2, #3
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	43db      	mvns	r3, r3
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	4013      	ands	r3, r2
 800541e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	689a      	ldr	r2, [r3, #8]
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	4313      	orrs	r3, r2
 8005430:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	69ba      	ldr	r2, [r7, #24]
 8005436:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f003 0303 	and.w	r3, r3, #3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d123      	bne.n	800548c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	08da      	lsrs	r2, r3, #3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	3208      	adds	r2, #8
 800544c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005450:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	220f      	movs	r2, #15
 800545c:	fa02 f303 	lsl.w	r3, r2, r3
 8005460:	43db      	mvns	r3, r3
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	4013      	ands	r3, r2
 8005466:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	69ba      	ldr	r2, [r7, #24]
 800547a:	4313      	orrs	r3, r2
 800547c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	08da      	lsrs	r2, r3, #3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	3208      	adds	r2, #8
 8005486:	69b9      	ldr	r1, [r7, #24]
 8005488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	2203      	movs	r2, #3
 8005498:	fa02 f303 	lsl.w	r3, r2, r3
 800549c:	43db      	mvns	r3, r3
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	4013      	ands	r3, r2
 80054a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f003 0203 	and.w	r2, r3, #3
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 80ae 	beq.w	800562a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	4b5d      	ldr	r3, [pc, #372]	@ (8005648 <HAL_GPIO_Init+0x300>)
 80054d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054d6:	4a5c      	ldr	r2, [pc, #368]	@ (8005648 <HAL_GPIO_Init+0x300>)
 80054d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80054de:	4b5a      	ldr	r3, [pc, #360]	@ (8005648 <HAL_GPIO_Init+0x300>)
 80054e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80054ea:	4a58      	ldr	r2, [pc, #352]	@ (800564c <HAL_GPIO_Init+0x304>)
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	089b      	lsrs	r3, r3, #2
 80054f0:	3302      	adds	r3, #2
 80054f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	f003 0303 	and.w	r3, r3, #3
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	220f      	movs	r2, #15
 8005502:	fa02 f303 	lsl.w	r3, r2, r3
 8005506:	43db      	mvns	r3, r3
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	4013      	ands	r3, r2
 800550c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a4f      	ldr	r2, [pc, #316]	@ (8005650 <HAL_GPIO_Init+0x308>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d025      	beq.n	8005562 <HAL_GPIO_Init+0x21a>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a4e      	ldr	r2, [pc, #312]	@ (8005654 <HAL_GPIO_Init+0x30c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d01f      	beq.n	800555e <HAL_GPIO_Init+0x216>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a4d      	ldr	r2, [pc, #308]	@ (8005658 <HAL_GPIO_Init+0x310>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d019      	beq.n	800555a <HAL_GPIO_Init+0x212>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a4c      	ldr	r2, [pc, #304]	@ (800565c <HAL_GPIO_Init+0x314>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d013      	beq.n	8005556 <HAL_GPIO_Init+0x20e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a4b      	ldr	r2, [pc, #300]	@ (8005660 <HAL_GPIO_Init+0x318>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d00d      	beq.n	8005552 <HAL_GPIO_Init+0x20a>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a4a      	ldr	r2, [pc, #296]	@ (8005664 <HAL_GPIO_Init+0x31c>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d007      	beq.n	800554e <HAL_GPIO_Init+0x206>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a49      	ldr	r2, [pc, #292]	@ (8005668 <HAL_GPIO_Init+0x320>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d101      	bne.n	800554a <HAL_GPIO_Init+0x202>
 8005546:	2306      	movs	r3, #6
 8005548:	e00c      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 800554a:	2307      	movs	r3, #7
 800554c:	e00a      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 800554e:	2305      	movs	r3, #5
 8005550:	e008      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 8005552:	2304      	movs	r3, #4
 8005554:	e006      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 8005556:	2303      	movs	r3, #3
 8005558:	e004      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 800555a:	2302      	movs	r3, #2
 800555c:	e002      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <HAL_GPIO_Init+0x21c>
 8005562:	2300      	movs	r3, #0
 8005564:	69fa      	ldr	r2, [r7, #28]
 8005566:	f002 0203 	and.w	r2, r2, #3
 800556a:	0092      	lsls	r2, r2, #2
 800556c:	4093      	lsls	r3, r2
 800556e:	69ba      	ldr	r2, [r7, #24]
 8005570:	4313      	orrs	r3, r2
 8005572:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005574:	4935      	ldr	r1, [pc, #212]	@ (800564c <HAL_GPIO_Init+0x304>)
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	089b      	lsrs	r3, r3, #2
 800557a:	3302      	adds	r3, #2
 800557c:	69ba      	ldr	r2, [r7, #24]
 800557e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005582:	4b3a      	ldr	r3, [pc, #232]	@ (800566c <HAL_GPIO_Init+0x324>)
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	43db      	mvns	r3, r3
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	4013      	ands	r3, r2
 8005590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800559e:	69ba      	ldr	r2, [r7, #24]
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055a6:	4a31      	ldr	r2, [pc, #196]	@ (800566c <HAL_GPIO_Init+0x324>)
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055ac:	4b2f      	ldr	r3, [pc, #188]	@ (800566c <HAL_GPIO_Init+0x324>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	43db      	mvns	r3, r3
 80055b6:	69ba      	ldr	r2, [r7, #24]
 80055b8:	4013      	ands	r3, r2
 80055ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80055c8:	69ba      	ldr	r2, [r7, #24]
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80055d0:	4a26      	ldr	r2, [pc, #152]	@ (800566c <HAL_GPIO_Init+0x324>)
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80055d6:	4b25      	ldr	r3, [pc, #148]	@ (800566c <HAL_GPIO_Init+0x324>)
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	43db      	mvns	r3, r3
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	4013      	ands	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80055f2:	69ba      	ldr	r2, [r7, #24]
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80055fa:	4a1c      	ldr	r2, [pc, #112]	@ (800566c <HAL_GPIO_Init+0x324>)
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005600:	4b1a      	ldr	r3, [pc, #104]	@ (800566c <HAL_GPIO_Init+0x324>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	43db      	mvns	r3, r3
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	4013      	ands	r3, r2
 800560e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800561c:	69ba      	ldr	r2, [r7, #24]
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005624:	4a11      	ldr	r2, [pc, #68]	@ (800566c <HAL_GPIO_Init+0x324>)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	3301      	adds	r3, #1
 800562e:	61fb      	str	r3, [r7, #28]
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	2b0f      	cmp	r3, #15
 8005634:	f67f ae96 	bls.w	8005364 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005638:	bf00      	nop
 800563a:	bf00      	nop
 800563c:	3724      	adds	r7, #36	@ 0x24
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	40023800 	.word	0x40023800
 800564c:	40013800 	.word	0x40013800
 8005650:	40020000 	.word	0x40020000
 8005654:	40020400 	.word	0x40020400
 8005658:	40020800 	.word	0x40020800
 800565c:	40020c00 	.word	0x40020c00
 8005660:	40021000 	.word	0x40021000
 8005664:	40021400 	.word	0x40021400
 8005668:	40021800 	.word	0x40021800
 800566c:	40013c00 	.word	0x40013c00

08005670 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	460b      	mov	r3, r1
 800567a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	691a      	ldr	r2, [r3, #16]
 8005680:	887b      	ldrh	r3, [r7, #2]
 8005682:	4013      	ands	r3, r2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d002      	beq.n	800568e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005688:	2301      	movs	r3, #1
 800568a:	73fb      	strb	r3, [r7, #15]
 800568c:	e001      	b.n	8005692 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800568e:	2300      	movs	r3, #0
 8005690:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005692:	7bfb      	ldrb	r3, [r7, #15]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	807b      	strh	r3, [r7, #2]
 80056ac:	4613      	mov	r3, r2
 80056ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80056b0:	787b      	ldrb	r3, [r7, #1]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056b6:	887a      	ldrh	r2, [r7, #2]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80056bc:	e003      	b.n	80056c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80056be:	887b      	ldrh	r3, [r7, #2]
 80056c0:	041a      	lsls	r2, r3, #16
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	619a      	str	r2, [r3, #24]
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b085      	sub	sp, #20
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
 80056da:	460b      	mov	r3, r1
 80056dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056e4:	887a      	ldrh	r2, [r7, #2]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4013      	ands	r3, r2
 80056ea:	041a      	lsls	r2, r3, #16
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	43d9      	mvns	r1, r3
 80056f0:	887b      	ldrh	r3, [r7, #2]
 80056f2:	400b      	ands	r3, r1
 80056f4:	431a      	orrs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	619a      	str	r2, [r3, #24]
}
 80056fa:	bf00      	nop
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
	...

08005708 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e12b      	b.n	8005972 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d106      	bne.n	8005734 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7fd fb3e 	bl	8002db0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2224      	movs	r2, #36	@ 0x24
 8005738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 0201 	bic.w	r2, r2, #1
 800574a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800575a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800576a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800576c:	f002 fd48 	bl	8008200 <HAL_RCC_GetPCLK1Freq>
 8005770:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	4a81      	ldr	r2, [pc, #516]	@ (800597c <HAL_I2C_Init+0x274>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d807      	bhi.n	800578c <HAL_I2C_Init+0x84>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4a80      	ldr	r2, [pc, #512]	@ (8005980 <HAL_I2C_Init+0x278>)
 8005780:	4293      	cmp	r3, r2
 8005782:	bf94      	ite	ls
 8005784:	2301      	movls	r3, #1
 8005786:	2300      	movhi	r3, #0
 8005788:	b2db      	uxtb	r3, r3
 800578a:	e006      	b.n	800579a <HAL_I2C_Init+0x92>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4a7d      	ldr	r2, [pc, #500]	@ (8005984 <HAL_I2C_Init+0x27c>)
 8005790:	4293      	cmp	r3, r2
 8005792:	bf94      	ite	ls
 8005794:	2301      	movls	r3, #1
 8005796:	2300      	movhi	r3, #0
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e0e7      	b.n	8005972 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	4a78      	ldr	r2, [pc, #480]	@ (8005988 <HAL_I2C_Init+0x280>)
 80057a6:	fba2 2303 	umull	r2, r3, r2, r3
 80057aa:	0c9b      	lsrs	r3, r3, #18
 80057ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68ba      	ldr	r2, [r7, #8]
 80057be:	430a      	orrs	r2, r1
 80057c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	4a6a      	ldr	r2, [pc, #424]	@ (800597c <HAL_I2C_Init+0x274>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d802      	bhi.n	80057dc <HAL_I2C_Init+0xd4>
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	3301      	adds	r3, #1
 80057da:	e009      	b.n	80057f0 <HAL_I2C_Init+0xe8>
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80057e2:	fb02 f303 	mul.w	r3, r2, r3
 80057e6:	4a69      	ldr	r2, [pc, #420]	@ (800598c <HAL_I2C_Init+0x284>)
 80057e8:	fba2 2303 	umull	r2, r3, r2, r3
 80057ec:	099b      	lsrs	r3, r3, #6
 80057ee:	3301      	adds	r3, #1
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6812      	ldr	r2, [r2, #0]
 80057f4:	430b      	orrs	r3, r1
 80057f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005802:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	495c      	ldr	r1, [pc, #368]	@ (800597c <HAL_I2C_Init+0x274>)
 800580c:	428b      	cmp	r3, r1
 800580e:	d819      	bhi.n	8005844 <HAL_I2C_Init+0x13c>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	1e59      	subs	r1, r3, #1
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	fbb1 f3f3 	udiv	r3, r1, r3
 800581e:	1c59      	adds	r1, r3, #1
 8005820:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005824:	400b      	ands	r3, r1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <HAL_I2C_Init+0x138>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	1e59      	subs	r1, r3, #1
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	fbb1 f3f3 	udiv	r3, r1, r3
 8005838:	3301      	adds	r3, #1
 800583a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800583e:	e051      	b.n	80058e4 <HAL_I2C_Init+0x1dc>
 8005840:	2304      	movs	r3, #4
 8005842:	e04f      	b.n	80058e4 <HAL_I2C_Init+0x1dc>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d111      	bne.n	8005870 <HAL_I2C_Init+0x168>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	1e58      	subs	r0, r3, #1
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6859      	ldr	r1, [r3, #4]
 8005854:	460b      	mov	r3, r1
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	440b      	add	r3, r1
 800585a:	fbb0 f3f3 	udiv	r3, r0, r3
 800585e:	3301      	adds	r3, #1
 8005860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005864:	2b00      	cmp	r3, #0
 8005866:	bf0c      	ite	eq
 8005868:	2301      	moveq	r3, #1
 800586a:	2300      	movne	r3, #0
 800586c:	b2db      	uxtb	r3, r3
 800586e:	e012      	b.n	8005896 <HAL_I2C_Init+0x18e>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	1e58      	subs	r0, r3, #1
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6859      	ldr	r1, [r3, #4]
 8005878:	460b      	mov	r3, r1
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	440b      	add	r3, r1
 800587e:	0099      	lsls	r1, r3, #2
 8005880:	440b      	add	r3, r1
 8005882:	fbb0 f3f3 	udiv	r3, r0, r3
 8005886:	3301      	adds	r3, #1
 8005888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800588c:	2b00      	cmp	r3, #0
 800588e:	bf0c      	ite	eq
 8005890:	2301      	moveq	r3, #1
 8005892:	2300      	movne	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <HAL_I2C_Init+0x196>
 800589a:	2301      	movs	r3, #1
 800589c:	e022      	b.n	80058e4 <HAL_I2C_Init+0x1dc>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10e      	bne.n	80058c4 <HAL_I2C_Init+0x1bc>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	1e58      	subs	r0, r3, #1
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6859      	ldr	r1, [r3, #4]
 80058ae:	460b      	mov	r3, r1
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	440b      	add	r3, r1
 80058b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80058b8:	3301      	adds	r3, #1
 80058ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058c2:	e00f      	b.n	80058e4 <HAL_I2C_Init+0x1dc>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	1e58      	subs	r0, r3, #1
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6859      	ldr	r1, [r3, #4]
 80058cc:	460b      	mov	r3, r1
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	0099      	lsls	r1, r3, #2
 80058d4:	440b      	add	r3, r1
 80058d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058da:	3301      	adds	r3, #1
 80058dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80058e4:	6879      	ldr	r1, [r7, #4]
 80058e6:	6809      	ldr	r1, [r1, #0]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	69da      	ldr	r2, [r3, #28]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	430a      	orrs	r2, r1
 8005906:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005912:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6911      	ldr	r1, [r2, #16]
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	68d2      	ldr	r2, [r2, #12]
 800591e:	4311      	orrs	r1, r2
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	430b      	orrs	r3, r1
 8005926:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	695a      	ldr	r2, [r3, #20]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	431a      	orrs	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f042 0201 	orr.w	r2, r2, #1
 8005952:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2220      	movs	r2, #32
 800595e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	000186a0 	.word	0x000186a0
 8005980:	001e847f 	.word	0x001e847f
 8005984:	003d08ff 	.word	0x003d08ff
 8005988:	431bde83 	.word	0x431bde83
 800598c:	10624dd3 	.word	0x10624dd3

08005990 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a2:	2b80      	cmp	r3, #128	@ 0x80
 80059a4:	d103      	bne.n	80059ae <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2200      	movs	r2, #0
 80059ac:	611a      	str	r2, [r3, #16]
  }
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
	...

080059bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08c      	sub	sp, #48	@ 0x30
 80059c0:	af02      	add	r7, sp, #8
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	4608      	mov	r0, r1
 80059c6:	4611      	mov	r1, r2
 80059c8:	461a      	mov	r2, r3
 80059ca:	4603      	mov	r3, r0
 80059cc:	817b      	strh	r3, [r7, #10]
 80059ce:	460b      	mov	r3, r1
 80059d0:	813b      	strh	r3, [r7, #8]
 80059d2:	4613      	mov	r3, r2
 80059d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80059d6:	f7fe fad9 	bl	8003f8c <HAL_GetTick>
 80059da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b20      	cmp	r3, #32
 80059e6:	f040 8214 	bne.w	8005e12 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	2319      	movs	r3, #25
 80059f0:	2201      	movs	r2, #1
 80059f2:	497b      	ldr	r1, [pc, #492]	@ (8005be0 <HAL_I2C_Mem_Read+0x224>)
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f001 ff9b 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005a00:	2302      	movs	r3, #2
 8005a02:	e207      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d101      	bne.n	8005a12 <HAL_I2C_Mem_Read+0x56>
 8005a0e:	2302      	movs	r3, #2
 8005a10:	e200      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d007      	beq.n	8005a38 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0201 	orr.w	r2, r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a46:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2222      	movs	r2, #34	@ 0x22
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2240      	movs	r2, #64	@ 0x40
 8005a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005a68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	4a5b      	ldr	r2, [pc, #364]	@ (8005be4 <HAL_I2C_Mem_Read+0x228>)
 8005a78:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a7a:	88f8      	ldrh	r0, [r7, #6]
 8005a7c:	893a      	ldrh	r2, [r7, #8]
 8005a7e:	8979      	ldrh	r1, [r7, #10]
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	9301      	str	r3, [sp, #4]
 8005a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	4603      	mov	r3, r0
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f001 fdc0 	bl	8007610 <I2C_RequestMemoryRead>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e1bc      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d113      	bne.n	8005aca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	623b      	str	r3, [r7, #32]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	623b      	str	r3, [r7, #32]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	623b      	str	r3, [r7, #32]
 8005ab6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ac6:	601a      	str	r2, [r3, #0]
 8005ac8:	e190      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d11b      	bne.n	8005b0a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ae0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61fb      	str	r3, [r7, #28]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	61fb      	str	r3, [r7, #28]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	e170      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d11b      	bne.n	8005b4a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b20:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b32:	2300      	movs	r3, #0
 8005b34:	61bb      	str	r3, [r7, #24]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	61bb      	str	r3, [r7, #24]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	61bb      	str	r3, [r7, #24]
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	e150      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	617b      	str	r3, [r7, #20]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	617b      	str	r3, [r7, #20]
 8005b5e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005b60:	e144      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	f200 80f1 	bhi.w	8005d4e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d123      	bne.n	8005bbc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f002 f86d 	bl	8007c58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d001      	beq.n	8005b88 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e145      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	691a      	ldr	r2, [r3, #16]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005bba:	e117      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d14e      	bne.n	8005c62 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	2200      	movs	r2, #0
 8005bcc:	4906      	ldr	r1, [pc, #24]	@ (8005be8 <HAL_I2C_Mem_Read+0x22c>)
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f001 feae 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d008      	beq.n	8005bec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e11a      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
 8005bde:	bf00      	nop
 8005be0:	00100002 	.word	0x00100002
 8005be4:	ffff0000 	.word	0xffff0000
 8005be8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	691a      	ldr	r2, [r3, #16]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	3b01      	subs	r3, #1
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	691a      	ldr	r2, [r3, #16]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c38:	b2d2      	uxtb	r2, r2
 8005c3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c60:	e0c4      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c64:	9300      	str	r3, [sp, #0]
 8005c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c68:	2200      	movs	r2, #0
 8005c6a:	496c      	ldr	r1, [pc, #432]	@ (8005e1c <HAL_I2C_Mem_Read+0x460>)
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f001 fe5f 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d001      	beq.n	8005c7c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e0cb      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	691a      	ldr	r2, [r3, #16]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c96:	b2d2      	uxtb	r2, r2
 8005c98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	4955      	ldr	r1, [pc, #340]	@ (8005e1c <HAL_I2C_Mem_Read+0x460>)
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f001 fe31 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d001      	beq.n	8005cd8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e09d      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ce6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf2:	b2d2      	uxtb	r2, r2
 8005cf4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d24:	b2d2      	uxtb	r2, r2
 8005d26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d36:	3b01      	subs	r3, #1
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d4c:	e04e      	b.n	8005dec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d50:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f001 ff80 	bl	8007c58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e058      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6c:	b2d2      	uxtb	r2, r2
 8005d6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	f003 0304 	and.w	r3, r3, #4
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	d124      	bne.n	8005dec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	d107      	bne.n	8005dba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005db8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	691a      	ldr	r2, [r3, #16]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc4:	b2d2      	uxtb	r2, r2
 8005dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	3b01      	subs	r3, #1
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f47f aeb6 	bne.w	8005b62 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	e000      	b.n	8005e14 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005e12:	2302      	movs	r3, #2
  }
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3728      	adds	r7, #40	@ 0x28
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	00010004 	.word	0x00010004

08005e20 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b088      	sub	sp, #32
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e38:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e40:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e48:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005e4a:	7bfb      	ldrb	r3, [r7, #15]
 8005e4c:	2b10      	cmp	r3, #16
 8005e4e:	d003      	beq.n	8005e58 <HAL_I2C_EV_IRQHandler+0x38>
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b40      	cmp	r3, #64	@ 0x40
 8005e54:	f040 80c1 	bne.w	8005fda <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10d      	bne.n	8005e8e <HAL_I2C_EV_IRQHandler+0x6e>
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005e78:	d003      	beq.n	8005e82 <HAL_I2C_EV_IRQHandler+0x62>
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005e80:	d101      	bne.n	8005e86 <HAL_I2C_EV_IRQHandler+0x66>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e000      	b.n	8005e88 <HAL_I2C_EV_IRQHandler+0x68>
 8005e86:	2300      	movs	r3, #0
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	f000 8132 	beq.w	80060f2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00c      	beq.n	8005eb2 <HAL_I2C_EV_IRQHandler+0x92>
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	0a5b      	lsrs	r3, r3, #9
 8005e9c:	f003 0301 	and.w	r3, r3, #1
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d006      	beq.n	8005eb2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f001 ff63 	bl	8007d70 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 fd91 	bl	80069d2 <I2C_Master_SB>
 8005eb0:	e092      	b.n	8005fd8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	08db      	lsrs	r3, r3, #3
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d009      	beq.n	8005ed2 <HAL_I2C_EV_IRQHandler+0xb2>
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	0a5b      	lsrs	r3, r3, #9
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 fe07 	bl	8006ade <I2C_Master_ADD10>
 8005ed0:	e082      	b.n	8005fd8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	085b      	lsrs	r3, r3, #1
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d009      	beq.n	8005ef2 <HAL_I2C_EV_IRQHandler+0xd2>
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	0a5b      	lsrs	r3, r3, #9
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fe21 	bl	8006b32 <I2C_Master_ADDR>
 8005ef0:	e072      	b.n	8005fd8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	089b      	lsrs	r3, r3, #2
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d03b      	beq.n	8005f76 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f0c:	f000 80f3 	beq.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	09db      	lsrs	r3, r3, #7
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00f      	beq.n	8005f3c <HAL_I2C_EV_IRQHandler+0x11c>
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	0a9b      	lsrs	r3, r3, #10
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d009      	beq.n	8005f3c <HAL_I2C_EV_IRQHandler+0x11c>
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	089b      	lsrs	r3, r3, #2
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d103      	bne.n	8005f3c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 f9e9 	bl	800630c <I2C_MasterTransmit_TXE>
 8005f3a:	e04d      	b.n	8005fd8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	089b      	lsrs	r3, r3, #2
 8005f40:	f003 0301 	and.w	r3, r3, #1
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 80d6 	beq.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	0a5b      	lsrs	r3, r3, #9
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 80cf 	beq.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005f58:	7bbb      	ldrb	r3, [r7, #14]
 8005f5a:	2b21      	cmp	r3, #33	@ 0x21
 8005f5c:	d103      	bne.n	8005f66 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fa70 	bl	8006444 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f64:	e0c7      	b.n	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
 8005f68:	2b40      	cmp	r3, #64	@ 0x40
 8005f6a:	f040 80c4 	bne.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 fade 	bl	8006530 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f74:	e0bf      	b.n	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f84:	f000 80b7 	beq.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	099b      	lsrs	r3, r3, #6
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00f      	beq.n	8005fb4 <HAL_I2C_EV_IRQHandler+0x194>
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	0a9b      	lsrs	r3, r3, #10
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d009      	beq.n	8005fb4 <HAL_I2C_EV_IRQHandler+0x194>
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	089b      	lsrs	r3, r3, #2
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d103      	bne.n	8005fb4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fb57 	bl	8006660 <I2C_MasterReceive_RXNE>
 8005fb2:	e011      	b.n	8005fd8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	089b      	lsrs	r3, r3, #2
 8005fb8:	f003 0301 	and.w	r3, r3, #1
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 809a 	beq.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	0a5b      	lsrs	r3, r3, #9
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 8093 	beq.w	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 fc0d 	bl	80067f0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fd6:	e08e      	b.n	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005fd8:	e08d      	b.n	80060f6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d004      	beq.n	8005fec <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	61fb      	str	r3, [r7, #28]
 8005fea:	e007      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	085b      	lsrs	r3, r3, #1
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d012      	beq.n	800602e <HAL_I2C_EV_IRQHandler+0x20e>
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	0a5b      	lsrs	r3, r3, #9
 800600c:	f003 0301 	and.w	r3, r3, #1
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00c      	beq.n	800602e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006024:	69b9      	ldr	r1, [r7, #24]
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 ffd2 	bl	8006fd0 <I2C_Slave_ADDR>
 800602c:	e066      	b.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	091b      	lsrs	r3, r3, #4
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d009      	beq.n	800604e <HAL_I2C_EV_IRQHandler+0x22e>
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	0a5b      	lsrs	r3, r3, #9
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d003      	beq.n	800604e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f001 f80c 	bl	8007064 <I2C_Slave_STOPF>
 800604c:	e056      	b.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800604e:	7bbb      	ldrb	r3, [r7, #14]
 8006050:	2b21      	cmp	r3, #33	@ 0x21
 8006052:	d002      	beq.n	800605a <HAL_I2C_EV_IRQHandler+0x23a>
 8006054:	7bbb      	ldrb	r3, [r7, #14]
 8006056:	2b29      	cmp	r3, #41	@ 0x29
 8006058:	d125      	bne.n	80060a6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	09db      	lsrs	r3, r3, #7
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00f      	beq.n	8006086 <HAL_I2C_EV_IRQHandler+0x266>
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	0a9b      	lsrs	r3, r3, #10
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	d009      	beq.n	8006086 <HAL_I2C_EV_IRQHandler+0x266>
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	089b      	lsrs	r3, r3, #2
 8006076:	f003 0301 	and.w	r3, r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	d103      	bne.n	8006086 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fee8 	bl	8006e54 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006084:	e039      	b.n	80060fa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	089b      	lsrs	r3, r3, #2
 800608a:	f003 0301 	and.w	r3, r3, #1
 800608e:	2b00      	cmp	r3, #0
 8006090:	d033      	beq.n	80060fa <HAL_I2C_EV_IRQHandler+0x2da>
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	0a5b      	lsrs	r3, r3, #9
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d02d      	beq.n	80060fa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 ff15 	bl	8006ece <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060a4:	e029      	b.n	80060fa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	099b      	lsrs	r3, r3, #6
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00f      	beq.n	80060d2 <HAL_I2C_EV_IRQHandler+0x2b2>
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	0a9b      	lsrs	r3, r3, #10
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d009      	beq.n	80060d2 <HAL_I2C_EV_IRQHandler+0x2b2>
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	089b      	lsrs	r3, r3, #2
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d103      	bne.n	80060d2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 ff20 	bl	8006f10 <I2C_SlaveReceive_RXNE>
 80060d0:	e014      	b.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	089b      	lsrs	r3, r3, #2
 80060d6:	f003 0301 	and.w	r3, r3, #1
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00e      	beq.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	0a5b      	lsrs	r3, r3, #9
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d008      	beq.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 ff4e 	bl	8006f8c <I2C_SlaveReceive_BTF>
 80060f0:	e004      	b.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80060f2:	bf00      	nop
 80060f4:	e002      	b.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060f6:	bf00      	nop
 80060f8:	e000      	b.n	80060fc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060fa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80060fc:	3720      	adds	r7, #32
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b08a      	sub	sp, #40	@ 0x28
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800611a:	2300      	movs	r3, #0
 800611c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006124:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	0a1b      	lsrs	r3, r3, #8
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00e      	beq.n	8006150 <HAL_I2C_ER_IRQHandler+0x4e>
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	0a1b      	lsrs	r3, r3, #8
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d008      	beq.n	8006150 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800613e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006140:	f043 0301 	orr.w	r3, r3, #1
 8006144:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800614e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006150:	6a3b      	ldr	r3, [r7, #32]
 8006152:	0a5b      	lsrs	r3, r3, #9
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00e      	beq.n	800617a <HAL_I2C_ER_IRQHandler+0x78>
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	0a1b      	lsrs	r3, r3, #8
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	d008      	beq.n	800617a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616a:	f043 0302 	orr.w	r3, r3, #2
 800616e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8006178:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	0a9b      	lsrs	r3, r3, #10
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d03f      	beq.n	8006206 <HAL_I2C_ER_IRQHandler+0x104>
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	0a1b      	lsrs	r3, r3, #8
 800618a:	f003 0301 	and.w	r3, r3, #1
 800618e:	2b00      	cmp	r3, #0
 8006190:	d039      	beq.n	8006206 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006192:	7efb      	ldrb	r3, [r7, #27]
 8006194:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800619a:	b29b      	uxth	r3, r3
 800619c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061a4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061aa:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80061ac:	7ebb      	ldrb	r3, [r7, #26]
 80061ae:	2b20      	cmp	r3, #32
 80061b0:	d112      	bne.n	80061d8 <HAL_I2C_ER_IRQHandler+0xd6>
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10f      	bne.n	80061d8 <HAL_I2C_ER_IRQHandler+0xd6>
 80061b8:	7cfb      	ldrb	r3, [r7, #19]
 80061ba:	2b21      	cmp	r3, #33	@ 0x21
 80061bc:	d008      	beq.n	80061d0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80061be:	7cfb      	ldrb	r3, [r7, #19]
 80061c0:	2b29      	cmp	r3, #41	@ 0x29
 80061c2:	d005      	beq.n	80061d0 <HAL_I2C_ER_IRQHandler+0xce>
 80061c4:	7cfb      	ldrb	r3, [r7, #19]
 80061c6:	2b28      	cmp	r3, #40	@ 0x28
 80061c8:	d106      	bne.n	80061d8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2b21      	cmp	r3, #33	@ 0x21
 80061ce:	d103      	bne.n	80061d8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f001 f877 	bl	80072c4 <I2C_Slave_AF>
 80061d6:	e016      	b.n	8006206 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80061e0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80061e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e4:	f043 0304 	orr.w	r3, r3, #4
 80061e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80061ea:	7efb      	ldrb	r3, [r7, #27]
 80061ec:	2b10      	cmp	r3, #16
 80061ee:	d002      	beq.n	80061f6 <HAL_I2C_ER_IRQHandler+0xf4>
 80061f0:	7efb      	ldrb	r3, [r7, #27]
 80061f2:	2b40      	cmp	r3, #64	@ 0x40
 80061f4:	d107      	bne.n	8006206 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006204:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	0adb      	lsrs	r3, r3, #11
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00e      	beq.n	8006230 <HAL_I2C_ER_IRQHandler+0x12e>
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	0a1b      	lsrs	r3, r3, #8
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	2b00      	cmp	r3, #0
 800621c:	d008      	beq.n	8006230 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800621e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006220:	f043 0308 	orr.w	r3, r3, #8
 8006224:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800622e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006232:	2b00      	cmp	r3, #0
 8006234:	d008      	beq.n	8006248 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800623a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623c:	431a      	orrs	r2, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f001 f8b2 	bl	80073ac <I2C_ITError>
  }
}
 8006248:	bf00      	nop
 800624a:	3728      	adds	r7, #40	@ 0x28
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	460b      	mov	r3, r1
 80062aa:	70fb      	strb	r3, [r7, #3]
 80062ac:	4613      	mov	r3, r2
 80062ae:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800631a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006322:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006328:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800632e:	2b00      	cmp	r3, #0
 8006330:	d150      	bne.n	80063d4 <I2C_MasterTransmit_TXE+0xc8>
 8006332:	7bfb      	ldrb	r3, [r7, #15]
 8006334:	2b21      	cmp	r3, #33	@ 0x21
 8006336:	d14d      	bne.n	80063d4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2b08      	cmp	r3, #8
 800633c:	d01d      	beq.n	800637a <I2C_MasterTransmit_TXE+0x6e>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b20      	cmp	r3, #32
 8006342:	d01a      	beq.n	800637a <I2C_MasterTransmit_TXE+0x6e>
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800634a:	d016      	beq.n	800637a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	685a      	ldr	r2, [r3, #4]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800635a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2211      	movs	r2, #17
 8006360:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2220      	movs	r2, #32
 800636e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7ff ff6c 	bl	8006250 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006378:	e060      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685a      	ldr	r2, [r3, #4]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006388:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006398:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2220      	movs	r2, #32
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	2b40      	cmp	r3, #64	@ 0x40
 80063b2:	d107      	bne.n	80063c4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f7ff ff87 	bl	80062d0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80063c2:	e03b      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7ff ff3f 	bl	8006250 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80063d2:	e033      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80063d4:	7bfb      	ldrb	r3, [r7, #15]
 80063d6:	2b21      	cmp	r3, #33	@ 0x21
 80063d8:	d005      	beq.n	80063e6 <I2C_MasterTransmit_TXE+0xda>
 80063da:	7bbb      	ldrb	r3, [r7, #14]
 80063dc:	2b40      	cmp	r3, #64	@ 0x40
 80063de:	d12d      	bne.n	800643c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80063e0:	7bfb      	ldrb	r3, [r7, #15]
 80063e2:	2b22      	cmp	r3, #34	@ 0x22
 80063e4:	d12a      	bne.n	800643c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d108      	bne.n	8006402 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063fe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006400:	e01c      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b40      	cmp	r3, #64	@ 0x40
 800640c:	d103      	bne.n	8006416 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f88e 	bl	8006530 <I2C_MemoryTransmit_TXE_BTF>
}
 8006414:	e012      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	781a      	ldrb	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006426:	1c5a      	adds	r2, r3, #1
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006430:	b29b      	uxth	r3, r3
 8006432:	3b01      	subs	r3, #1
 8006434:	b29a      	uxth	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800643a:	e7ff      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
 800643c:	bf00      	nop
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006450:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b21      	cmp	r3, #33	@ 0x21
 800645c:	d164      	bne.n	8006528 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006462:	b29b      	uxth	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d012      	beq.n	800648e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646c:	781a      	ldrb	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006482:	b29b      	uxth	r3, r3
 8006484:	3b01      	subs	r3, #1
 8006486:	b29a      	uxth	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800648c:	e04c      	b.n	8006528 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b08      	cmp	r3, #8
 8006492:	d01d      	beq.n	80064d0 <I2C_MasterTransmit_BTF+0x8c>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b20      	cmp	r3, #32
 8006498:	d01a      	beq.n	80064d0 <I2C_MasterTransmit_BTF+0x8c>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80064a0:	d016      	beq.n	80064d0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80064b0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2211      	movs	r2, #17
 80064b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f7ff fec1 	bl	8006250 <HAL_I2C_MasterTxCpltCallback>
}
 80064ce:	e02b      	b.n	8006528 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	685a      	ldr	r2, [r3, #4]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80064de:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064ee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2220      	movs	r2, #32
 80064fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b40      	cmp	r3, #64	@ 0x40
 8006508:	d107      	bne.n	800651a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7ff fedc 	bl	80062d0 <HAL_I2C_MemTxCpltCallback>
}
 8006518:	e006      	b.n	8006528 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7ff fe94 	bl	8006250 <HAL_I2C_MasterTxCpltCallback>
}
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800653e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006544:	2b00      	cmp	r3, #0
 8006546:	d11d      	bne.n	8006584 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800654c:	2b01      	cmp	r3, #1
 800654e:	d10b      	bne.n	8006568 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006554:	b2da      	uxtb	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006560:	1c9a      	adds	r2, r3, #2
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006566:	e077      	b.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800656c:	b29b      	uxth	r3, r3
 800656e:	121b      	asrs	r3, r3, #8
 8006570:	b2da      	uxtb	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006582:	e069      	b.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006588:	2b01      	cmp	r3, #1
 800658a:	d10b      	bne.n	80065a4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006590:	b2da      	uxtb	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800659c:	1c5a      	adds	r2, r3, #1
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80065a2:	e059      	b.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d152      	bne.n	8006652 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80065ac:	7bfb      	ldrb	r3, [r7, #15]
 80065ae:	2b22      	cmp	r3, #34	@ 0x22
 80065b0:	d10d      	bne.n	80065ce <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065c0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80065cc:	e044      	b.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d015      	beq.n	8006604 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
 80065da:	2b21      	cmp	r3, #33	@ 0x21
 80065dc:	d112      	bne.n	8006604 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e2:	781a      	ldrb	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	3b01      	subs	r3, #1
 80065fc:	b29a      	uxth	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006602:	e029      	b.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006608:	b29b      	uxth	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d124      	bne.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800660e:	7bfb      	ldrb	r3, [r7, #15]
 8006610:	2b21      	cmp	r3, #33	@ 0x21
 8006612:	d121      	bne.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685a      	ldr	r2, [r3, #4]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006622:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006632:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7ff fe40 	bl	80062d0 <HAL_I2C_MemTxCpltCallback>
}
 8006650:	e002      	b.n	8006658 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f7ff f99c 	bl	8005990 <I2C_Flush_DR>
}
 8006658:	bf00      	nop
 800665a:	3710      	adds	r7, #16
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800666e:	b2db      	uxtb	r3, r3
 8006670:	2b22      	cmp	r3, #34	@ 0x22
 8006672:	f040 80b9 	bne.w	80067e8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800667a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006680:	b29b      	uxth	r3, r3
 8006682:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	2b03      	cmp	r3, #3
 8006688:	d921      	bls.n	80066ce <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006694:	b2d2      	uxtb	r2, r2
 8006696:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	3b01      	subs	r3, #1
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	2b03      	cmp	r3, #3
 80066b8:	f040 8096 	bne.w	80067e8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ca:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80066cc:	e08c      	b.n	80067e8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d07f      	beq.n	80067d6 <I2C_MasterReceive_RXNE+0x176>
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d002      	beq.n	80066e2 <I2C_MasterReceive_RXNE+0x82>
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d179      	bne.n	80067d6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f001 fa86 	bl	8007bf4 <I2C_WaitOnSTOPRequestThroughIT>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d14c      	bne.n	8006788 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066fc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800670c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	691a      	ldr	r2, [r3, #16]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006718:	b2d2      	uxtb	r2, r2
 800671a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	1c5a      	adds	r2, r3, #1
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800672a:	b29b      	uxth	r3, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	b29a      	uxth	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2220      	movs	r2, #32
 8006738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b40      	cmp	r3, #64	@ 0x40
 8006746:	d10a      	bne.n	800675e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fa fe98 	bl	800148c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800675c:	e044      	b.n	80067e8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b08      	cmp	r3, #8
 800676a:	d002      	beq.n	8006772 <I2C_MasterReceive_RXNE+0x112>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2b20      	cmp	r3, #32
 8006770:	d103      	bne.n	800677a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	631a      	str	r2, [r3, #48]	@ 0x30
 8006778:	e002      	b.n	8006780 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2212      	movs	r2, #18
 800677e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f7ff fd6f 	bl	8006264 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006786:	e02f      	b.n	80067e8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006796:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	691a      	ldr	r2, [r3, #16]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a2:	b2d2      	uxtb	r2, r2
 80067a4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067aa:	1c5a      	adds	r2, r3, #1
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	3b01      	subs	r3, #1
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff fd88 	bl	80062e4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80067d4:	e008      	b.n	80067e8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067e4:	605a      	str	r2, [r3, #4]
}
 80067e6:	e7ff      	b.n	80067e8 <I2C_MasterReceive_RXNE+0x188>
 80067e8:	bf00      	nop
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006802:	b29b      	uxth	r3, r3
 8006804:	2b04      	cmp	r3, #4
 8006806:	d11b      	bne.n	8006840 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006816:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	691a      	ldr	r2, [r3, #16]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	1c5a      	adds	r2, r3, #1
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006834:	b29b      	uxth	r3, r3
 8006836:	3b01      	subs	r3, #1
 8006838:	b29a      	uxth	r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800683e:	e0c4      	b.n	80069ca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006844:	b29b      	uxth	r3, r3
 8006846:	2b03      	cmp	r3, #3
 8006848:	d129      	bne.n	800689e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	685a      	ldr	r2, [r3, #4]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006858:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2b04      	cmp	r3, #4
 800685e:	d00a      	beq.n	8006876 <I2C_MasterReceive_BTF+0x86>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2b02      	cmp	r3, #2
 8006864:	d007      	beq.n	8006876 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006874:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	691a      	ldr	r2, [r3, #16]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006880:	b2d2      	uxtb	r2, r2
 8006882:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006888:	1c5a      	adds	r2, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800689c:	e095      	b.n	80069ca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d17d      	bne.n	80069a4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d002      	beq.n	80068b4 <I2C_MasterReceive_BTF+0xc4>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2b10      	cmp	r3, #16
 80068b2:	d108      	bne.n	80068c6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	e016      	b.n	80068f4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2b04      	cmp	r3, #4
 80068ca:	d002      	beq.n	80068d2 <I2C_MasterReceive_BTF+0xe2>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d108      	bne.n	80068e4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80068e0:	601a      	str	r2, [r3, #0]
 80068e2:	e007      	b.n	80068f4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068f2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	691a      	ldr	r2, [r3, #16]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fe:	b2d2      	uxtb	r2, r2
 8006900:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006906:	1c5a      	adds	r2, r3, #1
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006910:	b29b      	uxth	r3, r3
 8006912:	3b01      	subs	r3, #1
 8006914:	b29a      	uxth	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006936:	b29b      	uxth	r3, r3
 8006938:	3b01      	subs	r3, #1
 800693a:	b29a      	uxth	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800694e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2220      	movs	r2, #32
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800695e:	b2db      	uxtb	r3, r3
 8006960:	2b40      	cmp	r3, #64	@ 0x40
 8006962:	d10a      	bne.n	800697a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f7fa fd8a 	bl	800148c <HAL_I2C_MemRxCpltCallback>
}
 8006978:	e027      	b.n	80069ca <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2b08      	cmp	r3, #8
 8006986:	d002      	beq.n	800698e <I2C_MasterReceive_BTF+0x19e>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2b20      	cmp	r3, #32
 800698c:	d103      	bne.n	8006996 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	631a      	str	r2, [r3, #48]	@ 0x30
 8006994:	e002      	b.n	800699c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2212      	movs	r2, #18
 800699a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f7ff fc61 	bl	8006264 <HAL_I2C_MasterRxCpltCallback>
}
 80069a2:	e012      	b.n	80069ca <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	691a      	ldr	r2, [r3, #16]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b6:	1c5a      	adds	r2, r3, #1
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	3b01      	subs	r3, #1
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80069ca:	bf00      	nop
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b083      	sub	sp, #12
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b40      	cmp	r3, #64	@ 0x40
 80069e4:	d117      	bne.n	8006a16 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d109      	bne.n	8006a02 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	461a      	mov	r2, r3
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80069fe:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006a00:	e067      	b.n	8006ad2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	f043 0301 	orr.w	r3, r3, #1
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	611a      	str	r2, [r3, #16]
}
 8006a14:	e05d      	b.n	8006ad2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a1e:	d133      	bne.n	8006a88 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b21      	cmp	r3, #33	@ 0x21
 8006a2a:	d109      	bne.n	8006a40 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	461a      	mov	r2, r3
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006a3c:	611a      	str	r2, [r3, #16]
 8006a3e:	e008      	b.n	8006a52 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	f043 0301 	orr.w	r3, r3, #1
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d004      	beq.n	8006a64 <I2C_Master_SB+0x92>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d108      	bne.n	8006a76 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d032      	beq.n	8006ad2 <I2C_Master_SB+0x100>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d02d      	beq.n	8006ad2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a84:	605a      	str	r2, [r3, #4]
}
 8006a86:	e024      	b.n	8006ad2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10e      	bne.n	8006aae <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	11db      	asrs	r3, r3, #7
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	f003 0306 	and.w	r3, r3, #6
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	f063 030f 	orn	r3, r3, #15
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	611a      	str	r2, [r3, #16]
}
 8006aac:	e011      	b.n	8006ad2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d10d      	bne.n	8006ad2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	11db      	asrs	r3, r3, #7
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	f003 0306 	and.w	r3, r3, #6
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	f063 030e 	orn	r3, r3, #14
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	611a      	str	r2, [r3, #16]
}
 8006ad2:	bf00      	nop
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b083      	sub	sp, #12
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aea:	b2da      	uxtb	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d004      	beq.n	8006b04 <I2C_Master_ADD10+0x26>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d108      	bne.n	8006b16 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00c      	beq.n	8006b26 <I2C_Master_ADD10+0x48>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d007      	beq.n	8006b26 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b24:	605a      	str	r2, [r3, #4]
  }
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b091      	sub	sp, #68	@ 0x44
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b40:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b48:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b4e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b22      	cmp	r3, #34	@ 0x22
 8006b5a:	f040 8169 	bne.w	8006e30 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10f      	bne.n	8006b86 <I2C_Master_ADDR+0x54>
 8006b66:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006b6a:	2b40      	cmp	r3, #64	@ 0x40
 8006b6c:	d10b      	bne.n	8006b86 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b6e:	2300      	movs	r3, #0
 8006b70:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	695b      	ldr	r3, [r3, #20]
 8006b78:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	699b      	ldr	r3, [r3, #24]
 8006b80:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	e160      	b.n	8006e48 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d11d      	bne.n	8006bca <I2C_Master_ADDR+0x98>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006b96:	d118      	bne.n	8006bca <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b98:	2300      	movs	r3, #0
 8006b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bbc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	651a      	str	r2, [r3, #80]	@ 0x50
 8006bc8:	e13e      	b.n	8006e48 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d113      	bne.n	8006bfc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bf8:	601a      	str	r2, [r3, #0]
 8006bfa:	e115      	b.n	8006e28 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	f040 808a 	bne.w	8006d1c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c0e:	d137      	bne.n	8006c80 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c1e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c2e:	d113      	bne.n	8006c58 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c3e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c40:	2300      	movs	r3, #0
 8006c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	e0e7      	b.n	8006e28 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c58:	2300      	movs	r3, #0
 8006c5a:	623b      	str	r3, [r7, #32]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	623b      	str	r3, [r7, #32]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	623b      	str	r3, [r7, #32]
 8006c6c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	e0d3      	b.n	8006e28 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	2b08      	cmp	r3, #8
 8006c84:	d02e      	beq.n	8006ce4 <I2C_Master_ADDR+0x1b2>
 8006c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c88:	2b20      	cmp	r3, #32
 8006c8a:	d02b      	beq.n	8006ce4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8e:	2b12      	cmp	r3, #18
 8006c90:	d102      	bne.n	8006c98 <I2C_Master_ADDR+0x166>
 8006c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d125      	bne.n	8006ce4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9a:	2b04      	cmp	r3, #4
 8006c9c:	d00e      	beq.n	8006cbc <I2C_Master_ADDR+0x18a>
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	d00b      	beq.n	8006cbc <I2C_Master_ADDR+0x18a>
 8006ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca6:	2b10      	cmp	r3, #16
 8006ca8:	d008      	beq.n	8006cbc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cb8:	601a      	str	r2, [r3, #0]
 8006cba:	e007      	b.n	8006ccc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cca:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ccc:	2300      	movs	r3, #0
 8006cce:	61fb      	str	r3, [r7, #28]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	61fb      	str	r3, [r7, #28]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	61fb      	str	r3, [r7, #28]
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	e0a1      	b.n	8006e28 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cf2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	61bb      	str	r3, [r7, #24]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	695b      	ldr	r3, [r3, #20]
 8006cfe:	61bb      	str	r3, [r7, #24]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	699b      	ldr	r3, [r3, #24]
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d18:	601a      	str	r2, [r3, #0]
 8006d1a:	e085      	b.n	8006e28 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d14d      	bne.n	8006dc2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d28:	2b04      	cmp	r3, #4
 8006d2a:	d016      	beq.n	8006d5a <I2C_Master_ADDR+0x228>
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d013      	beq.n	8006d5a <I2C_Master_ADDR+0x228>
 8006d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d34:	2b10      	cmp	r3, #16
 8006d36:	d010      	beq.n	8006d5a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d46:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d56:	601a      	str	r2, [r3, #0]
 8006d58:	e007      	b.n	8006d6a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006d68:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d78:	d117      	bne.n	8006daa <I2C_Master_ADDR+0x278>
 8006d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d80:	d00b      	beq.n	8006d9a <I2C_Master_ADDR+0x268>
 8006d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d008      	beq.n	8006d9a <I2C_Master_ADDR+0x268>
 8006d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8a:	2b08      	cmp	r3, #8
 8006d8c:	d005      	beq.n	8006d9a <I2C_Master_ADDR+0x268>
 8006d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d90:	2b10      	cmp	r3, #16
 8006d92:	d002      	beq.n	8006d9a <I2C_Master_ADDR+0x268>
 8006d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d96:	2b20      	cmp	r3, #32
 8006d98:	d107      	bne.n	8006daa <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006da8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006daa:	2300      	movs	r3, #0
 8006dac:	617b      	str	r3, [r7, #20]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	695b      	ldr	r3, [r3, #20]
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	699b      	ldr	r3, [r3, #24]
 8006dbc:	617b      	str	r3, [r7, #20]
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	e032      	b.n	8006e28 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006dd0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ddc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006de0:	d117      	bne.n	8006e12 <I2C_Master_ADDR+0x2e0>
 8006de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006de8:	d00b      	beq.n	8006e02 <I2C_Master_ADDR+0x2d0>
 8006dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d008      	beq.n	8006e02 <I2C_Master_ADDR+0x2d0>
 8006df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df2:	2b08      	cmp	r3, #8
 8006df4:	d005      	beq.n	8006e02 <I2C_Master_ADDR+0x2d0>
 8006df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df8:	2b10      	cmp	r3, #16
 8006dfa:	d002      	beq.n	8006e02 <I2C_Master_ADDR+0x2d0>
 8006dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dfe:	2b20      	cmp	r3, #32
 8006e00:	d107      	bne.n	8006e12 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e10:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e12:	2300      	movs	r3, #0
 8006e14:	613b      	str	r3, [r7, #16]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	695b      	ldr	r3, [r3, #20]
 8006e1c:	613b      	str	r3, [r7, #16]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	613b      	str	r3, [r7, #16]
 8006e26:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006e2e:	e00b      	b.n	8006e48 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e30:	2300      	movs	r3, #0
 8006e32:	60fb      	str	r3, [r7, #12]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	695b      	ldr	r3, [r3, #20]
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	699b      	ldr	r3, [r3, #24]
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	68fb      	ldr	r3, [r7, #12]
}
 8006e46:	e7ff      	b.n	8006e48 <I2C_Master_ADDR+0x316>
 8006e48:	bf00      	nop
 8006e4a:	3744      	adds	r7, #68	@ 0x44
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e62:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d02b      	beq.n	8006ec6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e72:	781a      	ldrb	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7e:	1c5a      	adds	r2, r3, #1
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	3b01      	subs	r3, #1
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d114      	bne.n	8006ec6 <I2C_SlaveTransmit_TXE+0x72>
 8006e9c:	7bfb      	ldrb	r3, [r7, #15]
 8006e9e:	2b29      	cmp	r3, #41	@ 0x29
 8006ea0:	d111      	bne.n	8006ec6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006eb0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2221      	movs	r2, #33	@ 0x21
 8006eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2228      	movs	r2, #40	@ 0x28
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7ff f9d9 	bl	8006278 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006ec6:	bf00      	nop
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ece:	b480      	push	{r7}
 8006ed0:	b083      	sub	sp, #12
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d011      	beq.n	8006f04 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee4:	781a      	ldrb	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	3b01      	subs	r3, #1
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f1e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d02c      	beq.n	8006f84 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	691a      	ldr	r2, [r3, #16]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f34:	b2d2      	uxtb	r2, r2
 8006f36:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d114      	bne.n	8006f84 <I2C_SlaveReceive_RXNE+0x74>
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
 8006f5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f5e:	d111      	bne.n	8006f84 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f6e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2222      	movs	r2, #34	@ 0x22
 8006f74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2228      	movs	r2, #40	@ 0x28
 8006f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f7ff f984 	bl	800628c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006f84:	bf00      	nop
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d012      	beq.n	8006fc4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	691a      	ldr	r2, [r3, #16]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa8:	b2d2      	uxtb	r2, r2
 8006faa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	b29a      	uxth	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006fea:	2b28      	cmp	r3, #40	@ 0x28
 8006fec:	d127      	bne.n	800703e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ffc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	089b      	lsrs	r3, r3, #2
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800700a:	2301      	movs	r3, #1
 800700c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	09db      	lsrs	r3, r3, #7
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b00      	cmp	r3, #0
 8007018:	d103      	bne.n	8007022 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	81bb      	strh	r3, [r7, #12]
 8007020:	e002      	b.n	8007028 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007030:	89ba      	ldrh	r2, [r7, #12]
 8007032:	7bfb      	ldrb	r3, [r7, #15]
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7ff f932 	bl	80062a0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800703c:	e00e      	b.n	800705c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800703e:	2300      	movs	r3, #0
 8007040:	60bb      	str	r3, [r7, #8]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	695b      	ldr	r3, [r3, #20]
 8007048:	60bb      	str	r3, [r7, #8]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	699b      	ldr	r3, [r3, #24]
 8007050:	60bb      	str	r3, [r7, #8]
 8007052:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800705c:	bf00      	nop
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}

08007064 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007072:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007082:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007084:	2300      	movs	r3, #0
 8007086:	60bb      	str	r3, [r7, #8]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	695b      	ldr	r3, [r3, #20]
 800708e:	60bb      	str	r3, [r7, #8]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f042 0201 	orr.w	r2, r2, #1
 800709e:	601a      	str	r2, [r3, #0]
 80070a0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070b0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070c0:	d172      	bne.n	80071a8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
 80070c4:	2b22      	cmp	r3, #34	@ 0x22
 80070c6:	d002      	beq.n	80070ce <I2C_Slave_STOPF+0x6a>
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
 80070ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80070cc:	d135      	bne.n	800713a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d005      	beq.n	80070f2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ea:	f043 0204 	orr.w	r2, r3, #4
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007100:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007106:	4618      	mov	r0, r3
 8007108:	f7fe f830 	bl	800516c <HAL_DMA_GetState>
 800710c:	4603      	mov	r3, r0
 800710e:	2b01      	cmp	r3, #1
 8007110:	d049      	beq.n	80071a6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007116:	4a69      	ldr	r2, [pc, #420]	@ (80072bc <I2C_Slave_STOPF+0x258>)
 8007118:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711e:	4618      	mov	r0, r3
 8007120:	f7fd fe78 	bl	8004e14 <HAL_DMA_Abort_IT>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d03d      	beq.n	80071a6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007134:	4610      	mov	r0, r2
 8007136:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007138:	e035      	b.n	80071a6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	b29a      	uxth	r2, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800714c:	b29b      	uxth	r3, r3
 800714e:	2b00      	cmp	r3, #0
 8007150:	d005      	beq.n	800715e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007156:	f043 0204 	orr.w	r2, r3, #4
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	685a      	ldr	r2, [r3, #4]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800716c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007172:	4618      	mov	r0, r3
 8007174:	f7fd fffa 	bl	800516c <HAL_DMA_GetState>
 8007178:	4603      	mov	r3, r0
 800717a:	2b01      	cmp	r3, #1
 800717c:	d014      	beq.n	80071a8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007182:	4a4e      	ldr	r2, [pc, #312]	@ (80072bc <I2C_Slave_STOPF+0x258>)
 8007184:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800718a:	4618      	mov	r0, r3
 800718c:	f7fd fe42 	bl	8004e14 <HAL_DMA_Abort_IT>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d008      	beq.n	80071a8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800719a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80071a0:	4610      	mov	r0, r2
 80071a2:	4798      	blx	r3
 80071a4:	e000      	b.n	80071a8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80071a6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d03e      	beq.n	8007230 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	f003 0304 	and.w	r3, r3, #4
 80071bc:	2b04      	cmp	r3, #4
 80071be:	d112      	bne.n	80071e6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	691a      	ldr	r2, [r3, #16]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ca:	b2d2      	uxtb	r2, r2
 80071cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d2:	1c5a      	adds	r2, r3, #1
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071dc:	b29b      	uxth	r3, r3
 80071de:	3b01      	subs	r3, #1
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	695b      	ldr	r3, [r3, #20]
 80071ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f0:	2b40      	cmp	r3, #64	@ 0x40
 80071f2:	d112      	bne.n	800721a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	691a      	ldr	r2, [r3, #16]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fe:	b2d2      	uxtb	r2, r2
 8007200:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007206:	1c5a      	adds	r2, r3, #1
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007210:	b29b      	uxth	r3, r3
 8007212:	3b01      	subs	r3, #1
 8007214:	b29a      	uxth	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800721e:	b29b      	uxth	r3, r3
 8007220:	2b00      	cmp	r3, #0
 8007222:	d005      	beq.n	8007230 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007228:	f043 0204 	orr.w	r2, r3, #4
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007234:	2b00      	cmp	r3, #0
 8007236:	d003      	beq.n	8007240 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 f8b7 	bl	80073ac <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800723e:	e039      	b.n	80072b4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007240:	7bfb      	ldrb	r3, [r7, #15]
 8007242:	2b2a      	cmp	r3, #42	@ 0x2a
 8007244:	d109      	bne.n	800725a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2228      	movs	r2, #40	@ 0x28
 8007250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f7ff f819 	bl	800628c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b28      	cmp	r3, #40	@ 0x28
 8007264:	d111      	bne.n	800728a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a15      	ldr	r2, [pc, #84]	@ (80072c0 <I2C_Slave_STOPF+0x25c>)
 800726a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2220      	movs	r2, #32
 8007276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7ff f81a 	bl	80062bc <HAL_I2C_ListenCpltCallback>
}
 8007288:	e014      	b.n	80072b4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800728e:	2b22      	cmp	r3, #34	@ 0x22
 8007290:	d002      	beq.n	8007298 <I2C_Slave_STOPF+0x234>
 8007292:	7bfb      	ldrb	r3, [r7, #15]
 8007294:	2b22      	cmp	r3, #34	@ 0x22
 8007296:	d10d      	bne.n	80072b4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2220      	movs	r2, #32
 80072a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f7fe ffec 	bl	800628c <HAL_I2C_SlaveRxCpltCallback>
}
 80072b4:	bf00      	nop
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}
 80072bc:	080077e1 	.word	0x080077e1
 80072c0:	ffff0000 	.word	0xffff0000

080072c4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072d2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d002      	beq.n	80072e6 <I2C_Slave_AF+0x22>
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	2b20      	cmp	r3, #32
 80072e4:	d129      	bne.n	800733a <I2C_Slave_AF+0x76>
 80072e6:	7bfb      	ldrb	r3, [r7, #15]
 80072e8:	2b28      	cmp	r3, #40	@ 0x28
 80072ea:	d126      	bne.n	800733a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a2e      	ldr	r2, [pc, #184]	@ (80073a8 <I2C_Slave_AF+0xe4>)
 80072f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	685a      	ldr	r2, [r3, #4]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007300:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800730a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800731a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2220      	movs	r2, #32
 8007326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f7fe ffc2 	bl	80062bc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007338:	e031      	b.n	800739e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800733a:	7bfb      	ldrb	r3, [r7, #15]
 800733c:	2b21      	cmp	r3, #33	@ 0x21
 800733e:	d129      	bne.n	8007394 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a19      	ldr	r2, [pc, #100]	@ (80073a8 <I2C_Slave_AF+0xe4>)
 8007344:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2221      	movs	r2, #33	@ 0x21
 800734a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2220      	movs	r2, #32
 8007350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800736a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007374:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007384:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f7fe fb02 	bl	8005990 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f7fe ff73 	bl	8006278 <HAL_I2C_SlaveTxCpltCallback>
}
 8007392:	e004      	b.n	800739e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800739c:	615a      	str	r2, [r3, #20]
}
 800739e:	bf00      	nop
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	ffff0000 	.word	0xffff0000

080073ac <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073c2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80073c4:	7bbb      	ldrb	r3, [r7, #14]
 80073c6:	2b10      	cmp	r3, #16
 80073c8:	d002      	beq.n	80073d0 <I2C_ITError+0x24>
 80073ca:	7bbb      	ldrb	r3, [r7, #14]
 80073cc:	2b40      	cmp	r3, #64	@ 0x40
 80073ce:	d10a      	bne.n	80073e6 <I2C_ITError+0x3a>
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	2b22      	cmp	r3, #34	@ 0x22
 80073d4:	d107      	bne.n	80073e6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073e4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80073e6:	7bfb      	ldrb	r3, [r7, #15]
 80073e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80073ec:	2b28      	cmp	r3, #40	@ 0x28
 80073ee:	d107      	bne.n	8007400 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2228      	movs	r2, #40	@ 0x28
 80073fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80073fe:	e015      	b.n	800742c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800740a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800740e:	d00a      	beq.n	8007426 <I2C_ITError+0x7a>
 8007410:	7bfb      	ldrb	r3, [r7, #15]
 8007412:	2b60      	cmp	r3, #96	@ 0x60
 8007414:	d007      	beq.n	8007426 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2220      	movs	r2, #32
 800741a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007436:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800743a:	d162      	bne.n	8007502 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	685a      	ldr	r2, [r3, #4]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800744a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007450:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b01      	cmp	r3, #1
 8007458:	d020      	beq.n	800749c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800745e:	4a6a      	ldr	r2, [pc, #424]	@ (8007608 <I2C_ITError+0x25c>)
 8007460:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007466:	4618      	mov	r0, r3
 8007468:	f7fd fcd4 	bl	8004e14 <HAL_DMA_Abort_IT>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	f000 8089 	beq.w	8007586 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f022 0201 	bic.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2220      	movs	r2, #32
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007496:	4610      	mov	r0, r2
 8007498:	4798      	blx	r3
 800749a:	e074      	b.n	8007586 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a0:	4a59      	ldr	r2, [pc, #356]	@ (8007608 <I2C_ITError+0x25c>)
 80074a2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7fd fcb3 	bl	8004e14 <HAL_DMA_Abort_IT>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d068      	beq.n	8007586 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074be:	2b40      	cmp	r3, #64	@ 0x40
 80074c0:	d10b      	bne.n	80074da <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	691a      	ldr	r2, [r3, #16]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074cc:	b2d2      	uxtb	r2, r2
 80074ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d4:	1c5a      	adds	r2, r3, #1
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0201 	bic.w	r2, r2, #1
 80074e8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2220      	movs	r2, #32
 80074ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80074fc:	4610      	mov	r0, r2
 80074fe:	4798      	blx	r3
 8007500:	e041      	b.n	8007586 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b60      	cmp	r3, #96	@ 0x60
 800750c:	d125      	bne.n	800755a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2220      	movs	r2, #32
 8007512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	695b      	ldr	r3, [r3, #20]
 8007522:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007526:	2b40      	cmp	r3, #64	@ 0x40
 8007528:	d10b      	bne.n	8007542 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	691a      	ldr	r2, [r3, #16]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007534:	b2d2      	uxtb	r2, r2
 8007536:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753c:	1c5a      	adds	r2, r3, #1
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0201 	bic.w	r2, r2, #1
 8007550:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f7fe fed0 	bl	80062f8 <HAL_I2C_AbortCpltCallback>
 8007558:	e015      	b.n	8007586 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d10b      	bne.n	8007580 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	691a      	ldr	r2, [r3, #16]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007572:	b2d2      	uxtb	r2, r2
 8007574:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757a:	1c5a      	adds	r2, r3, #1
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f7fe feaf 	bl	80062e4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800758a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f003 0301 	and.w	r3, r3, #1
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10e      	bne.n	80075b4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800759c:	2b00      	cmp	r3, #0
 800759e:	d109      	bne.n	80075b4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d104      	bne.n	80075b4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d007      	beq.n	80075c4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	685a      	ldr	r2, [r3, #4]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80075c2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075ca:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075d0:	f003 0304 	and.w	r3, r3, #4
 80075d4:	2b04      	cmp	r3, #4
 80075d6:	d113      	bne.n	8007600 <I2C_ITError+0x254>
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
 80075da:	2b28      	cmp	r3, #40	@ 0x28
 80075dc:	d110      	bne.n	8007600 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a0a      	ldr	r2, [pc, #40]	@ (800760c <I2C_ITError+0x260>)
 80075e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2220      	movs	r2, #32
 80075ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f7fe fe5e 	bl	80062bc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007600:	bf00      	nop
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	080077e1 	.word	0x080077e1
 800760c:	ffff0000 	.word	0xffff0000

08007610 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b088      	sub	sp, #32
 8007614:	af02      	add	r7, sp, #8
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	4608      	mov	r0, r1
 800761a:	4611      	mov	r1, r2
 800761c:	461a      	mov	r2, r3
 800761e:	4603      	mov	r3, r0
 8007620:	817b      	strh	r3, [r7, #10]
 8007622:	460b      	mov	r3, r1
 8007624:	813b      	strh	r3, [r7, #8]
 8007626:	4613      	mov	r3, r2
 8007628:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007638:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007648:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	2200      	movs	r2, #0
 8007652:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f000 f96a 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00d      	beq.n	800767e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800766c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007670:	d103      	bne.n	800767a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007678:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800767a:	2303      	movs	r3, #3
 800767c:	e0aa      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800767e:	897b      	ldrh	r3, [r7, #10]
 8007680:	b2db      	uxtb	r3, r3
 8007682:	461a      	mov	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800768c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	6a3a      	ldr	r2, [r7, #32]
 8007692:	4952      	ldr	r1, [pc, #328]	@ (80077dc <I2C_RequestMemoryRead+0x1cc>)
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	f000 f9c5 	bl	8007a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800769a:	4603      	mov	r3, r0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d001      	beq.n	80076a4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e097      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076a4:	2300      	movs	r3, #0
 80076a6:	617b      	str	r3, [r7, #20]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	617b      	str	r3, [r7, #20]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	617b      	str	r3, [r7, #20]
 80076b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076bc:	6a39      	ldr	r1, [r7, #32]
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 fa50 	bl	8007b64 <I2C_WaitOnTXEFlagUntilTimeout>
 80076c4:	4603      	mov	r3, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00d      	beq.n	80076e6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ce:	2b04      	cmp	r3, #4
 80076d0:	d107      	bne.n	80076e2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e076      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076e6:	88fb      	ldrh	r3, [r7, #6]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d105      	bne.n	80076f8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076ec:	893b      	ldrh	r3, [r7, #8]
 80076ee:	b2da      	uxtb	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	611a      	str	r2, [r3, #16]
 80076f6:	e021      	b.n	800773c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80076f8:	893b      	ldrh	r3, [r7, #8]
 80076fa:	0a1b      	lsrs	r3, r3, #8
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	b2da      	uxtb	r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007708:	6a39      	ldr	r1, [r7, #32]
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f000 fa2a 	bl	8007b64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00d      	beq.n	8007732 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800771a:	2b04      	cmp	r3, #4
 800771c:	d107      	bne.n	800772e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800772c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e050      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007732:	893b      	ldrh	r3, [r7, #8]
 8007734:	b2da      	uxtb	r2, r3
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800773c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800773e:	6a39      	ldr	r1, [r7, #32]
 8007740:	68f8      	ldr	r0, [r7, #12]
 8007742:	f000 fa0f 	bl	8007b64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00d      	beq.n	8007768 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007750:	2b04      	cmp	r3, #4
 8007752:	d107      	bne.n	8007764 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007762:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e035      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007776:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777a:	9300      	str	r3, [sp, #0]
 800777c:	6a3b      	ldr	r3, [r7, #32]
 800777e:	2200      	movs	r2, #0
 8007780:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f000 f8d3 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 800778a:	4603      	mov	r3, r0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00d      	beq.n	80077ac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800779a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800779e:	d103      	bne.n	80077a8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e013      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80077ac:	897b      	ldrh	r3, [r7, #10]
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	f043 0301 	orr.w	r3, r3, #1
 80077b4:	b2da      	uxtb	r2, r3
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077be:	6a3a      	ldr	r2, [r7, #32]
 80077c0:	4906      	ldr	r1, [pc, #24]	@ (80077dc <I2C_RequestMemoryRead+0x1cc>)
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 f92e 	bl	8007a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d001      	beq.n	80077d2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e000      	b.n	80077d4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3718      	adds	r7, #24
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	00010002 	.word	0x00010002

080077e0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077e8:	2300      	movs	r3, #0
 80077ea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077f8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80077fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007928 <I2C_DMAAbort+0x148>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	08db      	lsrs	r3, r3, #3
 8007800:	4a4a      	ldr	r2, [pc, #296]	@ (800792c <I2C_DMAAbort+0x14c>)
 8007802:	fba2 2303 	umull	r2, r3, r2, r3
 8007806:	0a1a      	lsrs	r2, r3, #8
 8007808:	4613      	mov	r3, r2
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4413      	add	r3, r2
 800780e:	00da      	lsls	r2, r3, #3
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d106      	bne.n	8007828 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800781e:	f043 0220 	orr.w	r2, r3, #32
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007826:	e00a      	b.n	800783e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	3b01      	subs	r3, #1
 800782c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007838:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800783c:	d0ea      	beq.n	8007814 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007842:	2b00      	cmp	r3, #0
 8007844:	d003      	beq.n	800784e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800784a:	2200      	movs	r2, #0
 800784c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007852:	2b00      	cmp	r3, #0
 8007854:	d003      	beq.n	800785e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785a:	2200      	movs	r2, #0
 800785c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800786c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	2200      	movs	r2, #0
 8007872:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007878:	2b00      	cmp	r3, #0
 800787a:	d003      	beq.n	8007884 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007880:	2200      	movs	r2, #0
 8007882:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007890:	2200      	movs	r2, #0
 8007892:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f022 0201 	bic.w	r2, r2, #1
 80078a2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b60      	cmp	r3, #96	@ 0x60
 80078ae:	d10e      	bne.n	80078ce <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	2220      	movs	r2, #32
 80078b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	2200      	movs	r2, #0
 80078c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80078c6:	6978      	ldr	r0, [r7, #20]
 80078c8:	f7fe fd16 	bl	80062f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078cc:	e027      	b.n	800791e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80078ce:	7cfb      	ldrb	r3, [r7, #19]
 80078d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80078d4:	2b28      	cmp	r3, #40	@ 0x28
 80078d6:	d117      	bne.n	8007908 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f042 0201 	orr.w	r2, r2, #1
 80078e6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80078f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	2200      	movs	r2, #0
 80078fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2228      	movs	r2, #40	@ 0x28
 8007902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007906:	e007      	b.n	8007918 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2220      	movs	r2, #32
 800790c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007918:	6978      	ldr	r0, [r7, #20]
 800791a:	f7fe fce3 	bl	80062e4 <HAL_I2C_ErrorCallback>
}
 800791e:	bf00      	nop
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	20000018 	.word	0x20000018
 800792c:	14f8b589 	.word	0x14f8b589

08007930 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	4613      	mov	r3, r2
 800793e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007940:	e048      	b.n	80079d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007948:	d044      	beq.n	80079d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800794a:	f7fc fb1f 	bl	8003f8c <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	683a      	ldr	r2, [r7, #0]
 8007956:	429a      	cmp	r2, r3
 8007958:	d302      	bcc.n	8007960 <I2C_WaitOnFlagUntilTimeout+0x30>
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d139      	bne.n	80079d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	0c1b      	lsrs	r3, r3, #16
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2b01      	cmp	r3, #1
 8007968:	d10d      	bne.n	8007986 <I2C_WaitOnFlagUntilTimeout+0x56>
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	43da      	mvns	r2, r3
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	4013      	ands	r3, r2
 8007976:	b29b      	uxth	r3, r3
 8007978:	2b00      	cmp	r3, #0
 800797a:	bf0c      	ite	eq
 800797c:	2301      	moveq	r3, #1
 800797e:	2300      	movne	r3, #0
 8007980:	b2db      	uxtb	r3, r3
 8007982:	461a      	mov	r2, r3
 8007984:	e00c      	b.n	80079a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	43da      	mvns	r2, r3
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	4013      	ands	r3, r2
 8007992:	b29b      	uxth	r3, r3
 8007994:	2b00      	cmp	r3, #0
 8007996:	bf0c      	ite	eq
 8007998:	2301      	moveq	r3, #1
 800799a:	2300      	movne	r3, #0
 800799c:	b2db      	uxtb	r3, r3
 800799e:	461a      	mov	r2, r3
 80079a0:	79fb      	ldrb	r3, [r7, #7]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d116      	bne.n	80079d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2220      	movs	r2, #32
 80079b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c0:	f043 0220 	orr.w	r2, r3, #32
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e023      	b.n	8007a1c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	0c1b      	lsrs	r3, r3, #16
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d10d      	bne.n	80079fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	695b      	ldr	r3, [r3, #20]
 80079e4:	43da      	mvns	r2, r3
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	4013      	ands	r3, r2
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	bf0c      	ite	eq
 80079f0:	2301      	moveq	r3, #1
 80079f2:	2300      	movne	r3, #0
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	461a      	mov	r2, r3
 80079f8:	e00c      	b.n	8007a14 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	43da      	mvns	r2, r3
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	4013      	ands	r3, r2
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bf0c      	ite	eq
 8007a0c:	2301      	moveq	r3, #1
 8007a0e:	2300      	movne	r3, #0
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	461a      	mov	r2, r3
 8007a14:	79fb      	ldrb	r3, [r7, #7]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d093      	beq.n	8007942 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
 8007a30:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a32:	e071      	b.n	8007b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a42:	d123      	bne.n	8007a8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a52:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007a5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2200      	movs	r2, #0
 8007a62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2220      	movs	r2, #32
 8007a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a78:	f043 0204 	orr.w	r2, r3, #4
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e067      	b.n	8007b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a92:	d041      	beq.n	8007b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a94:	f7fc fa7a 	bl	8003f8c <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d302      	bcc.n	8007aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d136      	bne.n	8007b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	0c1b      	lsrs	r3, r3, #16
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d10c      	bne.n	8007ace <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	43da      	mvns	r2, r3
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	4013      	ands	r3, r2
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	bf14      	ite	ne
 8007ac6:	2301      	movne	r3, #1
 8007ac8:	2300      	moveq	r3, #0
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	e00b      	b.n	8007ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	43da      	mvns	r2, r3
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	4013      	ands	r3, r2
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	bf14      	ite	ne
 8007ae0:	2301      	movne	r3, #1
 8007ae2:	2300      	moveq	r3, #0
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d016      	beq.n	8007b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2220      	movs	r2, #32
 8007af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b04:	f043 0220 	orr.w	r2, r3, #32
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b14:	2301      	movs	r3, #1
 8007b16:	e021      	b.n	8007b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	0c1b      	lsrs	r3, r3, #16
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d10c      	bne.n	8007b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	695b      	ldr	r3, [r3, #20]
 8007b28:	43da      	mvns	r2, r3
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	bf14      	ite	ne
 8007b34:	2301      	movne	r3, #1
 8007b36:	2300      	moveq	r3, #0
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	e00b      	b.n	8007b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	43da      	mvns	r2, r3
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	4013      	ands	r3, r2
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	bf14      	ite	ne
 8007b4e:	2301      	movne	r3, #1
 8007b50:	2300      	moveq	r3, #0
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	f47f af6d 	bne.w	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b70:	e034      	b.n	8007bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 f8cd 	bl	8007d12 <I2C_IsAcknowledgeFailed>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d001      	beq.n	8007b82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e034      	b.n	8007bec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b88:	d028      	beq.n	8007bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b8a:	f7fc f9ff 	bl	8003f8c <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	68ba      	ldr	r2, [r7, #8]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d302      	bcc.n	8007ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d11d      	bne.n	8007bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007baa:	2b80      	cmp	r3, #128	@ 0x80
 8007bac:	d016      	beq.n	8007bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2220      	movs	r2, #32
 8007bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc8:	f043 0220 	orr.w	r2, r3, #32
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e007      	b.n	8007bec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007be6:	2b80      	cmp	r3, #128	@ 0x80
 8007be8:	d1c3      	bne.n	8007b72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007c00:	4b13      	ldr	r3, [pc, #76]	@ (8007c50 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	08db      	lsrs	r3, r3, #3
 8007c06:	4a13      	ldr	r2, [pc, #76]	@ (8007c54 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007c08:	fba2 2303 	umull	r2, r3, r2, r3
 8007c0c:	0a1a      	lsrs	r2, r3, #8
 8007c0e:	4613      	mov	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3b01      	subs	r3, #1
 8007c1a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d107      	bne.n	8007c32 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c26:	f043 0220 	orr.w	r2, r3, #32
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e008      	b.n	8007c44 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c40:	d0e9      	beq.n	8007c16 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3714      	adds	r7, #20
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr
 8007c50:	20000018 	.word	0x20000018
 8007c54:	14f8b589 	.word	0x14f8b589

08007c58 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c64:	e049      	b.n	8007cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	f003 0310 	and.w	r3, r3, #16
 8007c70:	2b10      	cmp	r3, #16
 8007c72:	d119      	bne.n	8007ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f06f 0210 	mvn.w	r2, #16
 8007c7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2200      	movs	r2, #0
 8007c82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2220      	movs	r2, #32
 8007c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e030      	b.n	8007d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ca8:	f7fc f970 	bl	8003f8c <HAL_GetTick>
 8007cac:	4602      	mov	r2, r0
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	1ad3      	subs	r3, r2, r3
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d302      	bcc.n	8007cbe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d11d      	bne.n	8007cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	695b      	ldr	r3, [r3, #20]
 8007cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc8:	2b40      	cmp	r3, #64	@ 0x40
 8007cca:	d016      	beq.n	8007cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2220      	movs	r2, #32
 8007cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce6:	f043 0220 	orr.w	r2, r3, #32
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e007      	b.n	8007d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	695b      	ldr	r3, [r3, #20]
 8007d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d04:	2b40      	cmp	r3, #64	@ 0x40
 8007d06:	d1ae      	bne.n	8007c66 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007d12:	b480      	push	{r7}
 8007d14:	b083      	sub	sp, #12
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d28:	d11b      	bne.n	8007d62 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007d32:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4e:	f043 0204 	orr.w	r2, r3, #4
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e000      	b.n	8007d64 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d7c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007d80:	d103      	bne.n	8007d8a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2201      	movs	r2, #1
 8007d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007d88:	e007      	b.n	8007d9a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007d92:	d102      	bne.n	8007d9a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2208      	movs	r2, #8
 8007d98:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007d9a:	bf00      	nop
 8007d9c:	370c      	adds	r7, #12
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b086      	sub	sp, #24
 8007daa:	af02      	add	r7, sp, #8
 8007dac:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d101      	bne.n	8007db8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e108      	b.n	8007fca <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d106      	bne.n	8007dd8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f7fb fc00 	bl	80035d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2203      	movs	r2, #3
 8007ddc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007de6:	d102      	bne.n	8007dee <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f004 fa6e 	bl	800c2d4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6818      	ldr	r0, [r3, #0]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	7c1a      	ldrb	r2, [r3, #16]
 8007e00:	f88d 2000 	strb.w	r2, [sp]
 8007e04:	3304      	adds	r3, #4
 8007e06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e08:	f004 fa00 	bl	800c20c <USB_CoreInit>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d005      	beq.n	8007e1e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2202      	movs	r2, #2
 8007e16:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	e0d5      	b.n	8007fca <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2100      	movs	r1, #0
 8007e24:	4618      	mov	r0, r3
 8007e26:	f004 fa66 	bl	800c2f6 <USB_SetCurrentMode>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d005      	beq.n	8007e3c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e0c6      	b.n	8007fca <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	73fb      	strb	r3, [r7, #15]
 8007e40:	e04a      	b.n	8007ed8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007e42:	7bfa      	ldrb	r2, [r7, #15]
 8007e44:	6879      	ldr	r1, [r7, #4]
 8007e46:	4613      	mov	r3, r2
 8007e48:	00db      	lsls	r3, r3, #3
 8007e4a:	4413      	add	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	440b      	add	r3, r1
 8007e50:	3315      	adds	r3, #21
 8007e52:	2201      	movs	r2, #1
 8007e54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007e56:	7bfa      	ldrb	r2, [r7, #15]
 8007e58:	6879      	ldr	r1, [r7, #4]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	00db      	lsls	r3, r3, #3
 8007e5e:	4413      	add	r3, r2
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	440b      	add	r3, r1
 8007e64:	3314      	adds	r3, #20
 8007e66:	7bfa      	ldrb	r2, [r7, #15]
 8007e68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007e6a:	7bfa      	ldrb	r2, [r7, #15]
 8007e6c:	7bfb      	ldrb	r3, [r7, #15]
 8007e6e:	b298      	uxth	r0, r3
 8007e70:	6879      	ldr	r1, [r7, #4]
 8007e72:	4613      	mov	r3, r2
 8007e74:	00db      	lsls	r3, r3, #3
 8007e76:	4413      	add	r3, r2
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	440b      	add	r3, r1
 8007e7c:	332e      	adds	r3, #46	@ 0x2e
 8007e7e:	4602      	mov	r2, r0
 8007e80:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007e82:	7bfa      	ldrb	r2, [r7, #15]
 8007e84:	6879      	ldr	r1, [r7, #4]
 8007e86:	4613      	mov	r3, r2
 8007e88:	00db      	lsls	r3, r3, #3
 8007e8a:	4413      	add	r3, r2
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	440b      	add	r3, r1
 8007e90:	3318      	adds	r3, #24
 8007e92:	2200      	movs	r2, #0
 8007e94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007e96:	7bfa      	ldrb	r2, [r7, #15]
 8007e98:	6879      	ldr	r1, [r7, #4]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	00db      	lsls	r3, r3, #3
 8007e9e:	4413      	add	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	440b      	add	r3, r1
 8007ea4:	331c      	adds	r3, #28
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007eaa:	7bfa      	ldrb	r2, [r7, #15]
 8007eac:	6879      	ldr	r1, [r7, #4]
 8007eae:	4613      	mov	r3, r2
 8007eb0:	00db      	lsls	r3, r3, #3
 8007eb2:	4413      	add	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	440b      	add	r3, r1
 8007eb8:	3320      	adds	r3, #32
 8007eba:	2200      	movs	r2, #0
 8007ebc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007ebe:	7bfa      	ldrb	r2, [r7, #15]
 8007ec0:	6879      	ldr	r1, [r7, #4]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	00db      	lsls	r3, r3, #3
 8007ec6:	4413      	add	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	440b      	add	r3, r1
 8007ecc:	3324      	adds	r3, #36	@ 0x24
 8007ece:	2200      	movs	r2, #0
 8007ed0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ed2:	7bfb      	ldrb	r3, [r7, #15]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	73fb      	strb	r3, [r7, #15]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	791b      	ldrb	r3, [r3, #4]
 8007edc:	7bfa      	ldrb	r2, [r7, #15]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d3af      	bcc.n	8007e42 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	73fb      	strb	r3, [r7, #15]
 8007ee6:	e044      	b.n	8007f72 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007ee8:	7bfa      	ldrb	r2, [r7, #15]
 8007eea:	6879      	ldr	r1, [r7, #4]
 8007eec:	4613      	mov	r3, r2
 8007eee:	00db      	lsls	r3, r3, #3
 8007ef0:	4413      	add	r3, r2
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	440b      	add	r3, r1
 8007ef6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007efa:	2200      	movs	r2, #0
 8007efc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007efe:	7bfa      	ldrb	r2, [r7, #15]
 8007f00:	6879      	ldr	r1, [r7, #4]
 8007f02:	4613      	mov	r3, r2
 8007f04:	00db      	lsls	r3, r3, #3
 8007f06:	4413      	add	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	440b      	add	r3, r1
 8007f0c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007f10:	7bfa      	ldrb	r2, [r7, #15]
 8007f12:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007f14:	7bfa      	ldrb	r2, [r7, #15]
 8007f16:	6879      	ldr	r1, [r7, #4]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	00db      	lsls	r3, r3, #3
 8007f1c:	4413      	add	r3, r2
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	440b      	add	r3, r1
 8007f22:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007f26:	2200      	movs	r2, #0
 8007f28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007f2a:	7bfa      	ldrb	r2, [r7, #15]
 8007f2c:	6879      	ldr	r1, [r7, #4]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	00db      	lsls	r3, r3, #3
 8007f32:	4413      	add	r3, r2
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	440b      	add	r3, r1
 8007f38:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007f40:	7bfa      	ldrb	r2, [r7, #15]
 8007f42:	6879      	ldr	r1, [r7, #4]
 8007f44:	4613      	mov	r3, r2
 8007f46:	00db      	lsls	r3, r3, #3
 8007f48:	4413      	add	r3, r2
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	440b      	add	r3, r1
 8007f4e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007f52:	2200      	movs	r2, #0
 8007f54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007f56:	7bfa      	ldrb	r2, [r7, #15]
 8007f58:	6879      	ldr	r1, [r7, #4]
 8007f5a:	4613      	mov	r3, r2
 8007f5c:	00db      	lsls	r3, r3, #3
 8007f5e:	4413      	add	r3, r2
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	440b      	add	r3, r1
 8007f64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007f68:	2200      	movs	r2, #0
 8007f6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f6c:	7bfb      	ldrb	r3, [r7, #15]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	73fb      	strb	r3, [r7, #15]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	791b      	ldrb	r3, [r3, #4]
 8007f76:	7bfa      	ldrb	r2, [r7, #15]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d3b5      	bcc.n	8007ee8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6818      	ldr	r0, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	7c1a      	ldrb	r2, [r3, #16]
 8007f84:	f88d 2000 	strb.w	r2, [sp]
 8007f88:	3304      	adds	r3, #4
 8007f8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f8c:	f004 fa00 	bl	800c390 <USB_DevInit>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d005      	beq.n	8007fa2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2202      	movs	r2, #2
 8007f9a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e013      	b.n	8007fca <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	7b1b      	ldrb	r3, [r3, #12]
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d102      	bne.n	8007fbe <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 f80a 	bl	8007fd2 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f004 fbbb 	bl	800c73e <USB_DevDisconnect>

  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b085      	sub	sp, #20
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008004:	f043 0303 	orr.w	r3, r3, #3
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3714      	adds	r7, #20
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
	...

0800801c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d101      	bne.n	8008030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	e0cc      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008030:	4b68      	ldr	r3, [pc, #416]	@ (80081d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f003 030f 	and.w	r3, r3, #15
 8008038:	683a      	ldr	r2, [r7, #0]
 800803a:	429a      	cmp	r2, r3
 800803c:	d90c      	bls.n	8008058 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800803e:	4b65      	ldr	r3, [pc, #404]	@ (80081d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008040:	683a      	ldr	r2, [r7, #0]
 8008042:	b2d2      	uxtb	r2, r2
 8008044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008046:	4b63      	ldr	r3, [pc, #396]	@ (80081d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 030f 	and.w	r3, r3, #15
 800804e:	683a      	ldr	r2, [r7, #0]
 8008050:	429a      	cmp	r2, r3
 8008052:	d001      	beq.n	8008058 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008054:	2301      	movs	r3, #1
 8008056:	e0b8      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b00      	cmp	r3, #0
 8008062:	d020      	beq.n	80080a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 0304 	and.w	r3, r3, #4
 800806c:	2b00      	cmp	r3, #0
 800806e:	d005      	beq.n	800807c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008070:	4b59      	ldr	r3, [pc, #356]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	4a58      	ldr	r2, [pc, #352]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008076:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800807a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 0308 	and.w	r3, r3, #8
 8008084:	2b00      	cmp	r3, #0
 8008086:	d005      	beq.n	8008094 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008088:	4b53      	ldr	r3, [pc, #332]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	4a52      	ldr	r2, [pc, #328]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 800808e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008092:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008094:	4b50      	ldr	r3, [pc, #320]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	494d      	ldr	r1, [pc, #308]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 80080a2:	4313      	orrs	r3, r2
 80080a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d044      	beq.n	800813c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d107      	bne.n	80080ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080ba:	4b47      	ldr	r3, [pc, #284]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d119      	bne.n	80080fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e07f      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d003      	beq.n	80080da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080d6:	2b03      	cmp	r3, #3
 80080d8:	d107      	bne.n	80080ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080da:	4b3f      	ldr	r3, [pc, #252]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d109      	bne.n	80080fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e06f      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080ea:	4b3b      	ldr	r3, [pc, #236]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0302 	and.w	r3, r3, #2
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e067      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080fa:	4b37      	ldr	r3, [pc, #220]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f023 0203 	bic.w	r2, r3, #3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	4934      	ldr	r1, [pc, #208]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008108:	4313      	orrs	r3, r2
 800810a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800810c:	f7fb ff3e 	bl	8003f8c <HAL_GetTick>
 8008110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008112:	e00a      	b.n	800812a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008114:	f7fb ff3a 	bl	8003f8c <HAL_GetTick>
 8008118:	4602      	mov	r2, r0
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	1ad3      	subs	r3, r2, r3
 800811e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008122:	4293      	cmp	r3, r2
 8008124:	d901      	bls.n	800812a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e04f      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800812a:	4b2b      	ldr	r3, [pc, #172]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	f003 020c 	and.w	r2, r3, #12
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	429a      	cmp	r2, r3
 800813a:	d1eb      	bne.n	8008114 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800813c:	4b25      	ldr	r3, [pc, #148]	@ (80081d4 <HAL_RCC_ClockConfig+0x1b8>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 030f 	and.w	r3, r3, #15
 8008144:	683a      	ldr	r2, [r7, #0]
 8008146:	429a      	cmp	r2, r3
 8008148:	d20c      	bcs.n	8008164 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800814a:	4b22      	ldr	r3, [pc, #136]	@ (80081d4 <HAL_RCC_ClockConfig+0x1b8>)
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	b2d2      	uxtb	r2, r2
 8008150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008152:	4b20      	ldr	r3, [pc, #128]	@ (80081d4 <HAL_RCC_ClockConfig+0x1b8>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f003 030f 	and.w	r3, r3, #15
 800815a:	683a      	ldr	r2, [r7, #0]
 800815c:	429a      	cmp	r2, r3
 800815e:	d001      	beq.n	8008164 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	e032      	b.n	80081ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 0304 	and.w	r3, r3, #4
 800816c:	2b00      	cmp	r3, #0
 800816e:	d008      	beq.n	8008182 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008170:	4b19      	ldr	r3, [pc, #100]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	4916      	ldr	r1, [pc, #88]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 800817e:	4313      	orrs	r3, r2
 8008180:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0308 	and.w	r3, r3, #8
 800818a:	2b00      	cmp	r3, #0
 800818c:	d009      	beq.n	80081a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800818e:	4b12      	ldr	r3, [pc, #72]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	00db      	lsls	r3, r3, #3
 800819c:	490e      	ldr	r1, [pc, #56]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80081a2:	f000 fb7f 	bl	80088a4 <HAL_RCC_GetSysClockFreq>
 80081a6:	4602      	mov	r2, r0
 80081a8:	4b0b      	ldr	r3, [pc, #44]	@ (80081d8 <HAL_RCC_ClockConfig+0x1bc>)
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	091b      	lsrs	r3, r3, #4
 80081ae:	f003 030f 	and.w	r3, r3, #15
 80081b2:	490a      	ldr	r1, [pc, #40]	@ (80081dc <HAL_RCC_ClockConfig+0x1c0>)
 80081b4:	5ccb      	ldrb	r3, [r1, r3]
 80081b6:	fa22 f303 	lsr.w	r3, r2, r3
 80081ba:	4a09      	ldr	r2, [pc, #36]	@ (80081e0 <HAL_RCC_ClockConfig+0x1c4>)
 80081bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80081be:	4b09      	ldr	r3, [pc, #36]	@ (80081e4 <HAL_RCC_ClockConfig+0x1c8>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4618      	mov	r0, r3
 80081c4:	f7fb fe9e 	bl	8003f04 <HAL_InitTick>

  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3710      	adds	r7, #16
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	40023c00 	.word	0x40023c00
 80081d8:	40023800 	.word	0x40023800
 80081dc:	08011c44 	.word	0x08011c44
 80081e0:	20000018 	.word	0x20000018
 80081e4:	2000001c 	.word	0x2000001c

080081e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081ec:	4b03      	ldr	r3, [pc, #12]	@ (80081fc <HAL_RCC_GetHCLKFreq+0x14>)
 80081ee:	681b      	ldr	r3, [r3, #0]
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	20000018 	.word	0x20000018

08008200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008204:	f7ff fff0 	bl	80081e8 <HAL_RCC_GetHCLKFreq>
 8008208:	4602      	mov	r2, r0
 800820a:	4b05      	ldr	r3, [pc, #20]	@ (8008220 <HAL_RCC_GetPCLK1Freq+0x20>)
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	0a9b      	lsrs	r3, r3, #10
 8008210:	f003 0307 	and.w	r3, r3, #7
 8008214:	4903      	ldr	r1, [pc, #12]	@ (8008224 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008216:	5ccb      	ldrb	r3, [r1, r3]
 8008218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800821c:	4618      	mov	r0, r3
 800821e:	bd80      	pop	{r7, pc}
 8008220:	40023800 	.word	0x40023800
 8008224:	08011c54 	.word	0x08011c54

08008228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800822c:	f7ff ffdc 	bl	80081e8 <HAL_RCC_GetHCLKFreq>
 8008230:	4602      	mov	r2, r0
 8008232:	4b05      	ldr	r3, [pc, #20]	@ (8008248 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	0b5b      	lsrs	r3, r3, #13
 8008238:	f003 0307 	and.w	r3, r3, #7
 800823c:	4903      	ldr	r1, [pc, #12]	@ (800824c <HAL_RCC_GetPCLK2Freq+0x24>)
 800823e:	5ccb      	ldrb	r3, [r1, r3]
 8008240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008244:	4618      	mov	r0, r3
 8008246:	bd80      	pop	{r7, pc}
 8008248:	40023800 	.word	0x40023800
 800824c:	08011c54 	.word	0x08011c54

08008250 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b08c      	sub	sp, #48	@ 0x30
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008258:	2300      	movs	r3, #0
 800825a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 800825c:	2300      	movs	r3, #0
 800825e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8008260:	2300      	movs	r3, #0
 8008262:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8008264:	2300      	movs	r3, #0
 8008266:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8008268:	2300      	movs	r3, #0
 800826a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800826c:	2300      	movs	r3, #0
 800826e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8008270:	2300      	movs	r3, #0
 8008272:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8008278:	2300      	movs	r3, #0
 800827a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b00      	cmp	r3, #0
 8008286:	d010      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8008288:	4b6f      	ldr	r3, [pc, #444]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800828a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800828e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008296:	496c      	ldr	r1, [pc, #432]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008298:	4313      	orrs	r3, r2
 800829a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d101      	bne.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80082a6:	2301      	movs	r3, #1
 80082a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d010      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80082b6:	4b64      	ldr	r3, [pc, #400]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80082b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082bc:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082c4:	4960      	ldr	r1, [pc, #384]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80082c6:	4313      	orrs	r3, r2
 80082c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80082d4:	2301      	movs	r3, #1
 80082d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 0304 	and.w	r3, r3, #4
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d017      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80082e4:	4b58      	ldr	r3, [pc, #352]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80082e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f2:	4955      	ldr	r1, [pc, #340]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008302:	d101      	bne.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8008304:	2301      	movs	r3, #1
 8008306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800830c:	2b00      	cmp	r3, #0
 800830e:	d101      	bne.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8008310:	2301      	movs	r3, #1
 8008312:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0308 	and.w	r3, r3, #8
 800831c:	2b00      	cmp	r3, #0
 800831e:	d017      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008320:	4b49      	ldr	r3, [pc, #292]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008326:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800832e:	4946      	ldr	r1, [pc, #280]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008330:	4313      	orrs	r3, r2
 8008332:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800833a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800833e:	d101      	bne.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8008340:	2301      	movs	r3, #1
 8008342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800834c:	2301      	movs	r3, #1
 800834e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0320 	and.w	r3, r3, #32
 8008358:	2b00      	cmp	r3, #0
 800835a:	f000 808a 	beq.w	8008472 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800835e:	2300      	movs	r3, #0
 8008360:	60bb      	str	r3, [r7, #8]
 8008362:	4b39      	ldr	r3, [pc, #228]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008366:	4a38      	ldr	r2, [pc, #224]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800836c:	6413      	str	r3, [r2, #64]	@ 0x40
 800836e:	4b36      	ldr	r3, [pc, #216]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008376:	60bb      	str	r3, [r7, #8]
 8008378:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800837a:	4b34      	ldr	r3, [pc, #208]	@ (800844c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a33      	ldr	r2, [pc, #204]	@ (800844c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008384:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008386:	f7fb fe01 	bl	8003f8c <HAL_GetTick>
 800838a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800838c:	e008      	b.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800838e:	f7fb fdfd 	bl	8003f8c <HAL_GetTick>
 8008392:	4602      	mov	r2, r0
 8008394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008396:	1ad3      	subs	r3, r2, r3
 8008398:	2b02      	cmp	r3, #2
 800839a:	d901      	bls.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800839c:	2303      	movs	r3, #3
 800839e:	e278      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80083a0:	4b2a      	ldr	r3, [pc, #168]	@ (800844c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d0f0      	beq.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80083ac:	4b26      	ldr	r3, [pc, #152]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80083ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083b4:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80083b6:	6a3b      	ldr	r3, [r7, #32]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d02f      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083c4:	6a3a      	ldr	r2, [r7, #32]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d028      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80083ca:	4b1f      	ldr	r3, [pc, #124]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80083cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083d2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80083d4:	4b1e      	ldr	r3, [pc, #120]	@ (8008450 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80083d6:	2201      	movs	r2, #1
 80083d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80083da:	4b1d      	ldr	r3, [pc, #116]	@ (8008450 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80083dc:	2200      	movs	r2, #0
 80083de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80083e0:	4a19      	ldr	r2, [pc, #100]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80083e2:	6a3b      	ldr	r3, [r7, #32]
 80083e4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80083e6:	4b18      	ldr	r3, [pc, #96]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80083e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d114      	bne.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80083f2:	f7fb fdcb 	bl	8003f8c <HAL_GetTick>
 80083f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083f8:	e00a      	b.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083fa:	f7fb fdc7 	bl	8003f8c <HAL_GetTick>
 80083fe:	4602      	mov	r2, r0
 8008400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008402:	1ad3      	subs	r3, r2, r3
 8008404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008408:	4293      	cmp	r3, r2
 800840a:	d901      	bls.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e240      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008410:	4b0d      	ldr	r3, [pc, #52]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008414:	f003 0302 	and.w	r3, r3, #2
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0ee      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008420:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008428:	d114      	bne.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800842a:	4b07      	ldr	r3, [pc, #28]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008436:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800843a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800843e:	4902      	ldr	r1, [pc, #8]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008440:	4313      	orrs	r3, r2
 8008442:	608b      	str	r3, [r1, #8]
 8008444:	e00c      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8008446:	bf00      	nop
 8008448:	40023800 	.word	0x40023800
 800844c:	40007000 	.word	0x40007000
 8008450:	42470e40 	.word	0x42470e40
 8008454:	4b4a      	ldr	r3, [pc, #296]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	4a49      	ldr	r2, [pc, #292]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800845a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800845e:	6093      	str	r3, [r2, #8]
 8008460:	4b47      	ldr	r3, [pc, #284]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008462:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800846c:	4944      	ldr	r1, [pc, #272]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800846e:	4313      	orrs	r3, r2
 8008470:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f003 0310 	and.w	r3, r3, #16
 800847a:	2b00      	cmp	r3, #0
 800847c:	d004      	beq.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8008484:	4b3f      	ldr	r3, [pc, #252]	@ (8008584 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8008486:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008490:	2b00      	cmp	r3, #0
 8008492:	d00a      	beq.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8008494:	4b3a      	ldr	r3, [pc, #232]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800849a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084a2:	4937      	ldr	r1, [pc, #220]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80084a4:	4313      	orrs	r3, r2
 80084a6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d00a      	beq.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80084b6:	4b32      	ldr	r3, [pc, #200]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80084b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084bc:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084c4:	492e      	ldr	r1, [pc, #184]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80084c6:	4313      	orrs	r3, r2
 80084c8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d011      	beq.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80084d8:	4b29      	ldr	r3, [pc, #164]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80084da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084de:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084e6:	4926      	ldr	r1, [pc, #152]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80084e8:	4313      	orrs	r3, r2
 80084ea:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084f6:	d101      	bne.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80084f8:	2301      	movs	r3, #1
 80084fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00a      	beq.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008508:	4b1d      	ldr	r3, [pc, #116]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800850a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800850e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008516:	491a      	ldr	r1, [pc, #104]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008518:	4313      	orrs	r3, r2
 800851a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008526:	2b00      	cmp	r3, #0
 8008528:	d011      	beq.n	800854e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800852a:	4b15      	ldr	r3, [pc, #84]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800852c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008530:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008538:	4911      	ldr	r1, [pc, #68]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800853a:	4313      	orrs	r3, r2
 800853c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008544:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008548:	d101      	bne.n	800854e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800854a:	2301      	movs	r3, #1
 800854c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800854e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008550:	2b01      	cmp	r3, #1
 8008552:	d005      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800855c:	f040 80ff 	bne.w	800875e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008560:	4b09      	ldr	r3, [pc, #36]	@ (8008588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008562:	2200      	movs	r2, #0
 8008564:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008566:	f7fb fd11 	bl	8003f8c <HAL_GetTick>
 800856a:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800856c:	e00e      	b.n	800858c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800856e:	f7fb fd0d 	bl	8003f8c <HAL_GetTick>
 8008572:	4602      	mov	r2, r0
 8008574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008576:	1ad3      	subs	r3, r2, r3
 8008578:	2b02      	cmp	r3, #2
 800857a:	d907      	bls.n	800858c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e188      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8008580:	40023800 	.word	0x40023800
 8008584:	424711e0 	.word	0x424711e0
 8008588:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800858c:	4b7e      	ldr	r3, [pc, #504]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1ea      	bne.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f003 0301 	and.w	r3, r3, #1
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d003      	beq.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d009      	beq.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d028      	beq.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d124      	bne.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80085c0:	4b71      	ldr	r3, [pc, #452]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80085c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085c6:	0c1b      	lsrs	r3, r3, #16
 80085c8:	f003 0303 	and.w	r3, r3, #3
 80085cc:	3301      	adds	r3, #1
 80085ce:	005b      	lsls	r3, r3, #1
 80085d0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80085d2:	4b6d      	ldr	r3, [pc, #436]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80085d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085d8:	0e1b      	lsrs	r3, r3, #24
 80085da:	f003 030f 	and.w	r3, r3, #15
 80085de:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	019b      	lsls	r3, r3, #6
 80085ea:	431a      	orrs	r2, r3
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	085b      	lsrs	r3, r3, #1
 80085f0:	3b01      	subs	r3, #1
 80085f2:	041b      	lsls	r3, r3, #16
 80085f4:	431a      	orrs	r2, r3
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	061b      	lsls	r3, r3, #24
 80085fa:	431a      	orrs	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	695b      	ldr	r3, [r3, #20]
 8008600:	071b      	lsls	r3, r3, #28
 8008602:	4961      	ldr	r1, [pc, #388]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008604:	4313      	orrs	r3, r2
 8008606:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0304 	and.w	r3, r3, #4
 8008612:	2b00      	cmp	r3, #0
 8008614:	d004      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800861a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800861e:	d00a      	beq.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008628:	2b00      	cmp	r3, #0
 800862a:	d035      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008630:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008634:	d130      	bne.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008636:	4b54      	ldr	r3, [pc, #336]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800863c:	0c1b      	lsrs	r3, r3, #16
 800863e:	f003 0303 	and.w	r3, r3, #3
 8008642:	3301      	adds	r3, #1
 8008644:	005b      	lsls	r3, r3, #1
 8008646:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008648:	4b4f      	ldr	r3, [pc, #316]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800864a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800864e:	0f1b      	lsrs	r3, r3, #28
 8008650:	f003 0307 	and.w	r3, r3, #7
 8008654:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	019b      	lsls	r3, r3, #6
 8008660:	431a      	orrs	r2, r3
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	085b      	lsrs	r3, r3, #1
 8008666:	3b01      	subs	r3, #1
 8008668:	041b      	lsls	r3, r3, #16
 800866a:	431a      	orrs	r2, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	061b      	lsls	r3, r3, #24
 8008672:	431a      	orrs	r2, r3
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	071b      	lsls	r3, r3, #28
 8008678:	4943      	ldr	r1, [pc, #268]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800867a:	4313      	orrs	r3, r2
 800867c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008680:	4b41      	ldr	r3, [pc, #260]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008686:	f023 021f 	bic.w	r2, r3, #31
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800868e:	3b01      	subs	r3, #1
 8008690:	493d      	ldr	r1, [pc, #244]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008692:	4313      	orrs	r3, r2
 8008694:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d029      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ac:	d124      	bne.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80086ae:	4b36      	ldr	r3, [pc, #216]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80086b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086b4:	0c1b      	lsrs	r3, r3, #16
 80086b6:	f003 0303 	and.w	r3, r3, #3
 80086ba:	3301      	adds	r3, #1
 80086bc:	005b      	lsls	r3, r3, #1
 80086be:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80086c0:	4b31      	ldr	r3, [pc, #196]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80086c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086c6:	0f1b      	lsrs	r3, r3, #28
 80086c8:	f003 0307 	and.w	r3, r3, #7
 80086cc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	685a      	ldr	r2, [r3, #4]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	019b      	lsls	r3, r3, #6
 80086d8:	431a      	orrs	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	085b      	lsrs	r3, r3, #1
 80086e0:	3b01      	subs	r3, #1
 80086e2:	041b      	lsls	r3, r3, #16
 80086e4:	431a      	orrs	r2, r3
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	061b      	lsls	r3, r3, #24
 80086ea:	431a      	orrs	r2, r3
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	071b      	lsls	r3, r3, #28
 80086f0:	4925      	ldr	r1, [pc, #148]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80086f2:	4313      	orrs	r3, r2
 80086f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008700:	2b00      	cmp	r3, #0
 8008702:	d016      	beq.n	8008732 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	685a      	ldr	r2, [r3, #4]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	019b      	lsls	r3, r3, #6
 800870e:	431a      	orrs	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	085b      	lsrs	r3, r3, #1
 8008716:	3b01      	subs	r3, #1
 8008718:	041b      	lsls	r3, r3, #16
 800871a:	431a      	orrs	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	061b      	lsls	r3, r3, #24
 8008722:	431a      	orrs	r2, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	695b      	ldr	r3, [r3, #20]
 8008728:	071b      	lsls	r3, r3, #28
 800872a:	4917      	ldr	r1, [pc, #92]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800872c:	4313      	orrs	r3, r2
 800872e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008732:	4b16      	ldr	r3, [pc, #88]	@ (800878c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008734:	2201      	movs	r2, #1
 8008736:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008738:	f7fb fc28 	bl	8003f8c <HAL_GetTick>
 800873c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800873e:	e008      	b.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008740:	f7fb fc24 	bl	8003f8c <HAL_GetTick>
 8008744:	4602      	mov	r2, r0
 8008746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008748:	1ad3      	subs	r3, r2, r3
 800874a:	2b02      	cmp	r3, #2
 800874c:	d901      	bls.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800874e:	2303      	movs	r3, #3
 8008750:	e09f      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008752:	4b0d      	ldr	r3, [pc, #52]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800875a:	2b00      	cmp	r3, #0
 800875c:	d0f0      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 800875e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008760:	2b01      	cmp	r3, #1
 8008762:	f040 8095 	bne.w	8008890 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008766:	4b0a      	ldr	r3, [pc, #40]	@ (8008790 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800876c:	f7fb fc0e 	bl	8003f8c <HAL_GetTick>
 8008770:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008772:	e00f      	b.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008774:	f7fb fc0a 	bl	8003f8c <HAL_GetTick>
 8008778:	4602      	mov	r2, r0
 800877a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877c:	1ad3      	subs	r3, r2, r3
 800877e:	2b02      	cmp	r3, #2
 8008780:	d908      	bls.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008782:	2303      	movs	r3, #3
 8008784:	e085      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8008786:	bf00      	nop
 8008788:	40023800 	.word	0x40023800
 800878c:	42470068 	.word	0x42470068
 8008790:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008794:	4b41      	ldr	r3, [pc, #260]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800879c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087a0:	d0e8      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0304 	and.w	r3, r3, #4
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d003      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d009      	beq.n	80087ca <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d02b      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d127      	bne.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80087ca:	4b34      	ldr	r3, [pc, #208]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80087cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087d0:	0c1b      	lsrs	r3, r3, #16
 80087d2:	f003 0303 	and.w	r3, r3, #3
 80087d6:	3301      	adds	r3, #1
 80087d8:	005b      	lsls	r3, r3, #1
 80087da:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	699a      	ldr	r2, [r3, #24]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	69db      	ldr	r3, [r3, #28]
 80087e4:	019b      	lsls	r3, r3, #6
 80087e6:	431a      	orrs	r2, r3
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	085b      	lsrs	r3, r3, #1
 80087ec:	3b01      	subs	r3, #1
 80087ee:	041b      	lsls	r3, r3, #16
 80087f0:	431a      	orrs	r2, r3
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f6:	061b      	lsls	r3, r3, #24
 80087f8:	4928      	ldr	r1, [pc, #160]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80087fa:	4313      	orrs	r3, r2
 80087fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008800:	4b26      	ldr	r3, [pc, #152]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008802:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008806:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880e:	3b01      	subs	r3, #1
 8008810:	021b      	lsls	r3, r3, #8
 8008812:	4922      	ldr	r1, [pc, #136]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008814:	4313      	orrs	r3, r2
 8008816:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008822:	2b00      	cmp	r3, #0
 8008824:	d01d      	beq.n	8008862 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800882a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800882e:	d118      	bne.n	8008862 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008830:	4b1a      	ldr	r3, [pc, #104]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008836:	0e1b      	lsrs	r3, r3, #24
 8008838:	f003 030f 	and.w	r3, r3, #15
 800883c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	699a      	ldr	r2, [r3, #24]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	69db      	ldr	r3, [r3, #28]
 8008846:	019b      	lsls	r3, r3, #6
 8008848:	431a      	orrs	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	085b      	lsrs	r3, r3, #1
 8008850:	3b01      	subs	r3, #1
 8008852:	041b      	lsls	r3, r3, #16
 8008854:	431a      	orrs	r2, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	061b      	lsls	r3, r3, #24
 800885a:	4910      	ldr	r1, [pc, #64]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800885c:	4313      	orrs	r3, r2
 800885e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008862:	4b0f      	ldr	r3, [pc, #60]	@ (80088a0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8008864:	2201      	movs	r2, #1
 8008866:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008868:	f7fb fb90 	bl	8003f8c <HAL_GetTick>
 800886c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800886e:	e008      	b.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008870:	f7fb fb8c 	bl	8003f8c <HAL_GetTick>
 8008874:	4602      	mov	r2, r0
 8008876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008878:	1ad3      	subs	r3, r2, r3
 800887a:	2b02      	cmp	r3, #2
 800887c:	d901      	bls.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e007      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008882:	4b06      	ldr	r3, [pc, #24]	@ (800889c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800888a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800888e:	d1ef      	bne.n	8008870 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3730      	adds	r7, #48	@ 0x30
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	40023800 	.word	0x40023800
 80088a0:	42470070 	.word	0x42470070

080088a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088a8:	b0ae      	sub	sp, #184	@ 0xb8
 80088aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80088ac:	2300      	movs	r3, #0
 80088ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80088b2:	2300      	movs	r3, #0
 80088b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80088b8:	2300      	movs	r3, #0
 80088ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80088be:	2300      	movs	r3, #0
 80088c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80088c4:	2300      	movs	r3, #0
 80088c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80088ca:	4bcb      	ldr	r3, [pc, #812]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 80088cc:	689b      	ldr	r3, [r3, #8]
 80088ce:	f003 030c 	and.w	r3, r3, #12
 80088d2:	2b0c      	cmp	r3, #12
 80088d4:	f200 8206 	bhi.w	8008ce4 <HAL_RCC_GetSysClockFreq+0x440>
 80088d8:	a201      	add	r2, pc, #4	@ (adr r2, 80088e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80088da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088de:	bf00      	nop
 80088e0:	08008915 	.word	0x08008915
 80088e4:	08008ce5 	.word	0x08008ce5
 80088e8:	08008ce5 	.word	0x08008ce5
 80088ec:	08008ce5 	.word	0x08008ce5
 80088f0:	0800891d 	.word	0x0800891d
 80088f4:	08008ce5 	.word	0x08008ce5
 80088f8:	08008ce5 	.word	0x08008ce5
 80088fc:	08008ce5 	.word	0x08008ce5
 8008900:	08008925 	.word	0x08008925
 8008904:	08008ce5 	.word	0x08008ce5
 8008908:	08008ce5 	.word	0x08008ce5
 800890c:	08008ce5 	.word	0x08008ce5
 8008910:	08008b15 	.word	0x08008b15
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008914:	4bb9      	ldr	r3, [pc, #740]	@ (8008bfc <HAL_RCC_GetSysClockFreq+0x358>)
 8008916:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800891a:	e1e7      	b.n	8008cec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800891c:	4bb8      	ldr	r3, [pc, #736]	@ (8008c00 <HAL_RCC_GetSysClockFreq+0x35c>)
 800891e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008922:	e1e3      	b.n	8008cec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008924:	4bb4      	ldr	r3, [pc, #720]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800892c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008930:	4bb1      	ldr	r3, [pc, #708]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d071      	beq.n	8008a20 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800893c:	4bae      	ldr	r3, [pc, #696]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	099b      	lsrs	r3, r3, #6
 8008942:	2200      	movs	r2, #0
 8008944:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008948:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800894c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008954:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008958:	2300      	movs	r3, #0
 800895a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800895e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008962:	4622      	mov	r2, r4
 8008964:	462b      	mov	r3, r5
 8008966:	f04f 0000 	mov.w	r0, #0
 800896a:	f04f 0100 	mov.w	r1, #0
 800896e:	0159      	lsls	r1, r3, #5
 8008970:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008974:	0150      	lsls	r0, r2, #5
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	4621      	mov	r1, r4
 800897c:	1a51      	subs	r1, r2, r1
 800897e:	6439      	str	r1, [r7, #64]	@ 0x40
 8008980:	4629      	mov	r1, r5
 8008982:	eb63 0301 	sbc.w	r3, r3, r1
 8008986:	647b      	str	r3, [r7, #68]	@ 0x44
 8008988:	f04f 0200 	mov.w	r2, #0
 800898c:	f04f 0300 	mov.w	r3, #0
 8008990:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8008994:	4649      	mov	r1, r9
 8008996:	018b      	lsls	r3, r1, #6
 8008998:	4641      	mov	r1, r8
 800899a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800899e:	4641      	mov	r1, r8
 80089a0:	018a      	lsls	r2, r1, #6
 80089a2:	4641      	mov	r1, r8
 80089a4:	1a51      	subs	r1, r2, r1
 80089a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80089a8:	4649      	mov	r1, r9
 80089aa:	eb63 0301 	sbc.w	r3, r3, r1
 80089ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089b0:	f04f 0200 	mov.w	r2, #0
 80089b4:	f04f 0300 	mov.w	r3, #0
 80089b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80089bc:	4649      	mov	r1, r9
 80089be:	00cb      	lsls	r3, r1, #3
 80089c0:	4641      	mov	r1, r8
 80089c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089c6:	4641      	mov	r1, r8
 80089c8:	00ca      	lsls	r2, r1, #3
 80089ca:	4610      	mov	r0, r2
 80089cc:	4619      	mov	r1, r3
 80089ce:	4603      	mov	r3, r0
 80089d0:	4622      	mov	r2, r4
 80089d2:	189b      	adds	r3, r3, r2
 80089d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80089d6:	462b      	mov	r3, r5
 80089d8:	460a      	mov	r2, r1
 80089da:	eb42 0303 	adc.w	r3, r2, r3
 80089de:	637b      	str	r3, [r7, #52]	@ 0x34
 80089e0:	f04f 0200 	mov.w	r2, #0
 80089e4:	f04f 0300 	mov.w	r3, #0
 80089e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80089ec:	4629      	mov	r1, r5
 80089ee:	024b      	lsls	r3, r1, #9
 80089f0:	4621      	mov	r1, r4
 80089f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80089f6:	4621      	mov	r1, r4
 80089f8:	024a      	lsls	r2, r1, #9
 80089fa:	4610      	mov	r0, r2
 80089fc:	4619      	mov	r1, r3
 80089fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a02:	2200      	movs	r2, #0
 8008a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008a08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008a0c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8008a10:	f7f8 f95a 	bl	8000cc8 <__aeabi_uldivmod>
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	4613      	mov	r3, r2
 8008a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a1e:	e067      	b.n	8008af0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a20:	4b75      	ldr	r3, [pc, #468]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	099b      	lsrs	r3, r3, #6
 8008a26:	2200      	movs	r2, #0
 8008a28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a2c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8008a30:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a3e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8008a42:	4622      	mov	r2, r4
 8008a44:	462b      	mov	r3, r5
 8008a46:	f04f 0000 	mov.w	r0, #0
 8008a4a:	f04f 0100 	mov.w	r1, #0
 8008a4e:	0159      	lsls	r1, r3, #5
 8008a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008a54:	0150      	lsls	r0, r2, #5
 8008a56:	4602      	mov	r2, r0
 8008a58:	460b      	mov	r3, r1
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	1a51      	subs	r1, r2, r1
 8008a5e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008a60:	4629      	mov	r1, r5
 8008a62:	eb63 0301 	sbc.w	r3, r3, r1
 8008a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a68:	f04f 0200 	mov.w	r2, #0
 8008a6c:	f04f 0300 	mov.w	r3, #0
 8008a70:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8008a74:	4649      	mov	r1, r9
 8008a76:	018b      	lsls	r3, r1, #6
 8008a78:	4641      	mov	r1, r8
 8008a7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008a7e:	4641      	mov	r1, r8
 8008a80:	018a      	lsls	r2, r1, #6
 8008a82:	4641      	mov	r1, r8
 8008a84:	ebb2 0a01 	subs.w	sl, r2, r1
 8008a88:	4649      	mov	r1, r9
 8008a8a:	eb63 0b01 	sbc.w	fp, r3, r1
 8008a8e:	f04f 0200 	mov.w	r2, #0
 8008a92:	f04f 0300 	mov.w	r3, #0
 8008a96:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008a9a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008a9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008aa2:	4692      	mov	sl, r2
 8008aa4:	469b      	mov	fp, r3
 8008aa6:	4623      	mov	r3, r4
 8008aa8:	eb1a 0303 	adds.w	r3, sl, r3
 8008aac:	623b      	str	r3, [r7, #32]
 8008aae:	462b      	mov	r3, r5
 8008ab0:	eb4b 0303 	adc.w	r3, fp, r3
 8008ab4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ab6:	f04f 0200 	mov.w	r2, #0
 8008aba:	f04f 0300 	mov.w	r3, #0
 8008abe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008ac2:	4629      	mov	r1, r5
 8008ac4:	028b      	lsls	r3, r1, #10
 8008ac6:	4621      	mov	r1, r4
 8008ac8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008acc:	4621      	mov	r1, r4
 8008ace:	028a      	lsls	r2, r1, #10
 8008ad0:	4610      	mov	r0, r2
 8008ad2:	4619      	mov	r1, r3
 8008ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ad8:	2200      	movs	r2, #0
 8008ada:	673b      	str	r3, [r7, #112]	@ 0x70
 8008adc:	677a      	str	r2, [r7, #116]	@ 0x74
 8008ade:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8008ae2:	f7f8 f8f1 	bl	8000cc8 <__aeabi_uldivmod>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4613      	mov	r3, r2
 8008aec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008af0:	4b41      	ldr	r3, [pc, #260]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	0c1b      	lsrs	r3, r3, #16
 8008af6:	f003 0303 	and.w	r3, r3, #3
 8008afa:	3301      	adds	r3, #1
 8008afc:	005b      	lsls	r3, r3, #1
 8008afe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8008b02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008b12:	e0eb      	b.n	8008cec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b14:	4b38      	ldr	r3, [pc, #224]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008b20:	4b35      	ldr	r3, [pc, #212]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d06b      	beq.n	8008c04 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b2c:	4b32      	ldr	r3, [pc, #200]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x354>)
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	099b      	lsrs	r3, r3, #6
 8008b32:	2200      	movs	r2, #0
 8008b34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b40:	2300      	movs	r3, #0
 8008b42:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b44:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8008b48:	4622      	mov	r2, r4
 8008b4a:	462b      	mov	r3, r5
 8008b4c:	f04f 0000 	mov.w	r0, #0
 8008b50:	f04f 0100 	mov.w	r1, #0
 8008b54:	0159      	lsls	r1, r3, #5
 8008b56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b5a:	0150      	lsls	r0, r2, #5
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4621      	mov	r1, r4
 8008b62:	1a51      	subs	r1, r2, r1
 8008b64:	61b9      	str	r1, [r7, #24]
 8008b66:	4629      	mov	r1, r5
 8008b68:	eb63 0301 	sbc.w	r3, r3, r1
 8008b6c:	61fb      	str	r3, [r7, #28]
 8008b6e:	f04f 0200 	mov.w	r2, #0
 8008b72:	f04f 0300 	mov.w	r3, #0
 8008b76:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008b7a:	4659      	mov	r1, fp
 8008b7c:	018b      	lsls	r3, r1, #6
 8008b7e:	4651      	mov	r1, sl
 8008b80:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b84:	4651      	mov	r1, sl
 8008b86:	018a      	lsls	r2, r1, #6
 8008b88:	4651      	mov	r1, sl
 8008b8a:	ebb2 0801 	subs.w	r8, r2, r1
 8008b8e:	4659      	mov	r1, fp
 8008b90:	eb63 0901 	sbc.w	r9, r3, r1
 8008b94:	f04f 0200 	mov.w	r2, #0
 8008b98:	f04f 0300 	mov.w	r3, #0
 8008b9c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ba0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008ba4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ba8:	4690      	mov	r8, r2
 8008baa:	4699      	mov	r9, r3
 8008bac:	4623      	mov	r3, r4
 8008bae:	eb18 0303 	adds.w	r3, r8, r3
 8008bb2:	613b      	str	r3, [r7, #16]
 8008bb4:	462b      	mov	r3, r5
 8008bb6:	eb49 0303 	adc.w	r3, r9, r3
 8008bba:	617b      	str	r3, [r7, #20]
 8008bbc:	f04f 0200 	mov.w	r2, #0
 8008bc0:	f04f 0300 	mov.w	r3, #0
 8008bc4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008bc8:	4629      	mov	r1, r5
 8008bca:	024b      	lsls	r3, r1, #9
 8008bcc:	4621      	mov	r1, r4
 8008bce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008bd2:	4621      	mov	r1, r4
 8008bd4:	024a      	lsls	r2, r1, #9
 8008bd6:	4610      	mov	r0, r2
 8008bd8:	4619      	mov	r1, r3
 8008bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008bde:	2200      	movs	r2, #0
 8008be0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008be2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008be4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008be8:	f7f8 f86e 	bl	8000cc8 <__aeabi_uldivmod>
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bf6:	e065      	b.n	8008cc4 <HAL_RCC_GetSysClockFreq+0x420>
 8008bf8:	40023800 	.word	0x40023800
 8008bfc:	00f42400 	.word	0x00f42400
 8008c00:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c04:	4b3d      	ldr	r3, [pc, #244]	@ (8008cfc <HAL_RCC_GetSysClockFreq+0x458>)
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	099b      	lsrs	r3, r3, #6
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	4611      	mov	r1, r2
 8008c10:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008c14:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c16:	2300      	movs	r3, #0
 8008c18:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008c1e:	4642      	mov	r2, r8
 8008c20:	464b      	mov	r3, r9
 8008c22:	f04f 0000 	mov.w	r0, #0
 8008c26:	f04f 0100 	mov.w	r1, #0
 8008c2a:	0159      	lsls	r1, r3, #5
 8008c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c30:	0150      	lsls	r0, r2, #5
 8008c32:	4602      	mov	r2, r0
 8008c34:	460b      	mov	r3, r1
 8008c36:	4641      	mov	r1, r8
 8008c38:	1a51      	subs	r1, r2, r1
 8008c3a:	60b9      	str	r1, [r7, #8]
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8008c42:	60fb      	str	r3, [r7, #12]
 8008c44:	f04f 0200 	mov.w	r2, #0
 8008c48:	f04f 0300 	mov.w	r3, #0
 8008c4c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008c50:	4659      	mov	r1, fp
 8008c52:	018b      	lsls	r3, r1, #6
 8008c54:	4651      	mov	r1, sl
 8008c56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c5a:	4651      	mov	r1, sl
 8008c5c:	018a      	lsls	r2, r1, #6
 8008c5e:	4651      	mov	r1, sl
 8008c60:	1a54      	subs	r4, r2, r1
 8008c62:	4659      	mov	r1, fp
 8008c64:	eb63 0501 	sbc.w	r5, r3, r1
 8008c68:	f04f 0200 	mov.w	r2, #0
 8008c6c:	f04f 0300 	mov.w	r3, #0
 8008c70:	00eb      	lsls	r3, r5, #3
 8008c72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c76:	00e2      	lsls	r2, r4, #3
 8008c78:	4614      	mov	r4, r2
 8008c7a:	461d      	mov	r5, r3
 8008c7c:	4643      	mov	r3, r8
 8008c7e:	18e3      	adds	r3, r4, r3
 8008c80:	603b      	str	r3, [r7, #0]
 8008c82:	464b      	mov	r3, r9
 8008c84:	eb45 0303 	adc.w	r3, r5, r3
 8008c88:	607b      	str	r3, [r7, #4]
 8008c8a:	f04f 0200 	mov.w	r2, #0
 8008c8e:	f04f 0300 	mov.w	r3, #0
 8008c92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008c96:	4629      	mov	r1, r5
 8008c98:	028b      	lsls	r3, r1, #10
 8008c9a:	4621      	mov	r1, r4
 8008c9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	028a      	lsls	r2, r1, #10
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cac:	2200      	movs	r2, #0
 8008cae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cb0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008cb2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008cb6:	f7f8 f807 	bl	8000cc8 <__aeabi_uldivmod>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8008cfc <HAL_RCC_GetSysClockFreq+0x458>)
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	0f1b      	lsrs	r3, r3, #28
 8008cca:	f003 0307 	and.w	r3, r3, #7
 8008cce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8008cd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008cd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008ce2:	e003      	b.n	8008cec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008ce4:	4b06      	ldr	r3, [pc, #24]	@ (8008d00 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008ce6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008cea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008cec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	37b8      	adds	r7, #184	@ 0xb8
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cfa:	bf00      	nop
 8008cfc:	40023800 	.word	0x40023800
 8008d00:	00f42400 	.word	0x00f42400

08008d04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b086      	sub	sp, #24
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d101      	bne.n	8008d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e28d      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f000 8083 	beq.w	8008e2a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008d24:	4b94      	ldr	r3, [pc, #592]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f003 030c 	and.w	r3, r3, #12
 8008d2c:	2b04      	cmp	r3, #4
 8008d2e:	d019      	beq.n	8008d64 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008d30:	4b91      	ldr	r3, [pc, #580]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f003 030c 	and.w	r3, r3, #12
        || \
 8008d38:	2b08      	cmp	r3, #8
 8008d3a:	d106      	bne.n	8008d4a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008d3c:	4b8e      	ldr	r3, [pc, #568]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d48:	d00c      	beq.n	8008d64 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d4a:	4b8b      	ldr	r3, [pc, #556]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008d52:	2b0c      	cmp	r3, #12
 8008d54:	d112      	bne.n	8008d7c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d56:	4b88      	ldr	r3, [pc, #544]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d62:	d10b      	bne.n	8008d7c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d64:	4b84      	ldr	r3, [pc, #528]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d05b      	beq.n	8008e28 <HAL_RCC_OscConfig+0x124>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d157      	bne.n	8008e28 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e25a      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d84:	d106      	bne.n	8008d94 <HAL_RCC_OscConfig+0x90>
 8008d86:	4b7c      	ldr	r3, [pc, #496]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a7b      	ldr	r2, [pc, #492]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d90:	6013      	str	r3, [r2, #0]
 8008d92:	e01d      	b.n	8008dd0 <HAL_RCC_OscConfig+0xcc>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d9c:	d10c      	bne.n	8008db8 <HAL_RCC_OscConfig+0xb4>
 8008d9e:	4b76      	ldr	r3, [pc, #472]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a75      	ldr	r2, [pc, #468]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008da8:	6013      	str	r3, [r2, #0]
 8008daa:	4b73      	ldr	r3, [pc, #460]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a72      	ldr	r2, [pc, #456]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008db4:	6013      	str	r3, [r2, #0]
 8008db6:	e00b      	b.n	8008dd0 <HAL_RCC_OscConfig+0xcc>
 8008db8:	4b6f      	ldr	r3, [pc, #444]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a6e      	ldr	r2, [pc, #440]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dc2:	6013      	str	r3, [r2, #0]
 8008dc4:	4b6c      	ldr	r3, [pc, #432]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a6b      	ldr	r2, [pc, #428]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d013      	beq.n	8008e00 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dd8:	f7fb f8d8 	bl	8003f8c <HAL_GetTick>
 8008ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dde:	e008      	b.n	8008df2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008de0:	f7fb f8d4 	bl	8003f8c <HAL_GetTick>
 8008de4:	4602      	mov	r2, r0
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	1ad3      	subs	r3, r2, r3
 8008dea:	2b64      	cmp	r3, #100	@ 0x64
 8008dec:	d901      	bls.n	8008df2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008dee:	2303      	movs	r3, #3
 8008df0:	e21f      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008df2:	4b61      	ldr	r3, [pc, #388]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d0f0      	beq.n	8008de0 <HAL_RCC_OscConfig+0xdc>
 8008dfe:	e014      	b.n	8008e2a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e00:	f7fb f8c4 	bl	8003f8c <HAL_GetTick>
 8008e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e06:	e008      	b.n	8008e1a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e08:	f7fb f8c0 	bl	8003f8c <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	2b64      	cmp	r3, #100	@ 0x64
 8008e14:	d901      	bls.n	8008e1a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e20b      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e1a:	4b57      	ldr	r3, [pc, #348]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1f0      	bne.n	8008e08 <HAL_RCC_OscConfig+0x104>
 8008e26:	e000      	b.n	8008e2a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 0302 	and.w	r3, r3, #2
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d06f      	beq.n	8008f16 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008e36:	4b50      	ldr	r3, [pc, #320]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f003 030c 	and.w	r3, r3, #12
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d017      	beq.n	8008e72 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008e42:	4b4d      	ldr	r3, [pc, #308]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f003 030c 	and.w	r3, r3, #12
        || \
 8008e4a:	2b08      	cmp	r3, #8
 8008e4c:	d105      	bne.n	8008e5a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008e4e:	4b4a      	ldr	r3, [pc, #296]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d00b      	beq.n	8008e72 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e5a:	4b47      	ldr	r3, [pc, #284]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008e62:	2b0c      	cmp	r3, #12
 8008e64:	d11c      	bne.n	8008ea0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e66:	4b44      	ldr	r3, [pc, #272]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d116      	bne.n	8008ea0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e72:	4b41      	ldr	r3, [pc, #260]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 0302 	and.w	r3, r3, #2
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d005      	beq.n	8008e8a <HAL_RCC_OscConfig+0x186>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d001      	beq.n	8008e8a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008e86:	2301      	movs	r3, #1
 8008e88:	e1d3      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	00db      	lsls	r3, r3, #3
 8008e98:	4937      	ldr	r1, [pc, #220]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e9e:	e03a      	b.n	8008f16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	68db      	ldr	r3, [r3, #12]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d020      	beq.n	8008eea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008ea8:	4b34      	ldr	r3, [pc, #208]	@ (8008f7c <HAL_RCC_OscConfig+0x278>)
 8008eaa:	2201      	movs	r2, #1
 8008eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eae:	f7fb f86d 	bl	8003f8c <HAL_GetTick>
 8008eb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008eb4:	e008      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008eb6:	f7fb f869 	bl	8003f8c <HAL_GetTick>
 8008eba:	4602      	mov	r2, r0
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	1ad3      	subs	r3, r2, r3
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	d901      	bls.n	8008ec8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e1b4      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 0302 	and.w	r3, r3, #2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d0f0      	beq.n	8008eb6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ed4:	4b28      	ldr	r3, [pc, #160]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	691b      	ldr	r3, [r3, #16]
 8008ee0:	00db      	lsls	r3, r3, #3
 8008ee2:	4925      	ldr	r1, [pc, #148]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	600b      	str	r3, [r1, #0]
 8008ee8:	e015      	b.n	8008f16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008eea:	4b24      	ldr	r3, [pc, #144]	@ (8008f7c <HAL_RCC_OscConfig+0x278>)
 8008eec:	2200      	movs	r2, #0
 8008eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ef0:	f7fb f84c 	bl	8003f8c <HAL_GetTick>
 8008ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ef6:	e008      	b.n	8008f0a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ef8:	f7fb f848 	bl	8003f8c <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	d901      	bls.n	8008f0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e193      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1f0      	bne.n	8008ef8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f003 0308 	and.w	r3, r3, #8
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d036      	beq.n	8008f90 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	695b      	ldr	r3, [r3, #20]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d016      	beq.n	8008f58 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f2a:	4b15      	ldr	r3, [pc, #84]	@ (8008f80 <HAL_RCC_OscConfig+0x27c>)
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f30:	f7fb f82c 	bl	8003f8c <HAL_GetTick>
 8008f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f36:	e008      	b.n	8008f4a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f38:	f7fb f828 	bl	8003f8c <HAL_GetTick>
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	1ad3      	subs	r3, r2, r3
 8008f42:	2b02      	cmp	r3, #2
 8008f44:	d901      	bls.n	8008f4a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008f46:	2303      	movs	r3, #3
 8008f48:	e173      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008f78 <HAL_RCC_OscConfig+0x274>)
 8008f4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f4e:	f003 0302 	and.w	r3, r3, #2
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d0f0      	beq.n	8008f38 <HAL_RCC_OscConfig+0x234>
 8008f56:	e01b      	b.n	8008f90 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f58:	4b09      	ldr	r3, [pc, #36]	@ (8008f80 <HAL_RCC_OscConfig+0x27c>)
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f5e:	f7fb f815 	bl	8003f8c <HAL_GetTick>
 8008f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f64:	e00e      	b.n	8008f84 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f66:	f7fb f811 	bl	8003f8c <HAL_GetTick>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	d907      	bls.n	8008f84 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008f74:	2303      	movs	r3, #3
 8008f76:	e15c      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
 8008f78:	40023800 	.word	0x40023800
 8008f7c:	42470000 	.word	0x42470000
 8008f80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f84:	4b8a      	ldr	r3, [pc, #552]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8008f86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f88:	f003 0302 	and.w	r3, r3, #2
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d1ea      	bne.n	8008f66 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f003 0304 	and.w	r3, r3, #4
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	f000 8097 	beq.w	80090cc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008fa2:	4b83      	ldr	r3, [pc, #524]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8008fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d10f      	bne.n	8008fce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fae:	2300      	movs	r3, #0
 8008fb0:	60bb      	str	r3, [r7, #8]
 8008fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8008fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8008fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8008fbe:	4b7c      	ldr	r3, [pc, #496]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8008fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fc6:	60bb      	str	r3, [r7, #8]
 8008fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fce:	4b79      	ldr	r3, [pc, #484]	@ (80091b4 <HAL_RCC_OscConfig+0x4b0>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d118      	bne.n	800900c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008fda:	4b76      	ldr	r3, [pc, #472]	@ (80091b4 <HAL_RCC_OscConfig+0x4b0>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a75      	ldr	r2, [pc, #468]	@ (80091b4 <HAL_RCC_OscConfig+0x4b0>)
 8008fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008fe6:	f7fa ffd1 	bl	8003f8c <HAL_GetTick>
 8008fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fec:	e008      	b.n	8009000 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fee:	f7fa ffcd 	bl	8003f8c <HAL_GetTick>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	2b02      	cmp	r3, #2
 8008ffa:	d901      	bls.n	8009000 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e118      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009000:	4b6c      	ldr	r3, [pc, #432]	@ (80091b4 <HAL_RCC_OscConfig+0x4b0>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009008:	2b00      	cmp	r3, #0
 800900a:	d0f0      	beq.n	8008fee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d106      	bne.n	8009022 <HAL_RCC_OscConfig+0x31e>
 8009014:	4b66      	ldr	r3, [pc, #408]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009018:	4a65      	ldr	r2, [pc, #404]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 800901a:	f043 0301 	orr.w	r3, r3, #1
 800901e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009020:	e01c      	b.n	800905c <HAL_RCC_OscConfig+0x358>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	2b05      	cmp	r3, #5
 8009028:	d10c      	bne.n	8009044 <HAL_RCC_OscConfig+0x340>
 800902a:	4b61      	ldr	r3, [pc, #388]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 800902c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800902e:	4a60      	ldr	r2, [pc, #384]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009030:	f043 0304 	orr.w	r3, r3, #4
 8009034:	6713      	str	r3, [r2, #112]	@ 0x70
 8009036:	4b5e      	ldr	r3, [pc, #376]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800903a:	4a5d      	ldr	r2, [pc, #372]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 800903c:	f043 0301 	orr.w	r3, r3, #1
 8009040:	6713      	str	r3, [r2, #112]	@ 0x70
 8009042:	e00b      	b.n	800905c <HAL_RCC_OscConfig+0x358>
 8009044:	4b5a      	ldr	r3, [pc, #360]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009048:	4a59      	ldr	r2, [pc, #356]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 800904a:	f023 0301 	bic.w	r3, r3, #1
 800904e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009050:	4b57      	ldr	r3, [pc, #348]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009054:	4a56      	ldr	r2, [pc, #344]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009056:	f023 0304 	bic.w	r3, r3, #4
 800905a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d015      	beq.n	8009090 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009064:	f7fa ff92 	bl	8003f8c <HAL_GetTick>
 8009068:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800906a:	e00a      	b.n	8009082 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800906c:	f7fa ff8e 	bl	8003f8c <HAL_GetTick>
 8009070:	4602      	mov	r2, r0
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	1ad3      	subs	r3, r2, r3
 8009076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800907a:	4293      	cmp	r3, r2
 800907c:	d901      	bls.n	8009082 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800907e:	2303      	movs	r3, #3
 8009080:	e0d7      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009082:	4b4b      	ldr	r3, [pc, #300]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009086:	f003 0302 	and.w	r3, r3, #2
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0ee      	beq.n	800906c <HAL_RCC_OscConfig+0x368>
 800908e:	e014      	b.n	80090ba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009090:	f7fa ff7c 	bl	8003f8c <HAL_GetTick>
 8009094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009096:	e00a      	b.n	80090ae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009098:	f7fa ff78 	bl	8003f8c <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d901      	bls.n	80090ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80090aa:	2303      	movs	r3, #3
 80090ac:	e0c1      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80090ae:	4b40      	ldr	r3, [pc, #256]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 80090b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090b2:	f003 0302 	and.w	r3, r3, #2
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d1ee      	bne.n	8009098 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80090ba:	7dfb      	ldrb	r3, [r7, #23]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d105      	bne.n	80090cc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090c0:	4b3b      	ldr	r3, [pc, #236]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 80090c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090c4:	4a3a      	ldr	r2, [pc, #232]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 80090c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	f000 80ad 	beq.w	8009230 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80090d6:	4b36      	ldr	r3, [pc, #216]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	f003 030c 	and.w	r3, r3, #12
 80090de:	2b08      	cmp	r3, #8
 80090e0:	d060      	beq.n	80091a4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	699b      	ldr	r3, [r3, #24]
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d145      	bne.n	8009176 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090ea:	4b33      	ldr	r3, [pc, #204]	@ (80091b8 <HAL_RCC_OscConfig+0x4b4>)
 80090ec:	2200      	movs	r2, #0
 80090ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090f0:	f7fa ff4c 	bl	8003f8c <HAL_GetTick>
 80090f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090f6:	e008      	b.n	800910a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090f8:	f7fa ff48 	bl	8003f8c <HAL_GetTick>
 80090fc:	4602      	mov	r2, r0
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	1ad3      	subs	r3, r2, r3
 8009102:	2b02      	cmp	r3, #2
 8009104:	d901      	bls.n	800910a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8009106:	2303      	movs	r3, #3
 8009108:	e093      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800910a:	4b29      	ldr	r3, [pc, #164]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1f0      	bne.n	80090f8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	69da      	ldr	r2, [r3, #28]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a1b      	ldr	r3, [r3, #32]
 800911e:	431a      	orrs	r2, r3
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009124:	019b      	lsls	r3, r3, #6
 8009126:	431a      	orrs	r2, r3
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800912c:	085b      	lsrs	r3, r3, #1
 800912e:	3b01      	subs	r3, #1
 8009130:	041b      	lsls	r3, r3, #16
 8009132:	431a      	orrs	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009138:	061b      	lsls	r3, r3, #24
 800913a:	431a      	orrs	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009140:	071b      	lsls	r3, r3, #28
 8009142:	491b      	ldr	r1, [pc, #108]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009144:	4313      	orrs	r3, r2
 8009146:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009148:	4b1b      	ldr	r3, [pc, #108]	@ (80091b8 <HAL_RCC_OscConfig+0x4b4>)
 800914a:	2201      	movs	r2, #1
 800914c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800914e:	f7fa ff1d 	bl	8003f8c <HAL_GetTick>
 8009152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009154:	e008      	b.n	8009168 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009156:	f7fa ff19 	bl	8003f8c <HAL_GetTick>
 800915a:	4602      	mov	r2, r0
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	2b02      	cmp	r3, #2
 8009162:	d901      	bls.n	8009168 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009164:	2303      	movs	r3, #3
 8009166:	e064      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009168:	4b11      	ldr	r3, [pc, #68]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009170:	2b00      	cmp	r3, #0
 8009172:	d0f0      	beq.n	8009156 <HAL_RCC_OscConfig+0x452>
 8009174:	e05c      	b.n	8009230 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009176:	4b10      	ldr	r3, [pc, #64]	@ (80091b8 <HAL_RCC_OscConfig+0x4b4>)
 8009178:	2200      	movs	r2, #0
 800917a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800917c:	f7fa ff06 	bl	8003f8c <HAL_GetTick>
 8009180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009182:	e008      	b.n	8009196 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009184:	f7fa ff02 	bl	8003f8c <HAL_GetTick>
 8009188:	4602      	mov	r2, r0
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	2b02      	cmp	r3, #2
 8009190:	d901      	bls.n	8009196 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e04d      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009196:	4b06      	ldr	r3, [pc, #24]	@ (80091b0 <HAL_RCC_OscConfig+0x4ac>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1f0      	bne.n	8009184 <HAL_RCC_OscConfig+0x480>
 80091a2:	e045      	b.n	8009230 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d107      	bne.n	80091bc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	e040      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
 80091b0:	40023800 	.word	0x40023800
 80091b4:	40007000 	.word	0x40007000
 80091b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80091bc:	4b1f      	ldr	r3, [pc, #124]	@ (800923c <HAL_RCC_OscConfig+0x538>)
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	699b      	ldr	r3, [r3, #24]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d030      	beq.n	800922c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d129      	bne.n	800922c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d122      	bne.n	800922c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80091ec:	4013      	ands	r3, r2
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80091f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d119      	bne.n	800922c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009202:	085b      	lsrs	r3, r3, #1
 8009204:	3b01      	subs	r3, #1
 8009206:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009208:	429a      	cmp	r2, r3
 800920a:	d10f      	bne.n	800922c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009216:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009218:	429a      	cmp	r2, r3
 800921a:	d107      	bne.n	800922c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009226:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009228:	429a      	cmp	r2, r3
 800922a:	d001      	beq.n	8009230 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e000      	b.n	8009232 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009230:	2300      	movs	r3, #0
}
 8009232:	4618      	mov	r0, r3
 8009234:	3718      	adds	r7, #24
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	40023800 	.word	0x40023800

08009240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d101      	bne.n	8009252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	e041      	b.n	80092d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b00      	cmp	r3, #0
 800925c:	d106      	bne.n	800926c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f7f9 fe2e 	bl	8002ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2202      	movs	r2, #2
 8009270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	3304      	adds	r3, #4
 800927c:	4619      	mov	r1, r3
 800927e:	4610      	mov	r0, r2
 8009280:	f000 ffee 	bl	800a260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
	...

080092e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d001      	beq.n	80092f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e04e      	b.n	8009396 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2202      	movs	r2, #2
 80092fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68da      	ldr	r2, [r3, #12]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f042 0201 	orr.w	r2, r2, #1
 800930e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a23      	ldr	r2, [pc, #140]	@ (80093a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d022      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009322:	d01d      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a1f      	ldr	r2, [pc, #124]	@ (80093a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d018      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a1e      	ldr	r2, [pc, #120]	@ (80093ac <HAL_TIM_Base_Start_IT+0xcc>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d013      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a1c      	ldr	r2, [pc, #112]	@ (80093b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d00e      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a1b      	ldr	r2, [pc, #108]	@ (80093b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d009      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a19      	ldr	r2, [pc, #100]	@ (80093b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d004      	beq.n	8009360 <HAL_TIM_Base_Start_IT+0x80>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a18      	ldr	r2, [pc, #96]	@ (80093bc <HAL_TIM_Base_Start_IT+0xdc>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d111      	bne.n	8009384 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	f003 0307 	and.w	r3, r3, #7
 800936a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2b06      	cmp	r3, #6
 8009370:	d010      	beq.n	8009394 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f042 0201 	orr.w	r2, r2, #1
 8009380:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009382:	e007      	b.n	8009394 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f042 0201 	orr.w	r2, r2, #1
 8009392:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	3714      	adds	r7, #20
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop
 80093a4:	40010000 	.word	0x40010000
 80093a8:	40000400 	.word	0x40000400
 80093ac:	40000800 	.word	0x40000800
 80093b0:	40000c00 	.word	0x40000c00
 80093b4:	40010400 	.word	0x40010400
 80093b8:	40014000 	.word	0x40014000
 80093bc:	40001800 	.word	0x40001800

080093c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d101      	bne.n	80093d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	e041      	b.n	8009456 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d106      	bne.n	80093ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f839 	bl	800945e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2202      	movs	r2, #2
 80093f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	3304      	adds	r3, #4
 80093fc:	4619      	mov	r1, r3
 80093fe:	4610      	mov	r0, r2
 8009400:	f000 ff2e 	bl	800a260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2201      	movs	r2, #1
 8009408:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2201      	movs	r2, #1
 8009410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2201      	movs	r2, #1
 8009420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2201      	movs	r2, #1
 8009430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800945e:	b480      	push	{r7}
 8009460:	b083      	sub	sp, #12
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009466:	bf00      	nop
 8009468:	370c      	adds	r7, #12
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
	...

08009474 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d109      	bne.n	8009498 <HAL_TIM_PWM_Start+0x24>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800948a:	b2db      	uxtb	r3, r3
 800948c:	2b01      	cmp	r3, #1
 800948e:	bf14      	ite	ne
 8009490:	2301      	movne	r3, #1
 8009492:	2300      	moveq	r3, #0
 8009494:	b2db      	uxtb	r3, r3
 8009496:	e022      	b.n	80094de <HAL_TIM_PWM_Start+0x6a>
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	2b04      	cmp	r3, #4
 800949c:	d109      	bne.n	80094b2 <HAL_TIM_PWM_Start+0x3e>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	bf14      	ite	ne
 80094aa:	2301      	movne	r3, #1
 80094ac:	2300      	moveq	r3, #0
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	e015      	b.n	80094de <HAL_TIM_PWM_Start+0x6a>
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	2b08      	cmp	r3, #8
 80094b6:	d109      	bne.n	80094cc <HAL_TIM_PWM_Start+0x58>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	bf14      	ite	ne
 80094c4:	2301      	movne	r3, #1
 80094c6:	2300      	moveq	r3, #0
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	e008      	b.n	80094de <HAL_TIM_PWM_Start+0x6a>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	bf14      	ite	ne
 80094d8:	2301      	movne	r3, #1
 80094da:	2300      	moveq	r3, #0
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d001      	beq.n	80094e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	e07c      	b.n	80095e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d104      	bne.n	80094f6 <HAL_TIM_PWM_Start+0x82>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2202      	movs	r2, #2
 80094f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80094f4:	e013      	b.n	800951e <HAL_TIM_PWM_Start+0xaa>
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	2b04      	cmp	r3, #4
 80094fa:	d104      	bne.n	8009506 <HAL_TIM_PWM_Start+0x92>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2202      	movs	r2, #2
 8009500:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009504:	e00b      	b.n	800951e <HAL_TIM_PWM_Start+0xaa>
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	2b08      	cmp	r3, #8
 800950a:	d104      	bne.n	8009516 <HAL_TIM_PWM_Start+0xa2>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2202      	movs	r2, #2
 8009510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009514:	e003      	b.n	800951e <HAL_TIM_PWM_Start+0xaa>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2202      	movs	r2, #2
 800951a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2201      	movs	r2, #1
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	4618      	mov	r0, r3
 8009528:	f001 fab4 	bl	800aa94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a2d      	ldr	r2, [pc, #180]	@ (80095e8 <HAL_TIM_PWM_Start+0x174>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d004      	beq.n	8009540 <HAL_TIM_PWM_Start+0xcc>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a2c      	ldr	r2, [pc, #176]	@ (80095ec <HAL_TIM_PWM_Start+0x178>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d101      	bne.n	8009544 <HAL_TIM_PWM_Start+0xd0>
 8009540:	2301      	movs	r3, #1
 8009542:	e000      	b.n	8009546 <HAL_TIM_PWM_Start+0xd2>
 8009544:	2300      	movs	r3, #0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d007      	beq.n	800955a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009558:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a22      	ldr	r2, [pc, #136]	@ (80095e8 <HAL_TIM_PWM_Start+0x174>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d022      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800956c:	d01d      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a1f      	ldr	r2, [pc, #124]	@ (80095f0 <HAL_TIM_PWM_Start+0x17c>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d018      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a1d      	ldr	r2, [pc, #116]	@ (80095f4 <HAL_TIM_PWM_Start+0x180>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d013      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a1c      	ldr	r2, [pc, #112]	@ (80095f8 <HAL_TIM_PWM_Start+0x184>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d00e      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a16      	ldr	r2, [pc, #88]	@ (80095ec <HAL_TIM_PWM_Start+0x178>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d009      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a18      	ldr	r2, [pc, #96]	@ (80095fc <HAL_TIM_PWM_Start+0x188>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d004      	beq.n	80095aa <HAL_TIM_PWM_Start+0x136>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a16      	ldr	r2, [pc, #88]	@ (8009600 <HAL_TIM_PWM_Start+0x18c>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d111      	bne.n	80095ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	f003 0307 	and.w	r3, r3, #7
 80095b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2b06      	cmp	r3, #6
 80095ba:	d010      	beq.n	80095de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	681a      	ldr	r2, [r3, #0]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f042 0201 	orr.w	r2, r2, #1
 80095ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095cc:	e007      	b.n	80095de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f042 0201 	orr.w	r2, r2, #1
 80095dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80095de:	2300      	movs	r3, #0
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3710      	adds	r7, #16
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	40010000 	.word	0x40010000
 80095ec:	40010400 	.word	0x40010400
 80095f0:	40000400 	.word	0x40000400
 80095f4:	40000800 	.word	0x40000800
 80095f8:	40000c00 	.word	0x40000c00
 80095fc:	40014000 	.word	0x40014000
 8009600:	40001800 	.word	0x40001800

08009604 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d101      	bne.n	8009616 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009612:	2301      	movs	r3, #1
 8009614:	e041      	b.n	800969a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800961c:	b2db      	uxtb	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d106      	bne.n	8009630 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 f839 	bl	80096a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2202      	movs	r2, #2
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	3304      	adds	r3, #4
 8009640:	4619      	mov	r1, r3
 8009642:	4610      	mov	r0, r2
 8009644:	f000 fe0c 	bl	800a260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80096a2:	b480      	push	{r7}
 80096a4:	b083      	sub	sp, #12
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80096aa:	bf00      	nop
 80096ac:	370c      	adds	r7, #12
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr
	...

080096b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096c2:	2300      	movs	r3, #0
 80096c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d104      	bne.n	80096d6 <HAL_TIM_IC_Start_IT+0x1e>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	e013      	b.n	80096fe <HAL_TIM_IC_Start_IT+0x46>
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	2b04      	cmp	r3, #4
 80096da:	d104      	bne.n	80096e6 <HAL_TIM_IC_Start_IT+0x2e>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	e00b      	b.n	80096fe <HAL_TIM_IC_Start_IT+0x46>
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	2b08      	cmp	r3, #8
 80096ea:	d104      	bne.n	80096f6 <HAL_TIM_IC_Start_IT+0x3e>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	e003      	b.n	80096fe <HAL_TIM_IC_Start_IT+0x46>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d104      	bne.n	8009710 <HAL_TIM_IC_Start_IT+0x58>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800970c:	b2db      	uxtb	r3, r3
 800970e:	e013      	b.n	8009738 <HAL_TIM_IC_Start_IT+0x80>
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	2b04      	cmp	r3, #4
 8009714:	d104      	bne.n	8009720 <HAL_TIM_IC_Start_IT+0x68>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800971c:	b2db      	uxtb	r3, r3
 800971e:	e00b      	b.n	8009738 <HAL_TIM_IC_Start_IT+0x80>
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	2b08      	cmp	r3, #8
 8009724:	d104      	bne.n	8009730 <HAL_TIM_IC_Start_IT+0x78>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800972c:	b2db      	uxtb	r3, r3
 800972e:	e003      	b.n	8009738 <HAL_TIM_IC_Start_IT+0x80>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009736:	b2db      	uxtb	r3, r3
 8009738:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800973a:	7bbb      	ldrb	r3, [r7, #14]
 800973c:	2b01      	cmp	r3, #1
 800973e:	d102      	bne.n	8009746 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009740:	7b7b      	ldrb	r3, [r7, #13]
 8009742:	2b01      	cmp	r3, #1
 8009744:	d001      	beq.n	800974a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e0cc      	b.n	80098e4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d104      	bne.n	800975a <HAL_TIM_IC_Start_IT+0xa2>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2202      	movs	r2, #2
 8009754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009758:	e013      	b.n	8009782 <HAL_TIM_IC_Start_IT+0xca>
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2b04      	cmp	r3, #4
 800975e:	d104      	bne.n	800976a <HAL_TIM_IC_Start_IT+0xb2>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2202      	movs	r2, #2
 8009764:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009768:	e00b      	b.n	8009782 <HAL_TIM_IC_Start_IT+0xca>
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	2b08      	cmp	r3, #8
 800976e:	d104      	bne.n	800977a <HAL_TIM_IC_Start_IT+0xc2>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2202      	movs	r2, #2
 8009774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009778:	e003      	b.n	8009782 <HAL_TIM_IC_Start_IT+0xca>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2202      	movs	r2, #2
 800977e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d104      	bne.n	8009792 <HAL_TIM_IC_Start_IT+0xda>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2202      	movs	r2, #2
 800978c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009790:	e013      	b.n	80097ba <HAL_TIM_IC_Start_IT+0x102>
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b04      	cmp	r3, #4
 8009796:	d104      	bne.n	80097a2 <HAL_TIM_IC_Start_IT+0xea>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80097a0:	e00b      	b.n	80097ba <HAL_TIM_IC_Start_IT+0x102>
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	2b08      	cmp	r3, #8
 80097a6:	d104      	bne.n	80097b2 <HAL_TIM_IC_Start_IT+0xfa>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2202      	movs	r2, #2
 80097ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097b0:	e003      	b.n	80097ba <HAL_TIM_IC_Start_IT+0x102>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2202      	movs	r2, #2
 80097b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b0c      	cmp	r3, #12
 80097be:	d841      	bhi.n	8009844 <HAL_TIM_IC_Start_IT+0x18c>
 80097c0:	a201      	add	r2, pc, #4	@ (adr r2, 80097c8 <HAL_TIM_IC_Start_IT+0x110>)
 80097c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c6:	bf00      	nop
 80097c8:	080097fd 	.word	0x080097fd
 80097cc:	08009845 	.word	0x08009845
 80097d0:	08009845 	.word	0x08009845
 80097d4:	08009845 	.word	0x08009845
 80097d8:	0800980f 	.word	0x0800980f
 80097dc:	08009845 	.word	0x08009845
 80097e0:	08009845 	.word	0x08009845
 80097e4:	08009845 	.word	0x08009845
 80097e8:	08009821 	.word	0x08009821
 80097ec:	08009845 	.word	0x08009845
 80097f0:	08009845 	.word	0x08009845
 80097f4:	08009845 	.word	0x08009845
 80097f8:	08009833 	.word	0x08009833
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	68da      	ldr	r2, [r3, #12]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f042 0202 	orr.w	r2, r2, #2
 800980a:	60da      	str	r2, [r3, #12]
      break;
 800980c:	e01d      	b.n	800984a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	68da      	ldr	r2, [r3, #12]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f042 0204 	orr.w	r2, r2, #4
 800981c:	60da      	str	r2, [r3, #12]
      break;
 800981e:	e014      	b.n	800984a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	68da      	ldr	r2, [r3, #12]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f042 0208 	orr.w	r2, r2, #8
 800982e:	60da      	str	r2, [r3, #12]
      break;
 8009830:	e00b      	b.n	800984a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68da      	ldr	r2, [r3, #12]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f042 0210 	orr.w	r2, r2, #16
 8009840:	60da      	str	r2, [r3, #12]
      break;
 8009842:	e002      	b.n	800984a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8009844:	2301      	movs	r3, #1
 8009846:	73fb      	strb	r3, [r7, #15]
      break;
 8009848:	bf00      	nop
  }

  if (status == HAL_OK)
 800984a:	7bfb      	ldrb	r3, [r7, #15]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d148      	bne.n	80098e2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2201      	movs	r2, #1
 8009856:	6839      	ldr	r1, [r7, #0]
 8009858:	4618      	mov	r0, r3
 800985a:	f001 f91b 	bl	800aa94 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a22      	ldr	r2, [pc, #136]	@ (80098ec <HAL_TIM_IC_Start_IT+0x234>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d022      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009870:	d01d      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a1e      	ldr	r2, [pc, #120]	@ (80098f0 <HAL_TIM_IC_Start_IT+0x238>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d018      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a1c      	ldr	r2, [pc, #112]	@ (80098f4 <HAL_TIM_IC_Start_IT+0x23c>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d013      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a1b      	ldr	r2, [pc, #108]	@ (80098f8 <HAL_TIM_IC_Start_IT+0x240>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d00e      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a19      	ldr	r2, [pc, #100]	@ (80098fc <HAL_TIM_IC_Start_IT+0x244>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d009      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a18      	ldr	r2, [pc, #96]	@ (8009900 <HAL_TIM_IC_Start_IT+0x248>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d004      	beq.n	80098ae <HAL_TIM_IC_Start_IT+0x1f6>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a16      	ldr	r2, [pc, #88]	@ (8009904 <HAL_TIM_IC_Start_IT+0x24c>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d111      	bne.n	80098d2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	f003 0307 	and.w	r3, r3, #7
 80098b8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	2b06      	cmp	r3, #6
 80098be:	d010      	beq.n	80098e2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f042 0201 	orr.w	r2, r2, #1
 80098ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098d0:	e007      	b.n	80098e2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f042 0201 	orr.w	r2, r2, #1
 80098e0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80098e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	40010000 	.word	0x40010000
 80098f0:	40000400 	.word	0x40000400
 80098f4:	40000800 	.word	0x40000800
 80098f8:	40000c00 	.word	0x40000c00
 80098fc:	40010400 	.word	0x40010400
 8009900:	40014000 	.word	0x40014000
 8009904:	40001800 	.word	0x40001800

08009908 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b086      	sub	sp, #24
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d101      	bne.n	800991c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009918:	2301      	movs	r3, #1
 800991a:	e097      	b.n	8009a4c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009922:	b2db      	uxtb	r3, r3
 8009924:	2b00      	cmp	r3, #0
 8009926:	d106      	bne.n	8009936 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7f9 fc41 	bl	80031b8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2202      	movs	r2, #2
 800993a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	6812      	ldr	r2, [r2, #0]
 8009948:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800994c:	f023 0307 	bic.w	r3, r3, #7
 8009950:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	3304      	adds	r3, #4
 800995a:	4619      	mov	r1, r3
 800995c:	4610      	mov	r0, r2
 800995e:	f000 fc7f 	bl	800a260 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	6a1b      	ldr	r3, [r3, #32]
 8009978:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	697a      	ldr	r2, [r7, #20]
 8009980:	4313      	orrs	r3, r2
 8009982:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800998a:	f023 0303 	bic.w	r3, r3, #3
 800998e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	021b      	lsls	r3, r3, #8
 800999a:	4313      	orrs	r3, r2
 800999c:	693a      	ldr	r2, [r7, #16]
 800999e:	4313      	orrs	r3, r2
 80099a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80099a8:	f023 030c 	bic.w	r3, r3, #12
 80099ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80099b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80099b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	68da      	ldr	r2, [r3, #12]
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	021b      	lsls	r3, r3, #8
 80099c4:	4313      	orrs	r3, r2
 80099c6:	693a      	ldr	r2, [r7, #16]
 80099c8:	4313      	orrs	r3, r2
 80099ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	691b      	ldr	r3, [r3, #16]
 80099d0:	011a      	lsls	r2, r3, #4
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	6a1b      	ldr	r3, [r3, #32]
 80099d6:	031b      	lsls	r3, r3, #12
 80099d8:	4313      	orrs	r3, r2
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	4313      	orrs	r3, r2
 80099de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80099e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80099ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	685a      	ldr	r2, [r3, #4]
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	695b      	ldr	r3, [r3, #20]
 80099f8:	011b      	lsls	r3, r3, #4
 80099fa:	4313      	orrs	r3, r2
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	4313      	orrs	r3, r2
 8009a00:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	697a      	ldr	r2, [r7, #20]
 8009a08:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68fa      	ldr	r2, [r7, #12]
 8009a18:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2201      	movs	r2, #1
 8009a26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2201      	movs	r2, #1
 8009a46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3718      	adds	r7, #24
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009a64:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009a6c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a74:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009a7c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d110      	bne.n	8009aa6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a84:	7bfb      	ldrb	r3, [r7, #15]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d102      	bne.n	8009a90 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009a8a:	7b7b      	ldrb	r3, [r7, #13]
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d001      	beq.n	8009a94 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	e069      	b.n	8009b68 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2202      	movs	r2, #2
 8009a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009aa4:	e031      	b.n	8009b0a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b04      	cmp	r3, #4
 8009aaa:	d110      	bne.n	8009ace <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009aac:	7bbb      	ldrb	r3, [r7, #14]
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	d102      	bne.n	8009ab8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ab2:	7b3b      	ldrb	r3, [r7, #12]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d001      	beq.n	8009abc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e055      	b.n	8009b68 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2202      	movs	r2, #2
 8009ac8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009acc:	e01d      	b.n	8009b0a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ace:	7bfb      	ldrb	r3, [r7, #15]
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d108      	bne.n	8009ae6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ad4:	7bbb      	ldrb	r3, [r7, #14]
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d105      	bne.n	8009ae6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ada:	7b7b      	ldrb	r3, [r7, #13]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d102      	bne.n	8009ae6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ae0:	7b3b      	ldrb	r3, [r7, #12]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d001      	beq.n	8009aea <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e03e      	b.n	8009b68 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2202      	movs	r2, #2
 8009aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2202      	movs	r2, #2
 8009af6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2202      	movs	r2, #2
 8009afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2202      	movs	r2, #2
 8009b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d003      	beq.n	8009b18 <HAL_TIM_Encoder_Start+0xc4>
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2b04      	cmp	r3, #4
 8009b14:	d008      	beq.n	8009b28 <HAL_TIM_Encoder_Start+0xd4>
 8009b16:	e00f      	b.n	8009b38 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	2100      	movs	r1, #0
 8009b20:	4618      	mov	r0, r3
 8009b22:	f000 ffb7 	bl	800aa94 <TIM_CCxChannelCmd>
      break;
 8009b26:	e016      	b.n	8009b56 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	2104      	movs	r1, #4
 8009b30:	4618      	mov	r0, r3
 8009b32:	f000 ffaf 	bl	800aa94 <TIM_CCxChannelCmd>
      break;
 8009b36:	e00e      	b.n	8009b56 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	2100      	movs	r1, #0
 8009b40:	4618      	mov	r0, r3
 8009b42:	f000 ffa7 	bl	800aa94 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	2104      	movs	r1, #4
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f000 ffa0 	bl	800aa94 <TIM_CCxChannelCmd>
      break;
 8009b54:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f042 0201 	orr.w	r2, r2, #1
 8009b64:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009b66:	2300      	movs	r3, #0
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68db      	ldr	r3, [r3, #12]
 8009b7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	691b      	ldr	r3, [r3, #16]
 8009b86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	f003 0302 	and.w	r3, r3, #2
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d020      	beq.n	8009bd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f003 0302 	and.w	r3, r3, #2
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d01b      	beq.n	8009bd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f06f 0202 	mvn.w	r2, #2
 8009ba4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	699b      	ldr	r3, [r3, #24]
 8009bb2:	f003 0303 	and.w	r3, r3, #3
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d003      	beq.n	8009bc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f7f9 fffc 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8009bc0:	e005      	b.n	8009bce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 fb2e 	bl	800a224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 fb35 	bl	800a238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	f003 0304 	and.w	r3, r3, #4
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d020      	beq.n	8009c20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f003 0304 	and.w	r3, r3, #4
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d01b      	beq.n	8009c20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f06f 0204 	mvn.w	r2, #4
 8009bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2202      	movs	r2, #2
 8009bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	699b      	ldr	r3, [r3, #24]
 8009bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d003      	beq.n	8009c0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7f9 ffd6 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8009c0c:	e005      	b.n	8009c1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f000 fb08 	bl	800a224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 fb0f 	bl	800a238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	f003 0308 	and.w	r3, r3, #8
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d020      	beq.n	8009c6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f003 0308 	and.w	r3, r3, #8
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d01b      	beq.n	8009c6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f06f 0208 	mvn.w	r2, #8
 8009c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2204      	movs	r2, #4
 8009c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	69db      	ldr	r3, [r3, #28]
 8009c4a:	f003 0303 	and.w	r3, r3, #3
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d003      	beq.n	8009c5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f7f9 ffb0 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8009c58:	e005      	b.n	8009c66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fae2 	bl	800a224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 fae9 	bl	800a238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	f003 0310 	and.w	r3, r3, #16
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d020      	beq.n	8009cb8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f003 0310 	and.w	r3, r3, #16
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d01b      	beq.n	8009cb8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f06f 0210 	mvn.w	r2, #16
 8009c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2208      	movs	r2, #8
 8009c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	69db      	ldr	r3, [r3, #28]
 8009c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d003      	beq.n	8009ca6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f7f9 ff8a 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8009ca4:	e005      	b.n	8009cb2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fabc 	bl	800a224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 fac3 	bl	800a238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	f003 0301 	and.w	r3, r3, #1
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d00c      	beq.n	8009cdc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f003 0301 	and.w	r3, r3, #1
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d007      	beq.n	8009cdc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f06f 0201 	mvn.w	r2, #1
 8009cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f7f8 fe20 	bl	800291c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d00c      	beq.n	8009d00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d007      	beq.n	8009d00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f000 ffc8 	bl	800ac90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d00c      	beq.n	8009d24 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d007      	beq.n	8009d24 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 fa94 	bl	800a24c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	f003 0320 	and.w	r3, r3, #32
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d00c      	beq.n	8009d48 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f003 0320 	and.w	r3, r3, #32
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d007      	beq.n	8009d48 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f06f 0220 	mvn.w	r2, #32
 8009d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 ff9a 	bl	800ac7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009d48:	bf00      	nop
 8009d4a:	3710      	adds	r7, #16
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b086      	sub	sp, #24
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d101      	bne.n	8009d6e <HAL_TIM_IC_ConfigChannel+0x1e>
 8009d6a:	2302      	movs	r3, #2
 8009d6c:	e088      	b.n	8009e80 <HAL_TIM_IC_ConfigChannel+0x130>
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2201      	movs	r2, #1
 8009d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d11b      	bne.n	8009db4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8009d8c:	f000 fcbe 	bl	800a70c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	699a      	ldr	r2, [r3, #24]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f022 020c 	bic.w	r2, r2, #12
 8009d9e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	6999      	ldr	r1, [r3, #24]
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	689a      	ldr	r2, [r3, #8]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	430a      	orrs	r2, r1
 8009db0:	619a      	str	r2, [r3, #24]
 8009db2:	e060      	b.n	8009e76 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2b04      	cmp	r3, #4
 8009db8:	d11c      	bne.n	8009df4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8009dca:	f000 fd42 	bl	800a852 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	699a      	ldr	r2, [r3, #24]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009ddc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	6999      	ldr	r1, [r3, #24]
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	021a      	lsls	r2, r3, #8
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	430a      	orrs	r2, r1
 8009df0:	619a      	str	r2, [r3, #24]
 8009df2:	e040      	b.n	8009e76 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b08      	cmp	r3, #8
 8009df8:	d11b      	bne.n	8009e32 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8009e0a:	f000 fd8f 	bl	800a92c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	69da      	ldr	r2, [r3, #28]
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f022 020c 	bic.w	r2, r2, #12
 8009e1c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	69d9      	ldr	r1, [r3, #28]
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	689a      	ldr	r2, [r3, #8]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	430a      	orrs	r2, r1
 8009e2e:	61da      	str	r2, [r3, #28]
 8009e30:	e021      	b.n	8009e76 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2b0c      	cmp	r3, #12
 8009e36:	d11c      	bne.n	8009e72 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8009e48:	f000 fdac 	bl	800a9a4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	69da      	ldr	r2, [r3, #28]
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009e5a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	69d9      	ldr	r1, [r3, #28]
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	021a      	lsls	r2, r3, #8
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	61da      	str	r2, [r3, #28]
 8009e70:	e001      	b.n	8009e76 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3718      	adds	r7, #24
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b086      	sub	sp, #24
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	60f8      	str	r0, [r7, #12]
 8009e90:	60b9      	str	r1, [r7, #8]
 8009e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e94:	2300      	movs	r3, #0
 8009e96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d101      	bne.n	8009ea6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009ea2:	2302      	movs	r3, #2
 8009ea4:	e0ae      	b.n	800a004 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2b0c      	cmp	r3, #12
 8009eb2:	f200 809f 	bhi.w	8009ff4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8009ebc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ebc:	08009ef1 	.word	0x08009ef1
 8009ec0:	08009ff5 	.word	0x08009ff5
 8009ec4:	08009ff5 	.word	0x08009ff5
 8009ec8:	08009ff5 	.word	0x08009ff5
 8009ecc:	08009f31 	.word	0x08009f31
 8009ed0:	08009ff5 	.word	0x08009ff5
 8009ed4:	08009ff5 	.word	0x08009ff5
 8009ed8:	08009ff5 	.word	0x08009ff5
 8009edc:	08009f73 	.word	0x08009f73
 8009ee0:	08009ff5 	.word	0x08009ff5
 8009ee4:	08009ff5 	.word	0x08009ff5
 8009ee8:	08009ff5 	.word	0x08009ff5
 8009eec:	08009fb3 	.word	0x08009fb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	68b9      	ldr	r1, [r7, #8]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f000 fa58 	bl	800a3ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	699a      	ldr	r2, [r3, #24]
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f042 0208 	orr.w	r2, r2, #8
 8009f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	699a      	ldr	r2, [r3, #24]
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f022 0204 	bic.w	r2, r2, #4
 8009f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	6999      	ldr	r1, [r3, #24]
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	691a      	ldr	r2, [r3, #16]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	430a      	orrs	r2, r1
 8009f2c:	619a      	str	r2, [r3, #24]
      break;
 8009f2e:	e064      	b.n	8009ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	68b9      	ldr	r1, [r7, #8]
 8009f36:	4618      	mov	r0, r3
 8009f38:	f000 faa8 	bl	800a48c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	699a      	ldr	r2, [r3, #24]
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	699a      	ldr	r2, [r3, #24]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	6999      	ldr	r1, [r3, #24]
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	691b      	ldr	r3, [r3, #16]
 8009f66:	021a      	lsls	r2, r3, #8
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	430a      	orrs	r2, r1
 8009f6e:	619a      	str	r2, [r3, #24]
      break;
 8009f70:	e043      	b.n	8009ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	68b9      	ldr	r1, [r7, #8]
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f000 fafd 	bl	800a578 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	69da      	ldr	r2, [r3, #28]
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f042 0208 	orr.w	r2, r2, #8
 8009f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	69da      	ldr	r2, [r3, #28]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f022 0204 	bic.w	r2, r2, #4
 8009f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	69d9      	ldr	r1, [r3, #28]
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	691a      	ldr	r2, [r3, #16]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	430a      	orrs	r2, r1
 8009fae:	61da      	str	r2, [r3, #28]
      break;
 8009fb0:	e023      	b.n	8009ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	68b9      	ldr	r1, [r7, #8]
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f000 fb51 	bl	800a660 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	69da      	ldr	r2, [r3, #28]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009fcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	69da      	ldr	r2, [r3, #28]
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	69d9      	ldr	r1, [r3, #28]
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	021a      	lsls	r2, r3, #8
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	430a      	orrs	r2, r1
 8009ff0:	61da      	str	r2, [r3, #28]
      break;
 8009ff2:	e002      	b.n	8009ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ff8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a002:	7dfb      	ldrb	r3, [r7, #23]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3718      	adds	r7, #24
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}

0800a00c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a016:	2300      	movs	r3, #0
 800a018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a020:	2b01      	cmp	r3, #1
 800a022:	d101      	bne.n	800a028 <HAL_TIM_ConfigClockSource+0x1c>
 800a024:	2302      	movs	r3, #2
 800a026:	e0b4      	b.n	800a192 <HAL_TIM_ConfigClockSource+0x186>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2202      	movs	r2, #2
 800a034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a04e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a060:	d03e      	beq.n	800a0e0 <HAL_TIM_ConfigClockSource+0xd4>
 800a062:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a066:	f200 8087 	bhi.w	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a06a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a06e:	f000 8086 	beq.w	800a17e <HAL_TIM_ConfigClockSource+0x172>
 800a072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a076:	d87f      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a078:	2b70      	cmp	r3, #112	@ 0x70
 800a07a:	d01a      	beq.n	800a0b2 <HAL_TIM_ConfigClockSource+0xa6>
 800a07c:	2b70      	cmp	r3, #112	@ 0x70
 800a07e:	d87b      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a080:	2b60      	cmp	r3, #96	@ 0x60
 800a082:	d050      	beq.n	800a126 <HAL_TIM_ConfigClockSource+0x11a>
 800a084:	2b60      	cmp	r3, #96	@ 0x60
 800a086:	d877      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a088:	2b50      	cmp	r3, #80	@ 0x50
 800a08a:	d03c      	beq.n	800a106 <HAL_TIM_ConfigClockSource+0xfa>
 800a08c:	2b50      	cmp	r3, #80	@ 0x50
 800a08e:	d873      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a090:	2b40      	cmp	r3, #64	@ 0x40
 800a092:	d058      	beq.n	800a146 <HAL_TIM_ConfigClockSource+0x13a>
 800a094:	2b40      	cmp	r3, #64	@ 0x40
 800a096:	d86f      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a098:	2b30      	cmp	r3, #48	@ 0x30
 800a09a:	d064      	beq.n	800a166 <HAL_TIM_ConfigClockSource+0x15a>
 800a09c:	2b30      	cmp	r3, #48	@ 0x30
 800a09e:	d86b      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a0a0:	2b20      	cmp	r3, #32
 800a0a2:	d060      	beq.n	800a166 <HAL_TIM_ConfigClockSource+0x15a>
 800a0a4:	2b20      	cmp	r3, #32
 800a0a6:	d867      	bhi.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d05c      	beq.n	800a166 <HAL_TIM_ConfigClockSource+0x15a>
 800a0ac:	2b10      	cmp	r3, #16
 800a0ae:	d05a      	beq.n	800a166 <HAL_TIM_ConfigClockSource+0x15a>
 800a0b0:	e062      	b.n	800a178 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a0c2:	f000 fcc7 	bl	800aa54 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a0d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68ba      	ldr	r2, [r7, #8]
 800a0dc:	609a      	str	r2, [r3, #8]
      break;
 800a0de:	e04f      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a0f0:	f000 fcb0 	bl	800aa54 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	689a      	ldr	r2, [r3, #8]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a102:	609a      	str	r2, [r3, #8]
      break;
 800a104:	e03c      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a112:	461a      	mov	r2, r3
 800a114:	f000 fb6e 	bl	800a7f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2150      	movs	r1, #80	@ 0x50
 800a11e:	4618      	mov	r0, r3
 800a120:	f000 fc7d 	bl	800aa1e <TIM_ITRx_SetConfig>
      break;
 800a124:	e02c      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a132:	461a      	mov	r2, r3
 800a134:	f000 fbca 	bl	800a8cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2160      	movs	r1, #96	@ 0x60
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 fc6d 	bl	800aa1e <TIM_ITRx_SetConfig>
      break;
 800a144:	e01c      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a152:	461a      	mov	r2, r3
 800a154:	f000 fb4e 	bl	800a7f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2140      	movs	r1, #64	@ 0x40
 800a15e:	4618      	mov	r0, r3
 800a160:	f000 fc5d 	bl	800aa1e <TIM_ITRx_SetConfig>
      break;
 800a164:	e00c      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681a      	ldr	r2, [r3, #0]
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4619      	mov	r1, r3
 800a170:	4610      	mov	r0, r2
 800a172:	f000 fc54 	bl	800aa1e <TIM_ITRx_SetConfig>
      break;
 800a176:	e003      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a178:	2301      	movs	r3, #1
 800a17a:	73fb      	strb	r3, [r7, #15]
      break;
 800a17c:	e000      	b.n	800a180 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a17e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2201      	movs	r2, #1
 800a184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2200      	movs	r2, #0
 800a18c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a190:	7bfb      	ldrb	r3, [r7, #15]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3710      	adds	r7, #16
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
	...

0800a19c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b085      	sub	sp, #20
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2b0c      	cmp	r3, #12
 800a1ae:	d831      	bhi.n	800a214 <HAL_TIM_ReadCapturedValue+0x78>
 800a1b0:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b8 <HAL_TIM_ReadCapturedValue+0x1c>)
 800a1b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1b6:	bf00      	nop
 800a1b8:	0800a1ed 	.word	0x0800a1ed
 800a1bc:	0800a215 	.word	0x0800a215
 800a1c0:	0800a215 	.word	0x0800a215
 800a1c4:	0800a215 	.word	0x0800a215
 800a1c8:	0800a1f7 	.word	0x0800a1f7
 800a1cc:	0800a215 	.word	0x0800a215
 800a1d0:	0800a215 	.word	0x0800a215
 800a1d4:	0800a215 	.word	0x0800a215
 800a1d8:	0800a201 	.word	0x0800a201
 800a1dc:	0800a215 	.word	0x0800a215
 800a1e0:	0800a215 	.word	0x0800a215
 800a1e4:	0800a215 	.word	0x0800a215
 800a1e8:	0800a20b 	.word	0x0800a20b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1f2:	60fb      	str	r3, [r7, #12]

      break;
 800a1f4:	e00f      	b.n	800a216 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fc:	60fb      	str	r3, [r7, #12]

      break;
 800a1fe:	e00a      	b.n	800a216 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a206:	60fb      	str	r3, [r7, #12]

      break;
 800a208:	e005      	b.n	800a216 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a210:	60fb      	str	r3, [r7, #12]

      break;
 800a212:	e000      	b.n	800a216 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a214:	bf00      	nop
  }

  return tmpreg;
 800a216:	68fb      	ldr	r3, [r7, #12]
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3714      	adds	r7, #20
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr

0800a224 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a224:	b480      	push	{r7}
 800a226:	b083      	sub	sp, #12
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a22c:	bf00      	nop
 800a22e:	370c      	adds	r7, #12
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a238:	b480      	push	{r7}
 800a23a:	b083      	sub	sp, #12
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a240:	bf00      	nop
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr

0800a24c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a254:	bf00      	nop
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a260:	b480      	push	{r7}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	4a43      	ldr	r2, [pc, #268]	@ (800a380 <TIM_Base_SetConfig+0x120>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d013      	beq.n	800a2a0 <TIM_Base_SetConfig+0x40>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a27e:	d00f      	beq.n	800a2a0 <TIM_Base_SetConfig+0x40>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a40      	ldr	r2, [pc, #256]	@ (800a384 <TIM_Base_SetConfig+0x124>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d00b      	beq.n	800a2a0 <TIM_Base_SetConfig+0x40>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a3f      	ldr	r2, [pc, #252]	@ (800a388 <TIM_Base_SetConfig+0x128>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d007      	beq.n	800a2a0 <TIM_Base_SetConfig+0x40>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a3e      	ldr	r2, [pc, #248]	@ (800a38c <TIM_Base_SetConfig+0x12c>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d003      	beq.n	800a2a0 <TIM_Base_SetConfig+0x40>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	4a3d      	ldr	r2, [pc, #244]	@ (800a390 <TIM_Base_SetConfig+0x130>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d108      	bne.n	800a2b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	4a32      	ldr	r2, [pc, #200]	@ (800a380 <TIM_Base_SetConfig+0x120>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d02b      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2c0:	d027      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	4a2f      	ldr	r2, [pc, #188]	@ (800a384 <TIM_Base_SetConfig+0x124>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d023      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	4a2e      	ldr	r2, [pc, #184]	@ (800a388 <TIM_Base_SetConfig+0x128>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d01f      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	4a2d      	ldr	r2, [pc, #180]	@ (800a38c <TIM_Base_SetConfig+0x12c>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d01b      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	4a2c      	ldr	r2, [pc, #176]	@ (800a390 <TIM_Base_SetConfig+0x130>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d017      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	4a2b      	ldr	r2, [pc, #172]	@ (800a394 <TIM_Base_SetConfig+0x134>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d013      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	4a2a      	ldr	r2, [pc, #168]	@ (800a398 <TIM_Base_SetConfig+0x138>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d00f      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	4a29      	ldr	r2, [pc, #164]	@ (800a39c <TIM_Base_SetConfig+0x13c>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d00b      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	4a28      	ldr	r2, [pc, #160]	@ (800a3a0 <TIM_Base_SetConfig+0x140>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d007      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	4a27      	ldr	r2, [pc, #156]	@ (800a3a4 <TIM_Base_SetConfig+0x144>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d003      	beq.n	800a312 <TIM_Base_SetConfig+0xb2>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	4a26      	ldr	r2, [pc, #152]	@ (800a3a8 <TIM_Base_SetConfig+0x148>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d108      	bne.n	800a324 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a318:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	4313      	orrs	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	695b      	ldr	r3, [r3, #20]
 800a32e:	4313      	orrs	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	689a      	ldr	r2, [r3, #8]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	4a0e      	ldr	r2, [pc, #56]	@ (800a380 <TIM_Base_SetConfig+0x120>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d003      	beq.n	800a352 <TIM_Base_SetConfig+0xf2>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	4a10      	ldr	r2, [pc, #64]	@ (800a390 <TIM_Base_SetConfig+0x130>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d103      	bne.n	800a35a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	691a      	ldr	r2, [r3, #16]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f043 0204 	orr.w	r2, r3, #4
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2201      	movs	r2, #1
 800a36a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	601a      	str	r2, [r3, #0]
}
 800a372:	bf00      	nop
 800a374:	3714      	adds	r7, #20
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr
 800a37e:	bf00      	nop
 800a380:	40010000 	.word	0x40010000
 800a384:	40000400 	.word	0x40000400
 800a388:	40000800 	.word	0x40000800
 800a38c:	40000c00 	.word	0x40000c00
 800a390:	40010400 	.word	0x40010400
 800a394:	40014000 	.word	0x40014000
 800a398:	40014400 	.word	0x40014400
 800a39c:	40014800 	.word	0x40014800
 800a3a0:	40001800 	.word	0x40001800
 800a3a4:	40001c00 	.word	0x40001c00
 800a3a8:	40002000 	.word	0x40002000

0800a3ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b087      	sub	sp, #28
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a1b      	ldr	r3, [r3, #32]
 800a3ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6a1b      	ldr	r3, [r3, #32]
 800a3c0:	f023 0201 	bic.w	r2, r3, #1
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f023 0303 	bic.w	r3, r3, #3
 800a3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	f023 0302 	bic.w	r3, r3, #2
 800a3f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	697a      	ldr	r2, [r7, #20]
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a20      	ldr	r2, [pc, #128]	@ (800a484 <TIM_OC1_SetConfig+0xd8>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d003      	beq.n	800a410 <TIM_OC1_SetConfig+0x64>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a1f      	ldr	r2, [pc, #124]	@ (800a488 <TIM_OC1_SetConfig+0xdc>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d10c      	bne.n	800a42a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f023 0308 	bic.w	r3, r3, #8
 800a416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	697a      	ldr	r2, [r7, #20]
 800a41e:	4313      	orrs	r3, r2
 800a420:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	f023 0304 	bic.w	r3, r3, #4
 800a428:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a15      	ldr	r2, [pc, #84]	@ (800a484 <TIM_OC1_SetConfig+0xd8>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d003      	beq.n	800a43a <TIM_OC1_SetConfig+0x8e>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a14      	ldr	r2, [pc, #80]	@ (800a488 <TIM_OC1_SetConfig+0xdc>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d111      	bne.n	800a45e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a440:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a448:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	695b      	ldr	r3, [r3, #20]
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	4313      	orrs	r3, r2
 800a452:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	693a      	ldr	r2, [r7, #16]
 800a462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	685a      	ldr	r2, [r3, #4]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	697a      	ldr	r2, [r7, #20]
 800a476:	621a      	str	r2, [r3, #32]
}
 800a478:	bf00      	nop
 800a47a:	371c      	adds	r7, #28
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	40010000 	.word	0x40010000
 800a488:	40010400 	.word	0x40010400

0800a48c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b087      	sub	sp, #28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a1b      	ldr	r3, [r3, #32]
 800a49a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a1b      	ldr	r3, [r3, #32]
 800a4a0:	f023 0210 	bic.w	r2, r3, #16
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	699b      	ldr	r3, [r3, #24]
 800a4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a4c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	021b      	lsls	r3, r3, #8
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	f023 0320 	bic.w	r3, r3, #32
 800a4d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	011b      	lsls	r3, r3, #4
 800a4de:	697a      	ldr	r2, [r7, #20]
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a22      	ldr	r2, [pc, #136]	@ (800a570 <TIM_OC2_SetConfig+0xe4>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d003      	beq.n	800a4f4 <TIM_OC2_SetConfig+0x68>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a21      	ldr	r2, [pc, #132]	@ (800a574 <TIM_OC2_SetConfig+0xe8>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d10d      	bne.n	800a510 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a4fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	011b      	lsls	r3, r3, #4
 800a502:	697a      	ldr	r2, [r7, #20]
 800a504:	4313      	orrs	r3, r2
 800a506:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a50e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	4a17      	ldr	r2, [pc, #92]	@ (800a570 <TIM_OC2_SetConfig+0xe4>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d003      	beq.n	800a520 <TIM_OC2_SetConfig+0x94>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	4a16      	ldr	r2, [pc, #88]	@ (800a574 <TIM_OC2_SetConfig+0xe8>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d113      	bne.n	800a548 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a526:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a52e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	695b      	ldr	r3, [r3, #20]
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	693a      	ldr	r2, [r7, #16]
 800a538:	4313      	orrs	r3, r2
 800a53a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	009b      	lsls	r3, r3, #2
 800a542:	693a      	ldr	r2, [r7, #16]
 800a544:	4313      	orrs	r3, r2
 800a546:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	68fa      	ldr	r2, [r7, #12]
 800a552:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	697a      	ldr	r2, [r7, #20]
 800a560:	621a      	str	r2, [r3, #32]
}
 800a562:	bf00      	nop
 800a564:	371c      	adds	r7, #28
 800a566:	46bd      	mov	sp, r7
 800a568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56c:	4770      	bx	lr
 800a56e:	bf00      	nop
 800a570:	40010000 	.word	0x40010000
 800a574:	40010400 	.word	0x40010400

0800a578 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a578:	b480      	push	{r7}
 800a57a:	b087      	sub	sp, #28
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6a1b      	ldr	r3, [r3, #32]
 800a586:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a1b      	ldr	r3, [r3, #32]
 800a58c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	69db      	ldr	r3, [r3, #28]
 800a59e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f023 0303 	bic.w	r3, r3, #3
 800a5ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a5c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	021b      	lsls	r3, r3, #8
 800a5c8:	697a      	ldr	r2, [r7, #20]
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a21      	ldr	r2, [pc, #132]	@ (800a658 <TIM_OC3_SetConfig+0xe0>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d003      	beq.n	800a5de <TIM_OC3_SetConfig+0x66>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a20      	ldr	r2, [pc, #128]	@ (800a65c <TIM_OC3_SetConfig+0xe4>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d10d      	bne.n	800a5fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a5e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	021b      	lsls	r3, r3, #8
 800a5ec:	697a      	ldr	r2, [r7, #20]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a5f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a16      	ldr	r2, [pc, #88]	@ (800a658 <TIM_OC3_SetConfig+0xe0>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d003      	beq.n	800a60a <TIM_OC3_SetConfig+0x92>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a15      	ldr	r2, [pc, #84]	@ (800a65c <TIM_OC3_SetConfig+0xe4>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d113      	bne.n	800a632 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a610:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a618:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	695b      	ldr	r3, [r3, #20]
 800a61e:	011b      	lsls	r3, r3, #4
 800a620:	693a      	ldr	r2, [r7, #16]
 800a622:	4313      	orrs	r3, r2
 800a624:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	011b      	lsls	r3, r3, #4
 800a62c:	693a      	ldr	r2, [r7, #16]
 800a62e:	4313      	orrs	r3, r2
 800a630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	693a      	ldr	r2, [r7, #16]
 800a636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	68fa      	ldr	r2, [r7, #12]
 800a63c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	685a      	ldr	r2, [r3, #4]
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	697a      	ldr	r2, [r7, #20]
 800a64a:	621a      	str	r2, [r3, #32]
}
 800a64c:	bf00      	nop
 800a64e:	371c      	adds	r7, #28
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr
 800a658:	40010000 	.word	0x40010000
 800a65c:	40010400 	.word	0x40010400

0800a660 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a660:	b480      	push	{r7}
 800a662:	b087      	sub	sp, #28
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
 800a668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6a1b      	ldr	r3, [r3, #32]
 800a66e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6a1b      	ldr	r3, [r3, #32]
 800a674:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	69db      	ldr	r3, [r3, #28]
 800a686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a68e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a696:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	021b      	lsls	r3, r3, #8
 800a69e:	68fa      	ldr	r2, [r7, #12]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a6aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	031b      	lsls	r3, r3, #12
 800a6b2:	693a      	ldr	r2, [r7, #16]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4a12      	ldr	r2, [pc, #72]	@ (800a704 <TIM_OC4_SetConfig+0xa4>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d003      	beq.n	800a6c8 <TIM_OC4_SetConfig+0x68>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	4a11      	ldr	r2, [pc, #68]	@ (800a708 <TIM_OC4_SetConfig+0xa8>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d109      	bne.n	800a6dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a6ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	695b      	ldr	r3, [r3, #20]
 800a6d4:	019b      	lsls	r3, r3, #6
 800a6d6:	697a      	ldr	r2, [r7, #20]
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	697a      	ldr	r2, [r7, #20]
 800a6e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	68fa      	ldr	r2, [r7, #12]
 800a6e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	685a      	ldr	r2, [r3, #4]
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	693a      	ldr	r2, [r7, #16]
 800a6f4:	621a      	str	r2, [r3, #32]
}
 800a6f6:	bf00      	nop
 800a6f8:	371c      	adds	r7, #28
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr
 800a702:	bf00      	nop
 800a704:	40010000 	.word	0x40010000
 800a708:	40010400 	.word	0x40010400

0800a70c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b087      	sub	sp, #28
 800a710:	af00      	add	r7, sp, #0
 800a712:	60f8      	str	r0, [r7, #12]
 800a714:	60b9      	str	r1, [r7, #8]
 800a716:	607a      	str	r2, [r7, #4]
 800a718:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	6a1b      	ldr	r3, [r3, #32]
 800a71e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6a1b      	ldr	r3, [r3, #32]
 800a724:	f023 0201 	bic.w	r2, r3, #1
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	699b      	ldr	r3, [r3, #24]
 800a730:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	4a28      	ldr	r2, [pc, #160]	@ (800a7d8 <TIM_TI1_SetConfig+0xcc>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d01b      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a740:	d017      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	4a25      	ldr	r2, [pc, #148]	@ (800a7dc <TIM_TI1_SetConfig+0xd0>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d013      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	4a24      	ldr	r2, [pc, #144]	@ (800a7e0 <TIM_TI1_SetConfig+0xd4>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d00f      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	4a23      	ldr	r2, [pc, #140]	@ (800a7e4 <TIM_TI1_SetConfig+0xd8>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d00b      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	4a22      	ldr	r2, [pc, #136]	@ (800a7e8 <TIM_TI1_SetConfig+0xdc>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d007      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	4a21      	ldr	r2, [pc, #132]	@ (800a7ec <TIM_TI1_SetConfig+0xe0>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d003      	beq.n	800a772 <TIM_TI1_SetConfig+0x66>
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	4a20      	ldr	r2, [pc, #128]	@ (800a7f0 <TIM_TI1_SetConfig+0xe4>)
 800a76e:	4293      	cmp	r3, r2
 800a770:	d101      	bne.n	800a776 <TIM_TI1_SetConfig+0x6a>
 800a772:	2301      	movs	r3, #1
 800a774:	e000      	b.n	800a778 <TIM_TI1_SetConfig+0x6c>
 800a776:	2300      	movs	r3, #0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d008      	beq.n	800a78e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	f023 0303 	bic.w	r3, r3, #3
 800a782:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a784:	697a      	ldr	r2, [r7, #20]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	4313      	orrs	r3, r2
 800a78a:	617b      	str	r3, [r7, #20]
 800a78c:	e003      	b.n	800a796 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	f043 0301 	orr.w	r3, r3, #1
 800a794:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a79c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	011b      	lsls	r3, r3, #4
 800a7a2:	b2db      	uxtb	r3, r3
 800a7a4:	697a      	ldr	r2, [r7, #20]
 800a7a6:	4313      	orrs	r3, r2
 800a7a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	f023 030a 	bic.w	r3, r3, #10
 800a7b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	f003 030a 	and.w	r3, r3, #10
 800a7b8:	693a      	ldr	r2, [r7, #16]
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	697a      	ldr	r2, [r7, #20]
 800a7c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	621a      	str	r2, [r3, #32]
}
 800a7ca:	bf00      	nop
 800a7cc:	371c      	adds	r7, #28
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	40010000 	.word	0x40010000
 800a7dc:	40000400 	.word	0x40000400
 800a7e0:	40000800 	.word	0x40000800
 800a7e4:	40000c00 	.word	0x40000c00
 800a7e8:	40010400 	.word	0x40010400
 800a7ec:	40014000 	.word	0x40014000
 800a7f0:	40001800 	.word	0x40001800

0800a7f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b087      	sub	sp, #28
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	60b9      	str	r1, [r7, #8]
 800a7fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6a1b      	ldr	r3, [r3, #32]
 800a804:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	6a1b      	ldr	r3, [r3, #32]
 800a80a:	f023 0201 	bic.w	r2, r3, #1
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	699b      	ldr	r3, [r3, #24]
 800a816:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a81e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	011b      	lsls	r3, r3, #4
 800a824:	693a      	ldr	r2, [r7, #16]
 800a826:	4313      	orrs	r3, r2
 800a828:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	f023 030a 	bic.w	r3, r3, #10
 800a830:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a832:	697a      	ldr	r2, [r7, #20]
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	4313      	orrs	r3, r2
 800a838:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	693a      	ldr	r2, [r7, #16]
 800a83e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	697a      	ldr	r2, [r7, #20]
 800a844:	621a      	str	r2, [r3, #32]
}
 800a846:	bf00      	nop
 800a848:	371c      	adds	r7, #28
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr

0800a852 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a852:	b480      	push	{r7}
 800a854:	b087      	sub	sp, #28
 800a856:	af00      	add	r7, sp, #0
 800a858:	60f8      	str	r0, [r7, #12]
 800a85a:	60b9      	str	r1, [r7, #8]
 800a85c:	607a      	str	r2, [r7, #4]
 800a85e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	6a1b      	ldr	r3, [r3, #32]
 800a864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	6a1b      	ldr	r3, [r3, #32]
 800a86a:	f023 0210 	bic.w	r2, r3, #16
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	699b      	ldr	r3, [r3, #24]
 800a876:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a87e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	021b      	lsls	r3, r3, #8
 800a884:	693a      	ldr	r2, [r7, #16]
 800a886:	4313      	orrs	r3, r2
 800a888:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a890:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	031b      	lsls	r3, r3, #12
 800a896:	b29b      	uxth	r3, r3
 800a898:	693a      	ldr	r2, [r7, #16]
 800a89a:	4313      	orrs	r3, r2
 800a89c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a8a4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	011b      	lsls	r3, r3, #4
 800a8aa:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a8ae:	697a      	ldr	r2, [r7, #20]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	697a      	ldr	r2, [r7, #20]
 800a8be:	621a      	str	r2, [r3, #32]
}
 800a8c0:	bf00      	nop
 800a8c2:	371c      	adds	r7, #28
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b087      	sub	sp, #28
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6a1b      	ldr	r3, [r3, #32]
 800a8dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6a1b      	ldr	r3, [r3, #32]
 800a8e2:	f023 0210 	bic.w	r2, r3, #16
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	699b      	ldr	r3, [r3, #24]
 800a8ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a8f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	031b      	lsls	r3, r3, #12
 800a8fc:	693a      	ldr	r2, [r7, #16]
 800a8fe:	4313      	orrs	r3, r2
 800a900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a908:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	011b      	lsls	r3, r3, #4
 800a90e:	697a      	ldr	r2, [r7, #20]
 800a910:	4313      	orrs	r3, r2
 800a912:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	693a      	ldr	r2, [r7, #16]
 800a918:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	697a      	ldr	r2, [r7, #20]
 800a91e:	621a      	str	r2, [r3, #32]
}
 800a920:	bf00      	nop
 800a922:	371c      	adds	r7, #28
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a92c:	b480      	push	{r7}
 800a92e:	b087      	sub	sp, #28
 800a930:	af00      	add	r7, sp, #0
 800a932:	60f8      	str	r0, [r7, #12]
 800a934:	60b9      	str	r1, [r7, #8]
 800a936:	607a      	str	r2, [r7, #4]
 800a938:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	6a1b      	ldr	r3, [r3, #32]
 800a93e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6a1b      	ldr	r3, [r3, #32]
 800a944:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	69db      	ldr	r3, [r3, #28]
 800a950:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	f023 0303 	bic.w	r3, r3, #3
 800a958:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800a95a:	693a      	ldr	r2, [r7, #16]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4313      	orrs	r3, r2
 800a960:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a968:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	011b      	lsls	r3, r3, #4
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	693a      	ldr	r2, [r7, #16]
 800a972:	4313      	orrs	r3, r2
 800a974:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800a97c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	021b      	lsls	r3, r3, #8
 800a982:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800a986:	697a      	ldr	r2, [r7, #20]
 800a988:	4313      	orrs	r3, r2
 800a98a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	693a      	ldr	r2, [r7, #16]
 800a990:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	697a      	ldr	r2, [r7, #20]
 800a996:	621a      	str	r2, [r3, #32]
}
 800a998:	bf00      	nop
 800a99a:	371c      	adds	r7, #28
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b087      	sub	sp, #28
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	60f8      	str	r0, [r7, #12]
 800a9ac:	60b9      	str	r1, [r7, #8]
 800a9ae:	607a      	str	r2, [r7, #4]
 800a9b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6a1b      	ldr	r3, [r3, #32]
 800a9b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	6a1b      	ldr	r3, [r3, #32]
 800a9bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	69db      	ldr	r3, [r3, #28]
 800a9c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a9d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	021b      	lsls	r3, r3, #8
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a9e2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	031b      	lsls	r3, r3, #12
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	693a      	ldr	r2, [r7, #16]
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a9f0:	697b      	ldr	r3, [r7, #20]
 800a9f2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800a9f6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	031b      	lsls	r3, r3, #12
 800a9fc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800aa00:	697a      	ldr	r2, [r7, #20]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	693a      	ldr	r2, [r7, #16]
 800aa0a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	621a      	str	r2, [r3, #32]
}
 800aa12:	bf00      	nop
 800aa14:	371c      	adds	r7, #28
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr

0800aa1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aa1e:	b480      	push	{r7}
 800aa20:	b085      	sub	sp, #20
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
 800aa26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	689b      	ldr	r3, [r3, #8]
 800aa2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800aa36:	683a      	ldr	r2, [r7, #0]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	f043 0307 	orr.w	r3, r3, #7
 800aa40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	68fa      	ldr	r2, [r7, #12]
 800aa46:	609a      	str	r2, [r3, #8]
}
 800aa48:	bf00      	nop
 800aa4a:	3714      	adds	r7, #20
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b087      	sub	sp, #28
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	60b9      	str	r1, [r7, #8]
 800aa5e:	607a      	str	r2, [r7, #4]
 800aa60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aa6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	021a      	lsls	r2, r3, #8
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	431a      	orrs	r2, r3
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	697a      	ldr	r2, [r7, #20]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	697a      	ldr	r2, [r7, #20]
 800aa86:	609a      	str	r2, [r3, #8]
}
 800aa88:	bf00      	nop
 800aa8a:	371c      	adds	r7, #28
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr

0800aa94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b087      	sub	sp, #28
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	f003 031f 	and.w	r3, r3, #31
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	fa02 f303 	lsl.w	r3, r2, r3
 800aaac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	6a1a      	ldr	r2, [r3, #32]
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	43db      	mvns	r3, r3
 800aab6:	401a      	ands	r2, r3
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6a1a      	ldr	r2, [r3, #32]
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	f003 031f 	and.w	r3, r3, #31
 800aac6:	6879      	ldr	r1, [r7, #4]
 800aac8:	fa01 f303 	lsl.w	r3, r1, r3
 800aacc:	431a      	orrs	r2, r3
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	621a      	str	r2, [r3, #32]
}
 800aad2:	bf00      	nop
 800aad4:	371c      	adds	r7, #28
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr
	...

0800aae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d101      	bne.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aaf4:	2302      	movs	r3, #2
 800aaf6:	e05a      	b.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2201      	movs	r2, #1
 800aafc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2202      	movs	r2, #2
 800ab04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	689b      	ldr	r3, [r3, #8]
 800ab16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	68fa      	ldr	r2, [r7, #12]
 800ab26:	4313      	orrs	r3, r2
 800ab28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	68fa      	ldr	r2, [r7, #12]
 800ab30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a21      	ldr	r2, [pc, #132]	@ (800abbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d022      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab44:	d01d      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	4a1d      	ldr	r2, [pc, #116]	@ (800abc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d018      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a1b      	ldr	r2, [pc, #108]	@ (800abc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d013      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	4a1a      	ldr	r2, [pc, #104]	@ (800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d00e      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	4a18      	ldr	r2, [pc, #96]	@ (800abcc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d009      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	4a17      	ldr	r2, [pc, #92]	@ (800abd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d004      	beq.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	4a15      	ldr	r2, [pc, #84]	@ (800abd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d10c      	bne.n	800ab9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	68ba      	ldr	r2, [r7, #8]
 800ab90:	4313      	orrs	r3, r2
 800ab92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	68ba      	ldr	r2, [r7, #8]
 800ab9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2201      	movs	r2, #1
 800aba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800abac:	2300      	movs	r3, #0
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3714      	adds	r7, #20
 800abb2:	46bd      	mov	sp, r7
 800abb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	40010000 	.word	0x40010000
 800abc0:	40000400 	.word	0x40000400
 800abc4:	40000800 	.word	0x40000800
 800abc8:	40000c00 	.word	0x40000c00
 800abcc:	40010400 	.word	0x40010400
 800abd0:	40014000 	.word	0x40014000
 800abd4:	40001800 	.word	0x40001800

0800abd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800abd8:	b480      	push	{r7}
 800abda:	b085      	sub	sp, #20
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800abe2:	2300      	movs	r3, #0
 800abe4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800abec:	2b01      	cmp	r3, #1
 800abee:	d101      	bne.n	800abf4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800abf0:	2302      	movs	r3, #2
 800abf2:	e03d      	b.n	800ac70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2201      	movs	r2, #1
 800abf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	68db      	ldr	r3, [r3, #12]
 800ac06:	4313      	orrs	r3, r2
 800ac08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	4313      	orrs	r3, r2
 800ac16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	685b      	ldr	r3, [r3, #4]
 800ac22:	4313      	orrs	r3, r2
 800ac24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	4313      	orrs	r3, r2
 800ac32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	691b      	ldr	r3, [r3, #16]
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	695b      	ldr	r3, [r3, #20]
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	69db      	ldr	r3, [r3, #28]
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ac6e:	2300      	movs	r3, #0
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3714      	adds	r7, #20
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr

0800ac7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ac84:	bf00      	nop
 800ac86:	370c      	adds	r7, #12
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ac98:	bf00      	nop
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b082      	sub	sp, #8
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d101      	bne.n	800acb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800acb2:	2301      	movs	r3, #1
 800acb4:	e042      	b.n	800ad3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d106      	bne.n	800acd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	2200      	movs	r2, #0
 800acc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f7f8 fb8c 	bl	80033e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2224      	movs	r2, #36	@ 0x24
 800acd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68da      	ldr	r2, [r3, #12]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ace6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f001 f81b 	bl	800bd24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	691a      	ldr	r2, [r3, #16]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800acfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	695a      	ldr	r2, [r3, #20]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ad0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	68da      	ldr	r2, [r3, #12]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ad1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2200      	movs	r2, #0
 800ad22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2220      	movs	r2, #32
 800ad28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2220      	movs	r2, #32
 800ad30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3708      	adds	r7, #8
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b08a      	sub	sp, #40	@ 0x28
 800ad48:	af02      	add	r7, sp, #8
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	60b9      	str	r1, [r7, #8]
 800ad4e:	603b      	str	r3, [r7, #0]
 800ad50:	4613      	mov	r3, r2
 800ad52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ad54:	2300      	movs	r3, #0
 800ad56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad5e:	b2db      	uxtb	r3, r3
 800ad60:	2b20      	cmp	r3, #32
 800ad62:	d175      	bne.n	800ae50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d002      	beq.n	800ad70 <HAL_UART_Transmit+0x2c>
 800ad6a:	88fb      	ldrh	r3, [r7, #6]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d101      	bne.n	800ad74 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
 800ad72:	e06e      	b.n	800ae52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	2200      	movs	r2, #0
 800ad78:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	2221      	movs	r2, #33	@ 0x21
 800ad7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ad82:	f7f9 f903 	bl	8003f8c <HAL_GetTick>
 800ad86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	88fa      	ldrh	r2, [r7, #6]
 800ad8c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	88fa      	ldrh	r2, [r7, #6]
 800ad92:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad9c:	d108      	bne.n	800adb0 <HAL_UART_Transmit+0x6c>
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	691b      	ldr	r3, [r3, #16]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d104      	bne.n	800adb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ada6:	2300      	movs	r3, #0
 800ada8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	61bb      	str	r3, [r7, #24]
 800adae:	e003      	b.n	800adb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800adb4:	2300      	movs	r3, #0
 800adb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800adb8:	e02e      	b.n	800ae18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	2200      	movs	r2, #0
 800adc2:	2180      	movs	r1, #128	@ 0x80
 800adc4:	68f8      	ldr	r0, [r7, #12]
 800adc6:	f000 fceb 	bl	800b7a0 <UART_WaitOnFlagUntilTimeout>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d005      	beq.n	800addc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2220      	movs	r2, #32
 800add4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800add8:	2303      	movs	r3, #3
 800adda:	e03a      	b.n	800ae52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d10b      	bne.n	800adfa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ade2:	69bb      	ldr	r3, [r7, #24]
 800ade4:	881b      	ldrh	r3, [r3, #0]
 800ade6:	461a      	mov	r2, r3
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800adf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	3302      	adds	r3, #2
 800adf6:	61bb      	str	r3, [r7, #24]
 800adf8:	e007      	b.n	800ae0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800adfa:	69fb      	ldr	r3, [r7, #28]
 800adfc:	781a      	ldrb	r2, [r3, #0]
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	3301      	adds	r3, #1
 800ae08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ae0e:	b29b      	uxth	r3, r3
 800ae10:	3b01      	subs	r3, #1
 800ae12:	b29a      	uxth	r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1cb      	bne.n	800adba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	9300      	str	r3, [sp, #0]
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	2140      	movs	r1, #64	@ 0x40
 800ae2c:	68f8      	ldr	r0, [r7, #12]
 800ae2e:	f000 fcb7 	bl	800b7a0 <UART_WaitOnFlagUntilTimeout>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d005      	beq.n	800ae44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2220      	movs	r2, #32
 800ae3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800ae40:	2303      	movs	r3, #3
 800ae42:	e006      	b.n	800ae52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2220      	movs	r2, #32
 800ae48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	e000      	b.n	800ae52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800ae50:	2302      	movs	r3, #2
  }
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3720      	adds	r7, #32
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ae5a:	b480      	push	{r7}
 800ae5c:	b085      	sub	sp, #20
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	60f8      	str	r0, [r7, #12]
 800ae62:	60b9      	str	r1, [r7, #8]
 800ae64:	4613      	mov	r3, r2
 800ae66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae6e:	b2db      	uxtb	r3, r3
 800ae70:	2b20      	cmp	r3, #32
 800ae72:	d121      	bne.n	800aeb8 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d002      	beq.n	800ae80 <HAL_UART_Transmit_IT+0x26>
 800ae7a:	88fb      	ldrh	r3, [r7, #6]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d101      	bne.n	800ae84 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800ae80:	2301      	movs	r3, #1
 800ae82:	e01a      	b.n	800aeba <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	68ba      	ldr	r2, [r7, #8]
 800ae88:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	88fa      	ldrh	r2, [r7, #6]
 800ae8e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	88fa      	ldrh	r2, [r7, #6]
 800ae94:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2221      	movs	r2, #33	@ 0x21
 800aea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68da      	ldr	r2, [r3, #12]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800aeb2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	e000      	b.n	800aeba <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800aeb8:	2302      	movs	r3, #2
  }
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3714      	adds	r7, #20
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr

0800aec6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b084      	sub	sp, #16
 800aeca:	af00      	add	r7, sp, #0
 800aecc:	60f8      	str	r0, [r7, #12]
 800aece:	60b9      	str	r1, [r7, #8]
 800aed0:	4613      	mov	r3, r2
 800aed2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aeda:	b2db      	uxtb	r3, r3
 800aedc:	2b20      	cmp	r3, #32
 800aede:	d112      	bne.n	800af06 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d002      	beq.n	800aeec <HAL_UART_Receive_DMA+0x26>
 800aee6:	88fb      	ldrh	r3, [r7, #6]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d101      	bne.n	800aef0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800aeec:	2301      	movs	r3, #1
 800aeee:	e00b      	b.n	800af08 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2200      	movs	r2, #0
 800aef4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800aef6:	88fb      	ldrh	r3, [r7, #6]
 800aef8:	461a      	mov	r2, r3
 800aefa:	68b9      	ldr	r1, [r7, #8]
 800aefc:	68f8      	ldr	r0, [r7, #12]
 800aefe:	f000 fca9 	bl	800b854 <UART_Start_Receive_DMA>
 800af02:	4603      	mov	r3, r0
 800af04:	e000      	b.n	800af08 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800af06:	2302      	movs	r3, #2
  }
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3710      	adds	r7, #16
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}

0800af10 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b090      	sub	sp, #64	@ 0x40
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800af18:	2300      	movs	r3, #0
 800af1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	695b      	ldr	r3, [r3, #20]
 800af22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af26:	2b80      	cmp	r3, #128	@ 0x80
 800af28:	bf0c      	ite	eq
 800af2a:	2301      	moveq	r3, #1
 800af2c:	2300      	movne	r3, #0
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	2b21      	cmp	r3, #33	@ 0x21
 800af3c:	d128      	bne.n	800af90 <HAL_UART_DMAStop+0x80>
 800af3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af40:	2b00      	cmp	r3, #0
 800af42:	d025      	beq.n	800af90 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	3314      	adds	r3, #20
 800af4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af4e:	e853 3f00 	ldrex	r3, [r3]
 800af52:	623b      	str	r3, [r7, #32]
   return(result);
 800af54:	6a3b      	ldr	r3, [r7, #32]
 800af56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	3314      	adds	r3, #20
 800af62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800af64:	633a      	str	r2, [r7, #48]	@ 0x30
 800af66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af6c:	e841 2300 	strex	r3, r2, [r1]
 800af70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af74:	2b00      	cmp	r3, #0
 800af76:	d1e5      	bne.n	800af44 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d004      	beq.n	800af8a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af84:	4618      	mov	r0, r3
 800af86:	f7f9 fed5 	bl	8004d34 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 fd08 	bl	800b9a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	695b      	ldr	r3, [r3, #20]
 800af96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af9a:	2b40      	cmp	r3, #64	@ 0x40
 800af9c:	bf0c      	ite	eq
 800af9e:	2301      	moveq	r3, #1
 800afa0:	2300      	movne	r3, #0
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800afac:	b2db      	uxtb	r3, r3
 800afae:	2b22      	cmp	r3, #34	@ 0x22
 800afb0:	d128      	bne.n	800b004 <HAL_UART_DMAStop+0xf4>
 800afb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d025      	beq.n	800b004 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	3314      	adds	r3, #20
 800afbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	e853 3f00 	ldrex	r3, [r3]
 800afc6:	60fb      	str	r3, [r7, #12]
   return(result);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afce:	637b      	str	r3, [r7, #52]	@ 0x34
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	3314      	adds	r3, #20
 800afd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800afd8:	61fa      	str	r2, [r7, #28]
 800afda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afdc:	69b9      	ldr	r1, [r7, #24]
 800afde:	69fa      	ldr	r2, [r7, #28]
 800afe0:	e841 2300 	strex	r3, r2, [r1]
 800afe4:	617b      	str	r3, [r7, #20]
   return(result);
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d1e5      	bne.n	800afb8 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d004      	beq.n	800affe <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aff8:	4618      	mov	r0, r3
 800affa:	f7f9 fe9b 	bl	8004d34 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f000 fcf6 	bl	800b9f0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800b004:	2300      	movs	r3, #0
}
 800b006:	4618      	mov	r0, r3
 800b008:	3740      	adds	r7, #64	@ 0x40
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}
	...

0800b010 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b0ba      	sub	sp, #232	@ 0xe8
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	68db      	ldr	r3, [r3, #12]
 800b028:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	695b      	ldr	r3, [r3, #20]
 800b032:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b036:	2300      	movs	r3, #0
 800b038:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b03c:	2300      	movs	r3, #0
 800b03e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b046:	f003 030f 	and.w	r3, r3, #15
 800b04a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b04e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b052:	2b00      	cmp	r3, #0
 800b054:	d10f      	bne.n	800b076 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b05a:	f003 0320 	and.w	r3, r3, #32
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d009      	beq.n	800b076 <HAL_UART_IRQHandler+0x66>
 800b062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b066:	f003 0320 	and.w	r3, r3, #32
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d003      	beq.n	800b076 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 fd9a 	bl	800bba8 <UART_Receive_IT>
      return;
 800b074:	e273      	b.n	800b55e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b076:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f000 80de 	beq.w	800b23c <HAL_UART_IRQHandler+0x22c>
 800b080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b084:	f003 0301 	and.w	r3, r3, #1
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d106      	bne.n	800b09a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b08c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b090:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b094:	2b00      	cmp	r3, #0
 800b096:	f000 80d1 	beq.w	800b23c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b09a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b09e:	f003 0301 	and.w	r3, r3, #1
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00b      	beq.n	800b0be <HAL_UART_IRQHandler+0xae>
 800b0a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d005      	beq.n	800b0be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0b6:	f043 0201 	orr.w	r2, r3, #1
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b0be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0c2:	f003 0304 	and.w	r3, r3, #4
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d00b      	beq.n	800b0e2 <HAL_UART_IRQHandler+0xd2>
 800b0ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0ce:	f003 0301 	and.w	r3, r3, #1
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d005      	beq.n	800b0e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0da:	f043 0202 	orr.w	r2, r3, #2
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b0e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0e6:	f003 0302 	and.w	r3, r3, #2
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d00b      	beq.n	800b106 <HAL_UART_IRQHandler+0xf6>
 800b0ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0f2:	f003 0301 	and.w	r3, r3, #1
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d005      	beq.n	800b106 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0fe:	f043 0204 	orr.w	r2, r3, #4
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b10a:	f003 0308 	and.w	r3, r3, #8
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d011      	beq.n	800b136 <HAL_UART_IRQHandler+0x126>
 800b112:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b116:	f003 0320 	and.w	r3, r3, #32
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d105      	bne.n	800b12a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b11e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b122:	f003 0301 	and.w	r3, r3, #1
 800b126:	2b00      	cmp	r3, #0
 800b128:	d005      	beq.n	800b136 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b12e:	f043 0208 	orr.w	r2, r3, #8
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	f000 820a 	beq.w	800b554 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b144:	f003 0320 	and.w	r3, r3, #32
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d008      	beq.n	800b15e <HAL_UART_IRQHandler+0x14e>
 800b14c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b150:	f003 0320 	and.w	r3, r3, #32
 800b154:	2b00      	cmp	r3, #0
 800b156:	d002      	beq.n	800b15e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 fd25 	bl	800bba8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	695b      	ldr	r3, [r3, #20]
 800b164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b168:	2b40      	cmp	r3, #64	@ 0x40
 800b16a:	bf0c      	ite	eq
 800b16c:	2301      	moveq	r3, #1
 800b16e:	2300      	movne	r3, #0
 800b170:	b2db      	uxtb	r3, r3
 800b172:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b17a:	f003 0308 	and.w	r3, r3, #8
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d103      	bne.n	800b18a <HAL_UART_IRQHandler+0x17a>
 800b182:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b186:	2b00      	cmp	r3, #0
 800b188:	d04f      	beq.n	800b22a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 fc30 	bl	800b9f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	695b      	ldr	r3, [r3, #20]
 800b196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b19a:	2b40      	cmp	r3, #64	@ 0x40
 800b19c:	d141      	bne.n	800b222 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	3314      	adds	r3, #20
 800b1a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b1ac:	e853 3f00 	ldrex	r3, [r3]
 800b1b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b1b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	3314      	adds	r3, #20
 800b1c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b1ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b1ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b1d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b1da:	e841 2300 	strex	r3, r2, [r1]
 800b1de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b1e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d1d9      	bne.n	800b19e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d013      	beq.n	800b21a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1f6:	4a8a      	ldr	r2, [pc, #552]	@ (800b420 <HAL_UART_IRQHandler+0x410>)
 800b1f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1fe:	4618      	mov	r0, r3
 800b200:	f7f9 fe08 	bl	8004e14 <HAL_DMA_Abort_IT>
 800b204:	4603      	mov	r3, r0
 800b206:	2b00      	cmp	r3, #0
 800b208:	d016      	beq.n	800b238 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b20e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b214:	4610      	mov	r0, r2
 800b216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b218:	e00e      	b.n	800b238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f000 f9ac 	bl	800b578 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b220:	e00a      	b.n	800b238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 f9a8 	bl	800b578 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b228:	e006      	b.n	800b238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 f9a4 	bl	800b578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2200      	movs	r2, #0
 800b234:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b236:	e18d      	b.n	800b554 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b238:	bf00      	nop
    return;
 800b23a:	e18b      	b.n	800b554 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b240:	2b01      	cmp	r3, #1
 800b242:	f040 8167 	bne.w	800b514 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b24a:	f003 0310 	and.w	r3, r3, #16
 800b24e:	2b00      	cmp	r3, #0
 800b250:	f000 8160 	beq.w	800b514 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800b254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b258:	f003 0310 	and.w	r3, r3, #16
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 8159 	beq.w	800b514 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b262:	2300      	movs	r3, #0
 800b264:	60bb      	str	r3, [r7, #8]
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	60bb      	str	r3, [r7, #8]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	60bb      	str	r3, [r7, #8]
 800b276:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	695b      	ldr	r3, [r3, #20]
 800b27e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b282:	2b40      	cmp	r3, #64	@ 0x40
 800b284:	f040 80ce 	bne.w	800b424 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b294:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b298:	2b00      	cmp	r3, #0
 800b29a:	f000 80a9 	beq.w	800b3f0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b2a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	f080 80a2 	bcs.w	800b3f0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2b8:	69db      	ldr	r3, [r3, #28]
 800b2ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2be:	f000 8088 	beq.w	800b3d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	330c      	adds	r3, #12
 800b2c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b2d0:	e853 3f00 	ldrex	r3, [r3]
 800b2d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b2d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b2e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	330c      	adds	r3, #12
 800b2ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b2ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b2f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b2fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b2fe:	e841 2300 	strex	r3, r2, [r1]
 800b302:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b306:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d1d9      	bne.n	800b2c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	3314      	adds	r3, #20
 800b314:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b316:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b318:	e853 3f00 	ldrex	r3, [r3]
 800b31c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b31e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b320:	f023 0301 	bic.w	r3, r3, #1
 800b324:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	3314      	adds	r3, #20
 800b32e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b332:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b336:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b338:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b33a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b33e:	e841 2300 	strex	r3, r2, [r1]
 800b342:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b344:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b346:	2b00      	cmp	r3, #0
 800b348:	d1e1      	bne.n	800b30e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	3314      	adds	r3, #20
 800b350:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b352:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b354:	e853 3f00 	ldrex	r3, [r3]
 800b358:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b35a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b35c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b360:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	3314      	adds	r3, #20
 800b36a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b36e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b370:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b372:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b374:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b376:	e841 2300 	strex	r3, r2, [r1]
 800b37a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b37c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d1e3      	bne.n	800b34a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2220      	movs	r2, #32
 800b386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	330c      	adds	r3, #12
 800b396:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b39a:	e853 3f00 	ldrex	r3, [r3]
 800b39e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b3a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3a2:	f023 0310 	bic.w	r3, r3, #16
 800b3a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	330c      	adds	r3, #12
 800b3b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b3b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b3b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b3ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b3bc:	e841 2300 	strex	r3, r2, [r1]
 800b3c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b3c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d1e3      	bne.n	800b390 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7f9 fcb1 	bl	8004d34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2202      	movs	r2, #2
 800b3d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	1ad3      	subs	r3, r2, r3
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 f8cf 	bl	800b58c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b3ee:	e0b3      	b.n	800b558 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b3f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	f040 80ad 	bne.w	800b558 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b402:	69db      	ldr	r3, [r3, #28]
 800b404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b408:	f040 80a6 	bne.w	800b558 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2202      	movs	r2, #2
 800b410:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b416:	4619      	mov	r1, r3
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 f8b7 	bl	800b58c <HAL_UARTEx_RxEventCallback>
      return;
 800b41e:	e09b      	b.n	800b558 <HAL_UART_IRQHandler+0x548>
 800b420:	0800bab7 	.word	0x0800bab7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b42c:	b29b      	uxth	r3, r3
 800b42e:	1ad3      	subs	r3, r2, r3
 800b430:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b438:	b29b      	uxth	r3, r3
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	f000 808e 	beq.w	800b55c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800b440:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b444:	2b00      	cmp	r3, #0
 800b446:	f000 8089 	beq.w	800b55c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	330c      	adds	r3, #12
 800b450:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b454:	e853 3f00 	ldrex	r3, [r3]
 800b458:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b45a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b45c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b460:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	330c      	adds	r3, #12
 800b46a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b46e:	647a      	str	r2, [r7, #68]	@ 0x44
 800b470:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b472:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b474:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b476:	e841 2300 	strex	r3, r2, [r1]
 800b47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b47c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d1e3      	bne.n	800b44a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	3314      	adds	r3, #20
 800b488:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b48c:	e853 3f00 	ldrex	r3, [r3]
 800b490:	623b      	str	r3, [r7, #32]
   return(result);
 800b492:	6a3b      	ldr	r3, [r7, #32]
 800b494:	f023 0301 	bic.w	r3, r3, #1
 800b498:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	3314      	adds	r3, #20
 800b4a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b4a6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b4a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4ae:	e841 2300 	strex	r3, r2, [r1]
 800b4b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d1e3      	bne.n	800b482 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2220      	movs	r2, #32
 800b4be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	330c      	adds	r3, #12
 800b4ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	e853 3f00 	ldrex	r3, [r3]
 800b4d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	f023 0310 	bic.w	r3, r3, #16
 800b4de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	330c      	adds	r3, #12
 800b4e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b4ec:	61fa      	str	r2, [r7, #28]
 800b4ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f0:	69b9      	ldr	r1, [r7, #24]
 800b4f2:	69fa      	ldr	r2, [r7, #28]
 800b4f4:	e841 2300 	strex	r3, r2, [r1]
 800b4f8:	617b      	str	r3, [r7, #20]
   return(result);
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d1e3      	bne.n	800b4c8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2202      	movs	r2, #2
 800b504:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b506:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b50a:	4619      	mov	r1, r3
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 f83d 	bl	800b58c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b512:	e023      	b.n	800b55c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d009      	beq.n	800b534 <HAL_UART_IRQHandler+0x524>
 800b520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d003      	beq.n	800b534 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 fad3 	bl	800bad8 <UART_Transmit_IT>
    return;
 800b532:	e014      	b.n	800b55e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d00e      	beq.n	800b55e <HAL_UART_IRQHandler+0x54e>
 800b540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d008      	beq.n	800b55e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	f000 fb13 	bl	800bb78 <UART_EndTransmit_IT>
    return;
 800b552:	e004      	b.n	800b55e <HAL_UART_IRQHandler+0x54e>
    return;
 800b554:	bf00      	nop
 800b556:	e002      	b.n	800b55e <HAL_UART_IRQHandler+0x54e>
      return;
 800b558:	bf00      	nop
 800b55a:	e000      	b.n	800b55e <HAL_UART_IRQHandler+0x54e>
      return;
 800b55c:	bf00      	nop
  }
}
 800b55e:	37e8      	adds	r7, #232	@ 0xe8
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b564:	b480      	push	{r7}
 800b566:	b083      	sub	sp, #12
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b56c:	bf00      	nop
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr

0800b578 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b578:	b480      	push	{r7}
 800b57a:	b083      	sub	sp, #12
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b580:	bf00      	nop
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b083      	sub	sp, #12
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
 800b594:	460b      	mov	r3, r1
 800b596:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b598:	bf00      	nop
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b09c      	sub	sp, #112	@ 0x70
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d172      	bne.n	800b6a6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800b5c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b5c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	330c      	adds	r3, #12
 800b5cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5d0:	e853 3f00 	ldrex	r3, [r3]
 800b5d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b5d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b5de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	330c      	adds	r3, #12
 800b5e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b5e6:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b5e8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b5ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b5ee:	e841 2300 	strex	r3, r2, [r1]
 800b5f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b5f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d1e5      	bne.n	800b5c6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	3314      	adds	r3, #20
 800b600:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b604:	e853 3f00 	ldrex	r3, [r3]
 800b608:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b60a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b60c:	f023 0301 	bic.w	r3, r3, #1
 800b610:	667b      	str	r3, [r7, #100]	@ 0x64
 800b612:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	3314      	adds	r3, #20
 800b618:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b61a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b61c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b61e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b620:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b622:	e841 2300 	strex	r3, r2, [r1]
 800b626:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d1e5      	bne.n	800b5fa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b62e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	3314      	adds	r3, #20
 800b634:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b638:	e853 3f00 	ldrex	r3, [r3]
 800b63c:	623b      	str	r3, [r7, #32]
   return(result);
 800b63e:	6a3b      	ldr	r3, [r7, #32]
 800b640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b644:	663b      	str	r3, [r7, #96]	@ 0x60
 800b646:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	3314      	adds	r3, #20
 800b64c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b64e:	633a      	str	r2, [r7, #48]	@ 0x30
 800b650:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b656:	e841 2300 	strex	r3, r2, [r1]
 800b65a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b65c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d1e5      	bne.n	800b62e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b662:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b664:	2220      	movs	r2, #32
 800b666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b66a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b66c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d119      	bne.n	800b6a6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	330c      	adds	r3, #12
 800b678:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	e853 3f00 	ldrex	r3, [r3]
 800b680:	60fb      	str	r3, [r7, #12]
   return(result);
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	f023 0310 	bic.w	r3, r3, #16
 800b688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b68a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	330c      	adds	r3, #12
 800b690:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b692:	61fa      	str	r2, [r7, #28]
 800b694:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b696:	69b9      	ldr	r1, [r7, #24]
 800b698:	69fa      	ldr	r2, [r7, #28]
 800b69a:	e841 2300 	strex	r3, r2, [r1]
 800b69e:	617b      	str	r3, [r7, #20]
   return(result);
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d1e5      	bne.n	800b672 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d106      	bne.n	800b6c2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b6b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b6bc:	f7ff ff66 	bl	800b58c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b6c0:	e002      	b.n	800b6c8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b6c2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b6c4:	f7f8 fa24 	bl	8003b10 <HAL_UART_RxCpltCallback>
}
 800b6c8:	bf00      	nop
 800b6ca:	3770      	adds	r7, #112	@ 0x70
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6dc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6e8:	2b01      	cmp	r3, #1
 800b6ea:	d108      	bne.n	800b6fe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b6f0:	085b      	lsrs	r3, r3, #1
 800b6f2:	b29b      	uxth	r3, r3
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f7ff ff48 	bl	800b58c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b6fc:	e002      	b.n	800b704 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f7ff ff30 	bl	800b564 <HAL_UART_RxHalfCpltCallback>
}
 800b704:	bf00      	nop
 800b706:	3710      	adds	r7, #16
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b084      	sub	sp, #16
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b714:	2300      	movs	r3, #0
 800b716:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b71c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	695b      	ldr	r3, [r3, #20]
 800b724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b728:	2b80      	cmp	r3, #128	@ 0x80
 800b72a:	bf0c      	ite	eq
 800b72c:	2301      	moveq	r3, #1
 800b72e:	2300      	movne	r3, #0
 800b730:	b2db      	uxtb	r3, r3
 800b732:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	2b21      	cmp	r3, #33	@ 0x21
 800b73e:	d108      	bne.n	800b752 <UART_DMAError+0x46>
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d005      	beq.n	800b752 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	2200      	movs	r2, #0
 800b74a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800b74c:	68b8      	ldr	r0, [r7, #8]
 800b74e:	f000 f927 	bl	800b9a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	695b      	ldr	r3, [r3, #20]
 800b758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b75c:	2b40      	cmp	r3, #64	@ 0x40
 800b75e:	bf0c      	ite	eq
 800b760:	2301      	moveq	r3, #1
 800b762:	2300      	movne	r3, #0
 800b764:	b2db      	uxtb	r3, r3
 800b766:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b76e:	b2db      	uxtb	r3, r3
 800b770:	2b22      	cmp	r3, #34	@ 0x22
 800b772:	d108      	bne.n	800b786 <UART_DMAError+0x7a>
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d005      	beq.n	800b786 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	2200      	movs	r2, #0
 800b77e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800b780:	68b8      	ldr	r0, [r7, #8]
 800b782:	f000 f935 	bl	800b9f0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b78a:	f043 0210 	orr.w	r2, r3, #16
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b792:	68b8      	ldr	r0, [r7, #8]
 800b794:	f7ff fef0 	bl	800b578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b798:	bf00      	nop
 800b79a:	3710      	adds	r7, #16
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b086      	sub	sp, #24
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	60f8      	str	r0, [r7, #12]
 800b7a8:	60b9      	str	r1, [r7, #8]
 800b7aa:	603b      	str	r3, [r7, #0]
 800b7ac:	4613      	mov	r3, r2
 800b7ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7b0:	e03b      	b.n	800b82a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7b2:	6a3b      	ldr	r3, [r7, #32]
 800b7b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7b8:	d037      	beq.n	800b82a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7ba:	f7f8 fbe7 	bl	8003f8c <HAL_GetTick>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	6a3a      	ldr	r2, [r7, #32]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d302      	bcc.n	800b7d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b7ca:	6a3b      	ldr	r3, [r7, #32]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d101      	bne.n	800b7d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b7d0:	2303      	movs	r3, #3
 800b7d2:	e03a      	b.n	800b84a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	68db      	ldr	r3, [r3, #12]
 800b7da:	f003 0304 	and.w	r3, r3, #4
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d023      	beq.n	800b82a <UART_WaitOnFlagUntilTimeout+0x8a>
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	2b80      	cmp	r3, #128	@ 0x80
 800b7e6:	d020      	beq.n	800b82a <UART_WaitOnFlagUntilTimeout+0x8a>
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	2b40      	cmp	r3, #64	@ 0x40
 800b7ec:	d01d      	beq.n	800b82a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f003 0308 	and.w	r3, r3, #8
 800b7f8:	2b08      	cmp	r3, #8
 800b7fa:	d116      	bne.n	800b82a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	617b      	str	r3, [r7, #20]
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	617b      	str	r3, [r7, #20]
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	685b      	ldr	r3, [r3, #4]
 800b80e:	617b      	str	r3, [r7, #20]
 800b810:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b812:	68f8      	ldr	r0, [r7, #12]
 800b814:	f000 f8ec 	bl	800b9f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2208      	movs	r2, #8
 800b81c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2200      	movs	r2, #0
 800b822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b826:	2301      	movs	r3, #1
 800b828:	e00f      	b.n	800b84a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	681a      	ldr	r2, [r3, #0]
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	4013      	ands	r3, r2
 800b834:	68ba      	ldr	r2, [r7, #8]
 800b836:	429a      	cmp	r2, r3
 800b838:	bf0c      	ite	eq
 800b83a:	2301      	moveq	r3, #1
 800b83c:	2300      	movne	r3, #0
 800b83e:	b2db      	uxtb	r3, r3
 800b840:	461a      	mov	r2, r3
 800b842:	79fb      	ldrb	r3, [r7, #7]
 800b844:	429a      	cmp	r2, r3
 800b846:	d0b4      	beq.n	800b7b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b848:	2300      	movs	r3, #0
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
	...

0800b854 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b098      	sub	sp, #96	@ 0x60
 800b858:	af00      	add	r7, sp, #0
 800b85a:	60f8      	str	r0, [r7, #12]
 800b85c:	60b9      	str	r1, [r7, #8]
 800b85e:	4613      	mov	r3, r2
 800b860:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b862:	68ba      	ldr	r2, [r7, #8]
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	88fa      	ldrh	r2, [r7, #6]
 800b86c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	2200      	movs	r2, #0
 800b872:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	2222      	movs	r2, #34	@ 0x22
 800b878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b880:	4a44      	ldr	r2, [pc, #272]	@ (800b994 <UART_Start_Receive_DMA+0x140>)
 800b882:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b888:	4a43      	ldr	r2, [pc, #268]	@ (800b998 <UART_Start_Receive_DMA+0x144>)
 800b88a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b890:	4a42      	ldr	r2, [pc, #264]	@ (800b99c <UART_Start_Receive_DMA+0x148>)
 800b892:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b898:	2200      	movs	r2, #0
 800b89a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b89c:	f107 0308 	add.w	r3, r7, #8
 800b8a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	3304      	adds	r3, #4
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8b0:	681a      	ldr	r2, [r3, #0]
 800b8b2:	88fb      	ldrh	r3, [r7, #6]
 800b8b4:	f7f9 f9e6 	bl	8004c84 <HAL_DMA_Start_IT>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d008      	beq.n	800b8d0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2210      	movs	r2, #16
 800b8c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2220      	movs	r2, #32
 800b8c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	e05d      	b.n	800b98c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	613b      	str	r3, [r7, #16]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	613b      	str	r3, [r7, #16]
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	685b      	ldr	r3, [r3, #4]
 800b8e2:	613b      	str	r3, [r7, #16]
 800b8e4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	691b      	ldr	r3, [r3, #16]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d019      	beq.n	800b922 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	330c      	adds	r3, #12
 800b8f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8f8:	e853 3f00 	ldrex	r3, [r3]
 800b8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b8fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b904:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	330c      	adds	r3, #12
 800b90c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b90e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800b910:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b912:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b914:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b916:	e841 2300 	strex	r3, r2, [r1]
 800b91a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b91c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d1e5      	bne.n	800b8ee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	3314      	adds	r3, #20
 800b928:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b92a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b92c:	e853 3f00 	ldrex	r3, [r3]
 800b930:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b934:	f043 0301 	orr.w	r3, r3, #1
 800b938:	657b      	str	r3, [r7, #84]	@ 0x54
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	3314      	adds	r3, #20
 800b940:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b942:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b944:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b946:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b948:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b94a:	e841 2300 	strex	r3, r2, [r1]
 800b94e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b952:	2b00      	cmp	r3, #0
 800b954:	d1e5      	bne.n	800b922 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	3314      	adds	r3, #20
 800b95c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	e853 3f00 	ldrex	r3, [r3]
 800b964:	617b      	str	r3, [r7, #20]
   return(result);
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b96c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	3314      	adds	r3, #20
 800b974:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b976:	627a      	str	r2, [r7, #36]	@ 0x24
 800b978:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97a:	6a39      	ldr	r1, [r7, #32]
 800b97c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b97e:	e841 2300 	strex	r3, r2, [r1]
 800b982:	61fb      	str	r3, [r7, #28]
   return(result);
 800b984:	69fb      	ldr	r3, [r7, #28]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d1e5      	bne.n	800b956 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800b98a:	2300      	movs	r3, #0
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	3760      	adds	r7, #96	@ 0x60
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}
 800b994:	0800b5a5 	.word	0x0800b5a5
 800b998:	0800b6d1 	.word	0x0800b6d1
 800b99c:	0800b70d 	.word	0x0800b70d

0800b9a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b089      	sub	sp, #36	@ 0x24
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	330c      	adds	r3, #12
 800b9ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	e853 3f00 	ldrex	r3, [r3]
 800b9b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b9be:	61fb      	str	r3, [r7, #28]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	330c      	adds	r3, #12
 800b9c6:	69fa      	ldr	r2, [r7, #28]
 800b9c8:	61ba      	str	r2, [r7, #24]
 800b9ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9cc:	6979      	ldr	r1, [r7, #20]
 800b9ce:	69ba      	ldr	r2, [r7, #24]
 800b9d0:	e841 2300 	strex	r3, r2, [r1]
 800b9d4:	613b      	str	r3, [r7, #16]
   return(result);
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d1e5      	bne.n	800b9a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2220      	movs	r2, #32
 800b9e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800b9e4:	bf00      	nop
 800b9e6:	3724      	adds	r7, #36	@ 0x24
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr

0800b9f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b095      	sub	sp, #84	@ 0x54
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	330c      	adds	r3, #12
 800b9fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba02:	e853 3f00 	ldrex	r3, [r3]
 800ba06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	330c      	adds	r3, #12
 800ba16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba18:	643a      	str	r2, [r7, #64]	@ 0x40
 800ba1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba20:	e841 2300 	strex	r3, r2, [r1]
 800ba24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d1e5      	bne.n	800b9f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	3314      	adds	r3, #20
 800ba32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba34:	6a3b      	ldr	r3, [r7, #32]
 800ba36:	e853 3f00 	ldrex	r3, [r3]
 800ba3a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba3c:	69fb      	ldr	r3, [r7, #28]
 800ba3e:	f023 0301 	bic.w	r3, r3, #1
 800ba42:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	3314      	adds	r3, #20
 800ba4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ba4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ba4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba54:	e841 2300 	strex	r3, r2, [r1]
 800ba58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d1e5      	bne.n	800ba2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d119      	bne.n	800ba9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	330c      	adds	r3, #12
 800ba6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	e853 3f00 	ldrex	r3, [r3]
 800ba76:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	f023 0310 	bic.w	r3, r3, #16
 800ba7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	330c      	adds	r3, #12
 800ba86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba88:	61ba      	str	r2, [r7, #24]
 800ba8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba8c:	6979      	ldr	r1, [r7, #20]
 800ba8e:	69ba      	ldr	r2, [r7, #24]
 800ba90:	e841 2300 	strex	r3, r2, [r1]
 800ba94:	613b      	str	r3, [r7, #16]
   return(result);
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d1e5      	bne.n	800ba68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2220      	movs	r2, #32
 800baa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800baaa:	bf00      	nop
 800baac:	3754      	adds	r7, #84	@ 0x54
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr

0800bab6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b084      	sub	sp, #16
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bac2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2200      	movs	r2, #0
 800bac8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800baca:	68f8      	ldr	r0, [r7, #12]
 800bacc:	f7ff fd54 	bl	800b578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bad0:	bf00      	nop
 800bad2:	3710      	adds	r7, #16
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}

0800bad8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bad8:	b480      	push	{r7}
 800bada:	b085      	sub	sp, #20
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	2b21      	cmp	r3, #33	@ 0x21
 800baea:	d13e      	bne.n	800bb6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	689b      	ldr	r3, [r3, #8]
 800baf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baf4:	d114      	bne.n	800bb20 <UART_Transmit_IT+0x48>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	691b      	ldr	r3, [r3, #16]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d110      	bne.n	800bb20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6a1b      	ldr	r3, [r3, #32]
 800bb02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	881b      	ldrh	r3, [r3, #0]
 800bb08:	461a      	mov	r2, r3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	6a1b      	ldr	r3, [r3, #32]
 800bb18:	1c9a      	adds	r2, r3, #2
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	621a      	str	r2, [r3, #32]
 800bb1e:	e008      	b.n	800bb32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6a1b      	ldr	r3, [r3, #32]
 800bb24:	1c59      	adds	r1, r3, #1
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	6211      	str	r1, [r2, #32]
 800bb2a:	781a      	ldrb	r2, [r3, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bb36:	b29b      	uxth	r3, r3
 800bb38:	3b01      	subs	r3, #1
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	687a      	ldr	r2, [r7, #4]
 800bb3e:	4619      	mov	r1, r3
 800bb40:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d10f      	bne.n	800bb66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	68da      	ldr	r2, [r3, #12]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bb54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	68da      	ldr	r2, [r3, #12]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bb66:	2300      	movs	r3, #0
 800bb68:	e000      	b.n	800bb6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bb6a:	2302      	movs	r3, #2
  }
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3714      	adds	r7, #20
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	68da      	ldr	r2, [r3, #12]
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bb8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2220      	movs	r2, #32
 800bb94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f7f6 ff23 	bl	80029e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bb9e:	2300      	movs	r3, #0
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3708      	adds	r7, #8
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b08c      	sub	sp, #48	@ 0x30
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	2b22      	cmp	r3, #34	@ 0x22
 800bbc2:	f040 80aa 	bne.w	800bd1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	689b      	ldr	r3, [r3, #8]
 800bbca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbce:	d115      	bne.n	800bbfc <UART_Receive_IT+0x54>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	691b      	ldr	r3, [r3, #16]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d111      	bne.n	800bbfc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbdc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbea:	b29a      	uxth	r2, r3
 800bbec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbf4:	1c9a      	adds	r2, r3, #2
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	629a      	str	r2, [r3, #40]	@ 0x28
 800bbfa:	e024      	b.n	800bc46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	689b      	ldr	r3, [r3, #8]
 800bc06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc0a:	d007      	beq.n	800bc1c <UART_Receive_IT+0x74>
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d10a      	bne.n	800bc2a <UART_Receive_IT+0x82>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	691b      	ldr	r3, [r3, #16]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d106      	bne.n	800bc2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	b2da      	uxtb	r2, r3
 800bc24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc26:	701a      	strb	r2, [r3, #0]
 800bc28:	e008      	b.n	800bc3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc36:	b2da      	uxtb	r2, r3
 800bc38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc40:	1c5a      	adds	r2, r3, #1
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	b29b      	uxth	r3, r3
 800bc50:	687a      	ldr	r2, [r7, #4]
 800bc52:	4619      	mov	r1, r3
 800bc54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d15d      	bne.n	800bd16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	68da      	ldr	r2, [r3, #12]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f022 0220 	bic.w	r2, r2, #32
 800bc68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	68da      	ldr	r2, [r3, #12]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bc78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	695a      	ldr	r2, [r3, #20]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f022 0201 	bic.w	r2, r2, #1
 800bc88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2220      	movs	r2, #32
 800bc8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2200      	movs	r2, #0
 800bc96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d135      	bne.n	800bd0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2200      	movs	r2, #0
 800bca4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	330c      	adds	r3, #12
 800bcac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	e853 3f00 	ldrex	r3, [r3]
 800bcb4:	613b      	str	r3, [r7, #16]
   return(result);
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	f023 0310 	bic.w	r3, r3, #16
 800bcbc:	627b      	str	r3, [r7, #36]	@ 0x24
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	330c      	adds	r3, #12
 800bcc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcc6:	623a      	str	r2, [r7, #32]
 800bcc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcca:	69f9      	ldr	r1, [r7, #28]
 800bccc:	6a3a      	ldr	r2, [r7, #32]
 800bcce:	e841 2300 	strex	r3, r2, [r1]
 800bcd2:	61bb      	str	r3, [r7, #24]
   return(result);
 800bcd4:	69bb      	ldr	r3, [r7, #24]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d1e5      	bne.n	800bca6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f003 0310 	and.w	r3, r3, #16
 800bce4:	2b10      	cmp	r3, #16
 800bce6:	d10a      	bne.n	800bcfe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bce8:	2300      	movs	r3, #0
 800bcea:	60fb      	str	r3, [r7, #12]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	60fb      	str	r3, [r7, #12]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	685b      	ldr	r3, [r3, #4]
 800bcfa:	60fb      	str	r3, [r7, #12]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bd02:	4619      	mov	r1, r3
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f7ff fc41 	bl	800b58c <HAL_UARTEx_RxEventCallback>
 800bd0a:	e002      	b.n	800bd12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f7f7 feff 	bl	8003b10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bd12:	2300      	movs	r3, #0
 800bd14:	e002      	b.n	800bd1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800bd16:	2300      	movs	r3, #0
 800bd18:	e000      	b.n	800bd1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bd1a:	2302      	movs	r3, #2
  }
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	3730      	adds	r7, #48	@ 0x30
 800bd20:	46bd      	mov	sp, r7
 800bd22:	bd80      	pop	{r7, pc}

0800bd24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bd24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bd28:	b0c0      	sub	sp, #256	@ 0x100
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bd30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	691b      	ldr	r3, [r3, #16]
 800bd38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bd3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd40:	68d9      	ldr	r1, [r3, #12]
 800bd42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd46:	681a      	ldr	r2, [r3, #0]
 800bd48:	ea40 0301 	orr.w	r3, r0, r1
 800bd4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bd4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd52:	689a      	ldr	r2, [r3, #8]
 800bd54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd58:	691b      	ldr	r3, [r3, #16]
 800bd5a:	431a      	orrs	r2, r3
 800bd5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd60:	695b      	ldr	r3, [r3, #20]
 800bd62:	431a      	orrs	r2, r3
 800bd64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd68:	69db      	ldr	r3, [r3, #28]
 800bd6a:	4313      	orrs	r3, r2
 800bd6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bd70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800bd7c:	f021 010c 	bic.w	r1, r1, #12
 800bd80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800bd8a:	430b      	orrs	r3, r1
 800bd8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bd8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	695b      	ldr	r3, [r3, #20]
 800bd96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800bd9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd9e:	6999      	ldr	r1, [r3, #24]
 800bda0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bda4:	681a      	ldr	r2, [r3, #0]
 800bda6:	ea40 0301 	orr.w	r3, r0, r1
 800bdaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bdac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdb0:	681a      	ldr	r2, [r3, #0]
 800bdb2:	4b8f      	ldr	r3, [pc, #572]	@ (800bff0 <UART_SetConfig+0x2cc>)
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	d005      	beq.n	800bdc4 <UART_SetConfig+0xa0>
 800bdb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	4b8d      	ldr	r3, [pc, #564]	@ (800bff4 <UART_SetConfig+0x2d0>)
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d104      	bne.n	800bdce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bdc4:	f7fc fa30 	bl	8008228 <HAL_RCC_GetPCLK2Freq>
 800bdc8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800bdcc:	e003      	b.n	800bdd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bdce:	f7fc fa17 	bl	8008200 <HAL_RCC_GetPCLK1Freq>
 800bdd2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdda:	69db      	ldr	r3, [r3, #28]
 800bddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bde0:	f040 810c 	bne.w	800bffc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bde4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bde8:	2200      	movs	r2, #0
 800bdea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bdee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800bdf2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800bdf6:	4622      	mov	r2, r4
 800bdf8:	462b      	mov	r3, r5
 800bdfa:	1891      	adds	r1, r2, r2
 800bdfc:	65b9      	str	r1, [r7, #88]	@ 0x58
 800bdfe:	415b      	adcs	r3, r3
 800be00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800be06:	4621      	mov	r1, r4
 800be08:	eb12 0801 	adds.w	r8, r2, r1
 800be0c:	4629      	mov	r1, r5
 800be0e:	eb43 0901 	adc.w	r9, r3, r1
 800be12:	f04f 0200 	mov.w	r2, #0
 800be16:	f04f 0300 	mov.w	r3, #0
 800be1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800be1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800be22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800be26:	4690      	mov	r8, r2
 800be28:	4699      	mov	r9, r3
 800be2a:	4623      	mov	r3, r4
 800be2c:	eb18 0303 	adds.w	r3, r8, r3
 800be30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800be34:	462b      	mov	r3, r5
 800be36:	eb49 0303 	adc.w	r3, r9, r3
 800be3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800be3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	2200      	movs	r2, #0
 800be46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800be4a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800be4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800be52:	460b      	mov	r3, r1
 800be54:	18db      	adds	r3, r3, r3
 800be56:	653b      	str	r3, [r7, #80]	@ 0x50
 800be58:	4613      	mov	r3, r2
 800be5a:	eb42 0303 	adc.w	r3, r2, r3
 800be5e:	657b      	str	r3, [r7, #84]	@ 0x54
 800be60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800be64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800be68:	f7f4 ff2e 	bl	8000cc8 <__aeabi_uldivmod>
 800be6c:	4602      	mov	r2, r0
 800be6e:	460b      	mov	r3, r1
 800be70:	4b61      	ldr	r3, [pc, #388]	@ (800bff8 <UART_SetConfig+0x2d4>)
 800be72:	fba3 2302 	umull	r2, r3, r3, r2
 800be76:	095b      	lsrs	r3, r3, #5
 800be78:	011c      	lsls	r4, r3, #4
 800be7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800be7e:	2200      	movs	r2, #0
 800be80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800be84:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800be88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800be8c:	4642      	mov	r2, r8
 800be8e:	464b      	mov	r3, r9
 800be90:	1891      	adds	r1, r2, r2
 800be92:	64b9      	str	r1, [r7, #72]	@ 0x48
 800be94:	415b      	adcs	r3, r3
 800be96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800be9c:	4641      	mov	r1, r8
 800be9e:	eb12 0a01 	adds.w	sl, r2, r1
 800bea2:	4649      	mov	r1, r9
 800bea4:	eb43 0b01 	adc.w	fp, r3, r1
 800bea8:	f04f 0200 	mov.w	r2, #0
 800beac:	f04f 0300 	mov.w	r3, #0
 800beb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800beb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800beb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bebc:	4692      	mov	sl, r2
 800bebe:	469b      	mov	fp, r3
 800bec0:	4643      	mov	r3, r8
 800bec2:	eb1a 0303 	adds.w	r3, sl, r3
 800bec6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800beca:	464b      	mov	r3, r9
 800becc:	eb4b 0303 	adc.w	r3, fp, r3
 800bed0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bed8:	685b      	ldr	r3, [r3, #4]
 800beda:	2200      	movs	r2, #0
 800bedc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bee0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bee4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bee8:	460b      	mov	r3, r1
 800beea:	18db      	adds	r3, r3, r3
 800beec:	643b      	str	r3, [r7, #64]	@ 0x40
 800beee:	4613      	mov	r3, r2
 800bef0:	eb42 0303 	adc.w	r3, r2, r3
 800bef4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bef6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800befa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800befe:	f7f4 fee3 	bl	8000cc8 <__aeabi_uldivmod>
 800bf02:	4602      	mov	r2, r0
 800bf04:	460b      	mov	r3, r1
 800bf06:	4611      	mov	r1, r2
 800bf08:	4b3b      	ldr	r3, [pc, #236]	@ (800bff8 <UART_SetConfig+0x2d4>)
 800bf0a:	fba3 2301 	umull	r2, r3, r3, r1
 800bf0e:	095b      	lsrs	r3, r3, #5
 800bf10:	2264      	movs	r2, #100	@ 0x64
 800bf12:	fb02 f303 	mul.w	r3, r2, r3
 800bf16:	1acb      	subs	r3, r1, r3
 800bf18:	00db      	lsls	r3, r3, #3
 800bf1a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800bf1e:	4b36      	ldr	r3, [pc, #216]	@ (800bff8 <UART_SetConfig+0x2d4>)
 800bf20:	fba3 2302 	umull	r2, r3, r3, r2
 800bf24:	095b      	lsrs	r3, r3, #5
 800bf26:	005b      	lsls	r3, r3, #1
 800bf28:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800bf2c:	441c      	add	r4, r3
 800bf2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bf32:	2200      	movs	r2, #0
 800bf34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bf38:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800bf3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800bf40:	4642      	mov	r2, r8
 800bf42:	464b      	mov	r3, r9
 800bf44:	1891      	adds	r1, r2, r2
 800bf46:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bf48:	415b      	adcs	r3, r3
 800bf4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800bf50:	4641      	mov	r1, r8
 800bf52:	1851      	adds	r1, r2, r1
 800bf54:	6339      	str	r1, [r7, #48]	@ 0x30
 800bf56:	4649      	mov	r1, r9
 800bf58:	414b      	adcs	r3, r1
 800bf5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf5c:	f04f 0200 	mov.w	r2, #0
 800bf60:	f04f 0300 	mov.w	r3, #0
 800bf64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800bf68:	4659      	mov	r1, fp
 800bf6a:	00cb      	lsls	r3, r1, #3
 800bf6c:	4651      	mov	r1, sl
 800bf6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bf72:	4651      	mov	r1, sl
 800bf74:	00ca      	lsls	r2, r1, #3
 800bf76:	4610      	mov	r0, r2
 800bf78:	4619      	mov	r1, r3
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	4642      	mov	r2, r8
 800bf7e:	189b      	adds	r3, r3, r2
 800bf80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bf84:	464b      	mov	r3, r9
 800bf86:	460a      	mov	r2, r1
 800bf88:	eb42 0303 	adc.w	r3, r2, r3
 800bf8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bf90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	2200      	movs	r2, #0
 800bf98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bf9c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800bfa0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	18db      	adds	r3, r3, r3
 800bfa8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bfaa:	4613      	mov	r3, r2
 800bfac:	eb42 0303 	adc.w	r3, r2, r3
 800bfb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bfb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bfb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800bfba:	f7f4 fe85 	bl	8000cc8 <__aeabi_uldivmod>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	4b0d      	ldr	r3, [pc, #52]	@ (800bff8 <UART_SetConfig+0x2d4>)
 800bfc4:	fba3 1302 	umull	r1, r3, r3, r2
 800bfc8:	095b      	lsrs	r3, r3, #5
 800bfca:	2164      	movs	r1, #100	@ 0x64
 800bfcc:	fb01 f303 	mul.w	r3, r1, r3
 800bfd0:	1ad3      	subs	r3, r2, r3
 800bfd2:	00db      	lsls	r3, r3, #3
 800bfd4:	3332      	adds	r3, #50	@ 0x32
 800bfd6:	4a08      	ldr	r2, [pc, #32]	@ (800bff8 <UART_SetConfig+0x2d4>)
 800bfd8:	fba2 2303 	umull	r2, r3, r2, r3
 800bfdc:	095b      	lsrs	r3, r3, #5
 800bfde:	f003 0207 	and.w	r2, r3, #7
 800bfe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	4422      	add	r2, r4
 800bfea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bfec:	e106      	b.n	800c1fc <UART_SetConfig+0x4d8>
 800bfee:	bf00      	nop
 800bff0:	40011000 	.word	0x40011000
 800bff4:	40011400 	.word	0x40011400
 800bff8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c000:	2200      	movs	r2, #0
 800c002:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c006:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c00a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c00e:	4642      	mov	r2, r8
 800c010:	464b      	mov	r3, r9
 800c012:	1891      	adds	r1, r2, r2
 800c014:	6239      	str	r1, [r7, #32]
 800c016:	415b      	adcs	r3, r3
 800c018:	627b      	str	r3, [r7, #36]	@ 0x24
 800c01a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c01e:	4641      	mov	r1, r8
 800c020:	1854      	adds	r4, r2, r1
 800c022:	4649      	mov	r1, r9
 800c024:	eb43 0501 	adc.w	r5, r3, r1
 800c028:	f04f 0200 	mov.w	r2, #0
 800c02c:	f04f 0300 	mov.w	r3, #0
 800c030:	00eb      	lsls	r3, r5, #3
 800c032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c036:	00e2      	lsls	r2, r4, #3
 800c038:	4614      	mov	r4, r2
 800c03a:	461d      	mov	r5, r3
 800c03c:	4643      	mov	r3, r8
 800c03e:	18e3      	adds	r3, r4, r3
 800c040:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c044:	464b      	mov	r3, r9
 800c046:	eb45 0303 	adc.w	r3, r5, r3
 800c04a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c04e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	2200      	movs	r2, #0
 800c056:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c05a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c05e:	f04f 0200 	mov.w	r2, #0
 800c062:	f04f 0300 	mov.w	r3, #0
 800c066:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c06a:	4629      	mov	r1, r5
 800c06c:	008b      	lsls	r3, r1, #2
 800c06e:	4621      	mov	r1, r4
 800c070:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c074:	4621      	mov	r1, r4
 800c076:	008a      	lsls	r2, r1, #2
 800c078:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c07c:	f7f4 fe24 	bl	8000cc8 <__aeabi_uldivmod>
 800c080:	4602      	mov	r2, r0
 800c082:	460b      	mov	r3, r1
 800c084:	4b60      	ldr	r3, [pc, #384]	@ (800c208 <UART_SetConfig+0x4e4>)
 800c086:	fba3 2302 	umull	r2, r3, r3, r2
 800c08a:	095b      	lsrs	r3, r3, #5
 800c08c:	011c      	lsls	r4, r3, #4
 800c08e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c092:	2200      	movs	r2, #0
 800c094:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c098:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c09c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c0a0:	4642      	mov	r2, r8
 800c0a2:	464b      	mov	r3, r9
 800c0a4:	1891      	adds	r1, r2, r2
 800c0a6:	61b9      	str	r1, [r7, #24]
 800c0a8:	415b      	adcs	r3, r3
 800c0aa:	61fb      	str	r3, [r7, #28]
 800c0ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c0b0:	4641      	mov	r1, r8
 800c0b2:	1851      	adds	r1, r2, r1
 800c0b4:	6139      	str	r1, [r7, #16]
 800c0b6:	4649      	mov	r1, r9
 800c0b8:	414b      	adcs	r3, r1
 800c0ba:	617b      	str	r3, [r7, #20]
 800c0bc:	f04f 0200 	mov.w	r2, #0
 800c0c0:	f04f 0300 	mov.w	r3, #0
 800c0c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c0c8:	4659      	mov	r1, fp
 800c0ca:	00cb      	lsls	r3, r1, #3
 800c0cc:	4651      	mov	r1, sl
 800c0ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c0d2:	4651      	mov	r1, sl
 800c0d4:	00ca      	lsls	r2, r1, #3
 800c0d6:	4610      	mov	r0, r2
 800c0d8:	4619      	mov	r1, r3
 800c0da:	4603      	mov	r3, r0
 800c0dc:	4642      	mov	r2, r8
 800c0de:	189b      	adds	r3, r3, r2
 800c0e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c0e4:	464b      	mov	r3, r9
 800c0e6:	460a      	mov	r2, r1
 800c0e8:	eb42 0303 	adc.w	r3, r2, r3
 800c0ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c0f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0f4:	685b      	ldr	r3, [r3, #4]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c0fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c0fc:	f04f 0200 	mov.w	r2, #0
 800c100:	f04f 0300 	mov.w	r3, #0
 800c104:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c108:	4649      	mov	r1, r9
 800c10a:	008b      	lsls	r3, r1, #2
 800c10c:	4641      	mov	r1, r8
 800c10e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c112:	4641      	mov	r1, r8
 800c114:	008a      	lsls	r2, r1, #2
 800c116:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c11a:	f7f4 fdd5 	bl	8000cc8 <__aeabi_uldivmod>
 800c11e:	4602      	mov	r2, r0
 800c120:	460b      	mov	r3, r1
 800c122:	4611      	mov	r1, r2
 800c124:	4b38      	ldr	r3, [pc, #224]	@ (800c208 <UART_SetConfig+0x4e4>)
 800c126:	fba3 2301 	umull	r2, r3, r3, r1
 800c12a:	095b      	lsrs	r3, r3, #5
 800c12c:	2264      	movs	r2, #100	@ 0x64
 800c12e:	fb02 f303 	mul.w	r3, r2, r3
 800c132:	1acb      	subs	r3, r1, r3
 800c134:	011b      	lsls	r3, r3, #4
 800c136:	3332      	adds	r3, #50	@ 0x32
 800c138:	4a33      	ldr	r2, [pc, #204]	@ (800c208 <UART_SetConfig+0x4e4>)
 800c13a:	fba2 2303 	umull	r2, r3, r2, r3
 800c13e:	095b      	lsrs	r3, r3, #5
 800c140:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c144:	441c      	add	r4, r3
 800c146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c14a:	2200      	movs	r2, #0
 800c14c:	673b      	str	r3, [r7, #112]	@ 0x70
 800c14e:	677a      	str	r2, [r7, #116]	@ 0x74
 800c150:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c154:	4642      	mov	r2, r8
 800c156:	464b      	mov	r3, r9
 800c158:	1891      	adds	r1, r2, r2
 800c15a:	60b9      	str	r1, [r7, #8]
 800c15c:	415b      	adcs	r3, r3
 800c15e:	60fb      	str	r3, [r7, #12]
 800c160:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c164:	4641      	mov	r1, r8
 800c166:	1851      	adds	r1, r2, r1
 800c168:	6039      	str	r1, [r7, #0]
 800c16a:	4649      	mov	r1, r9
 800c16c:	414b      	adcs	r3, r1
 800c16e:	607b      	str	r3, [r7, #4]
 800c170:	f04f 0200 	mov.w	r2, #0
 800c174:	f04f 0300 	mov.w	r3, #0
 800c178:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c17c:	4659      	mov	r1, fp
 800c17e:	00cb      	lsls	r3, r1, #3
 800c180:	4651      	mov	r1, sl
 800c182:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c186:	4651      	mov	r1, sl
 800c188:	00ca      	lsls	r2, r1, #3
 800c18a:	4610      	mov	r0, r2
 800c18c:	4619      	mov	r1, r3
 800c18e:	4603      	mov	r3, r0
 800c190:	4642      	mov	r2, r8
 800c192:	189b      	adds	r3, r3, r2
 800c194:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c196:	464b      	mov	r3, r9
 800c198:	460a      	mov	r2, r1
 800c19a:	eb42 0303 	adc.w	r3, r2, r3
 800c19e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c1a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c1aa:	667a      	str	r2, [r7, #100]	@ 0x64
 800c1ac:	f04f 0200 	mov.w	r2, #0
 800c1b0:	f04f 0300 	mov.w	r3, #0
 800c1b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c1b8:	4649      	mov	r1, r9
 800c1ba:	008b      	lsls	r3, r1, #2
 800c1bc:	4641      	mov	r1, r8
 800c1be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c1c2:	4641      	mov	r1, r8
 800c1c4:	008a      	lsls	r2, r1, #2
 800c1c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c1ca:	f7f4 fd7d 	bl	8000cc8 <__aeabi_uldivmod>
 800c1ce:	4602      	mov	r2, r0
 800c1d0:	460b      	mov	r3, r1
 800c1d2:	4b0d      	ldr	r3, [pc, #52]	@ (800c208 <UART_SetConfig+0x4e4>)
 800c1d4:	fba3 1302 	umull	r1, r3, r3, r2
 800c1d8:	095b      	lsrs	r3, r3, #5
 800c1da:	2164      	movs	r1, #100	@ 0x64
 800c1dc:	fb01 f303 	mul.w	r3, r1, r3
 800c1e0:	1ad3      	subs	r3, r2, r3
 800c1e2:	011b      	lsls	r3, r3, #4
 800c1e4:	3332      	adds	r3, #50	@ 0x32
 800c1e6:	4a08      	ldr	r2, [pc, #32]	@ (800c208 <UART_SetConfig+0x4e4>)
 800c1e8:	fba2 2303 	umull	r2, r3, r2, r3
 800c1ec:	095b      	lsrs	r3, r3, #5
 800c1ee:	f003 020f 	and.w	r2, r3, #15
 800c1f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4422      	add	r2, r4
 800c1fa:	609a      	str	r2, [r3, #8]
}
 800c1fc:	bf00      	nop
 800c1fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c202:	46bd      	mov	sp, r7
 800c204:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c208:	51eb851f 	.word	0x51eb851f

0800c20c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c20c:	b084      	sub	sp, #16
 800c20e:	b580      	push	{r7, lr}
 800c210:	b084      	sub	sp, #16
 800c212:	af00      	add	r7, sp, #0
 800c214:	6078      	str	r0, [r7, #4]
 800c216:	f107 001c 	add.w	r0, r7, #28
 800c21a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c21e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c222:	2b01      	cmp	r3, #1
 800c224:	d123      	bne.n	800c26e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c22a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	68db      	ldr	r3, [r3, #12]
 800c236:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800c23a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c23e:	687a      	ldr	r2, [r7, #4]
 800c240:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	68db      	ldr	r3, [r3, #12]
 800c246:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c24e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c252:	2b01      	cmp	r3, #1
 800c254:	d105      	bne.n	800c262 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	68db      	ldr	r3, [r3, #12]
 800c25a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c262:	6878      	ldr	r0, [r7, #4]
 800c264:	f000 fa9a 	bl	800c79c <USB_CoreReset>
 800c268:	4603      	mov	r3, r0
 800c26a:	73fb      	strb	r3, [r7, #15]
 800c26c:	e01b      	b.n	800c2a6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	68db      	ldr	r3, [r3, #12]
 800c272:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 fa8e 	bl	800c79c <USB_CoreReset>
 800c280:	4603      	mov	r3, r0
 800c282:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c284:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d106      	bne.n	800c29a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c290:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	639a      	str	r2, [r3, #56]	@ 0x38
 800c298:	e005      	b.n	800c2a6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c29e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c2a6:	7fbb      	ldrb	r3, [r7, #30]
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	d10b      	bne.n	800c2c4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	f043 0206 	orr.w	r2, r3, #6
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	689b      	ldr	r3, [r3, #8]
 800c2bc:	f043 0220 	orr.w	r2, r3, #32
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c2c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3710      	adds	r7, #16
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c2d0:	b004      	add	sp, #16
 800c2d2:	4770      	bx	lr

0800c2d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b083      	sub	sp, #12
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	689b      	ldr	r3, [r3, #8]
 800c2e0:	f023 0201 	bic.w	r2, r3, #1
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c2e8:	2300      	movs	r3, #0
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	370c      	adds	r7, #12
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f4:	4770      	bx	lr

0800c2f6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c2f6:	b580      	push	{r7, lr}
 800c2f8:	b084      	sub	sp, #16
 800c2fa:	af00      	add	r7, sp, #0
 800c2fc:	6078      	str	r0, [r7, #4]
 800c2fe:	460b      	mov	r3, r1
 800c300:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c302:	2300      	movs	r3, #0
 800c304:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c312:	78fb      	ldrb	r3, [r7, #3]
 800c314:	2b01      	cmp	r3, #1
 800c316:	d115      	bne.n	800c344 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	68db      	ldr	r3, [r3, #12]
 800c31c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c324:	200a      	movs	r0, #10
 800c326:	f7f7 fe3d 	bl	8003fa4 <HAL_Delay>
      ms += 10U;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	330a      	adds	r3, #10
 800c32e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f000 fa25 	bl	800c780 <USB_GetMode>
 800c336:	4603      	mov	r3, r0
 800c338:	2b01      	cmp	r3, #1
 800c33a:	d01e      	beq.n	800c37a <USB_SetCurrentMode+0x84>
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2bc7      	cmp	r3, #199	@ 0xc7
 800c340:	d9f0      	bls.n	800c324 <USB_SetCurrentMode+0x2e>
 800c342:	e01a      	b.n	800c37a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c344:	78fb      	ldrb	r3, [r7, #3]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d115      	bne.n	800c376 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	68db      	ldr	r3, [r3, #12]
 800c34e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c356:	200a      	movs	r0, #10
 800c358:	f7f7 fe24 	bl	8003fa4 <HAL_Delay>
      ms += 10U;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	330a      	adds	r3, #10
 800c360:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f000 fa0c 	bl	800c780 <USB_GetMode>
 800c368:	4603      	mov	r3, r0
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d005      	beq.n	800c37a <USB_SetCurrentMode+0x84>
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2bc7      	cmp	r3, #199	@ 0xc7
 800c372:	d9f0      	bls.n	800c356 <USB_SetCurrentMode+0x60>
 800c374:	e001      	b.n	800c37a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c376:	2301      	movs	r3, #1
 800c378:	e005      	b.n	800c386 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2bc8      	cmp	r3, #200	@ 0xc8
 800c37e:	d101      	bne.n	800c384 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c380:	2301      	movs	r3, #1
 800c382:	e000      	b.n	800c386 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c384:	2300      	movs	r3, #0
}
 800c386:	4618      	mov	r0, r3
 800c388:	3710      	adds	r7, #16
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
	...

0800c390 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c390:	b084      	sub	sp, #16
 800c392:	b580      	push	{r7, lr}
 800c394:	b086      	sub	sp, #24
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
 800c39a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c39e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	613b      	str	r3, [r7, #16]
 800c3ae:	e009      	b.n	800c3c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	3340      	adds	r3, #64	@ 0x40
 800c3b6:	009b      	lsls	r3, r3, #2
 800c3b8:	4413      	add	r3, r2
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	613b      	str	r3, [r7, #16]
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	2b0e      	cmp	r3, #14
 800c3c8:	d9f2      	bls.n	800c3b0 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c3ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d11c      	bne.n	800c40c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	68fa      	ldr	r2, [r7, #12]
 800c3dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3e0:	f043 0302 	orr.w	r3, r3, #2
 800c3e4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ea:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	601a      	str	r2, [r3, #0]
 800c40a:	e005      	b.n	800c418 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c410:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c41e:	461a      	mov	r2, r3
 800c420:	2300      	movs	r3, #0
 800c422:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c424:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c428:	2b01      	cmp	r3, #1
 800c42a:	d10d      	bne.n	800c448 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c42c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c430:	2b00      	cmp	r3, #0
 800c432:	d104      	bne.n	800c43e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c434:	2100      	movs	r1, #0
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 f968 	bl	800c70c <USB_SetDevSpeed>
 800c43c:	e008      	b.n	800c450 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c43e:	2101      	movs	r1, #1
 800c440:	6878      	ldr	r0, [r7, #4]
 800c442:	f000 f963 	bl	800c70c <USB_SetDevSpeed>
 800c446:	e003      	b.n	800c450 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c448:	2103      	movs	r1, #3
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 f95e 	bl	800c70c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c450:	2110      	movs	r1, #16
 800c452:	6878      	ldr	r0, [r7, #4]
 800c454:	f000 f8fa 	bl	800c64c <USB_FlushTxFifo>
 800c458:	4603      	mov	r3, r0
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d001      	beq.n	800c462 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800c45e:	2301      	movs	r3, #1
 800c460:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c462:	6878      	ldr	r0, [r7, #4]
 800c464:	f000 f924 	bl	800c6b0 <USB_FlushRxFifo>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d001      	beq.n	800c472 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800c46e:	2301      	movs	r3, #1
 800c470:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c478:	461a      	mov	r2, r3
 800c47a:	2300      	movs	r3, #0
 800c47c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c484:	461a      	mov	r2, r3
 800c486:	2300      	movs	r3, #0
 800c488:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c490:	461a      	mov	r2, r3
 800c492:	2300      	movs	r3, #0
 800c494:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c496:	2300      	movs	r3, #0
 800c498:	613b      	str	r3, [r7, #16]
 800c49a:	e043      	b.n	800c524 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	015a      	lsls	r2, r3, #5
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c4ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c4b2:	d118      	bne.n	800c4e6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d10a      	bne.n	800c4d0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	015a      	lsls	r2, r3, #5
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	4413      	add	r3, r2
 800c4c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4c6:	461a      	mov	r2, r3
 800c4c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c4cc:	6013      	str	r3, [r2, #0]
 800c4ce:	e013      	b.n	800c4f8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	015a      	lsls	r2, r3, #5
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4dc:	461a      	mov	r2, r3
 800c4de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c4e2:	6013      	str	r3, [r2, #0]
 800c4e4:	e008      	b.n	800c4f8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	015a      	lsls	r2, r3, #5
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	4413      	add	r3, r2
 800c4ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	015a      	lsls	r2, r3, #5
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	4413      	add	r3, r2
 800c500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c504:	461a      	mov	r2, r3
 800c506:	2300      	movs	r3, #0
 800c508:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	015a      	lsls	r2, r3, #5
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	4413      	add	r3, r2
 800c512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c516:	461a      	mov	r2, r3
 800c518:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c51c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	3301      	adds	r3, #1
 800c522:	613b      	str	r3, [r7, #16]
 800c524:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c528:	461a      	mov	r2, r3
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	4293      	cmp	r3, r2
 800c52e:	d3b5      	bcc.n	800c49c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c530:	2300      	movs	r3, #0
 800c532:	613b      	str	r3, [r7, #16]
 800c534:	e043      	b.n	800c5be <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	015a      	lsls	r2, r3, #5
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	4413      	add	r3, r2
 800c53e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c548:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c54c:	d118      	bne.n	800c580 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d10a      	bne.n	800c56a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	015a      	lsls	r2, r3, #5
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	4413      	add	r3, r2
 800c55c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c560:	461a      	mov	r2, r3
 800c562:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c566:	6013      	str	r3, [r2, #0]
 800c568:	e013      	b.n	800c592 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c56a:	693b      	ldr	r3, [r7, #16]
 800c56c:	015a      	lsls	r2, r3, #5
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	4413      	add	r3, r2
 800c572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c576:	461a      	mov	r2, r3
 800c578:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c57c:	6013      	str	r3, [r2, #0]
 800c57e:	e008      	b.n	800c592 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	015a      	lsls	r2, r3, #5
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	4413      	add	r3, r2
 800c588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c58c:	461a      	mov	r2, r3
 800c58e:	2300      	movs	r3, #0
 800c590:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c592:	693b      	ldr	r3, [r7, #16]
 800c594:	015a      	lsls	r2, r3, #5
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	4413      	add	r3, r2
 800c59a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c59e:	461a      	mov	r2, r3
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	015a      	lsls	r2, r3, #5
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5b0:	461a      	mov	r2, r3
 800c5b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c5b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	613b      	str	r3, [r7, #16]
 800c5be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c5c2:	461a      	mov	r2, r3
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	d3b5      	bcc.n	800c536 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5d0:	691b      	ldr	r3, [r3, #16]
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c5d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c5dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c5ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c5ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d105      	bne.n	800c600 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	699b      	ldr	r3, [r3, #24]
 800c5f8:	f043 0210 	orr.w	r2, r3, #16
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	699a      	ldr	r2, [r3, #24]
 800c604:	4b10      	ldr	r3, [pc, #64]	@ (800c648 <USB_DevInit+0x2b8>)
 800c606:	4313      	orrs	r3, r2
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c60c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c610:	2b00      	cmp	r3, #0
 800c612:	d005      	beq.n	800c620 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	699b      	ldr	r3, [r3, #24]
 800c618:	f043 0208 	orr.w	r2, r3, #8
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c620:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c624:	2b01      	cmp	r3, #1
 800c626:	d107      	bne.n	800c638 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c630:	f043 0304 	orr.w	r3, r3, #4
 800c634:	687a      	ldr	r2, [r7, #4]
 800c636:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c638:	7dfb      	ldrb	r3, [r7, #23]
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3718      	adds	r7, #24
 800c63e:	46bd      	mov	sp, r7
 800c640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c644:	b004      	add	sp, #16
 800c646:	4770      	bx	lr
 800c648:	803c3800 	.word	0x803c3800

0800c64c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c64c:	b480      	push	{r7}
 800c64e:	b085      	sub	sp, #20
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c656:	2300      	movs	r3, #0
 800c658:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	3301      	adds	r3, #1
 800c65e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c666:	d901      	bls.n	800c66c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c668:	2303      	movs	r3, #3
 800c66a:	e01b      	b.n	800c6a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	691b      	ldr	r3, [r3, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	daf2      	bge.n	800c65a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c674:	2300      	movs	r3, #0
 800c676:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	019b      	lsls	r3, r3, #6
 800c67c:	f043 0220 	orr.w	r2, r3, #32
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	3301      	adds	r3, #1
 800c688:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c690:	d901      	bls.n	800c696 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c692:	2303      	movs	r3, #3
 800c694:	e006      	b.n	800c6a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	691b      	ldr	r3, [r3, #16]
 800c69a:	f003 0320 	and.w	r3, r3, #32
 800c69e:	2b20      	cmp	r3, #32
 800c6a0:	d0f0      	beq.n	800c684 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c6a2:	2300      	movs	r3, #0
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3714      	adds	r7, #20
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr

0800c6b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b085      	sub	sp, #20
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	3301      	adds	r3, #1
 800c6c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c6c8:	d901      	bls.n	800c6ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c6ca:	2303      	movs	r3, #3
 800c6cc:	e018      	b.n	800c700 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	daf2      	bge.n	800c6bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	2210      	movs	r2, #16
 800c6de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c6ec:	d901      	bls.n	800c6f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c6ee:	2303      	movs	r3, #3
 800c6f0:	e006      	b.n	800c700 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	691b      	ldr	r3, [r3, #16]
 800c6f6:	f003 0310 	and.w	r3, r3, #16
 800c6fa:	2b10      	cmp	r3, #16
 800c6fc:	d0f0      	beq.n	800c6e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c6fe:	2300      	movs	r3, #0
}
 800c700:	4618      	mov	r0, r3
 800c702:	3714      	adds	r7, #20
 800c704:	46bd      	mov	sp, r7
 800c706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70a:	4770      	bx	lr

0800c70c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b085      	sub	sp, #20
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
 800c714:	460b      	mov	r3, r1
 800c716:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c722:	681a      	ldr	r2, [r3, #0]
 800c724:	78fb      	ldrb	r3, [r7, #3]
 800c726:	68f9      	ldr	r1, [r7, #12]
 800c728:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c72c:	4313      	orrs	r3, r2
 800c72e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	3714      	adds	r7, #20
 800c736:	46bd      	mov	sp, r7
 800c738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73c:	4770      	bx	lr

0800c73e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c73e:	b480      	push	{r7}
 800c740:	b085      	sub	sp, #20
 800c742:	af00      	add	r7, sp, #0
 800c744:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	68fa      	ldr	r2, [r7, #12]
 800c754:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c758:	f023 0303 	bic.w	r3, r3, #3
 800c75c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c764:	685b      	ldr	r3, [r3, #4]
 800c766:	68fa      	ldr	r2, [r7, #12]
 800c768:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c76c:	f043 0302 	orr.w	r3, r3, #2
 800c770:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c772:	2300      	movs	r3, #0
}
 800c774:	4618      	mov	r0, r3
 800c776:	3714      	adds	r7, #20
 800c778:	46bd      	mov	sp, r7
 800c77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77e:	4770      	bx	lr

0800c780 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c780:	b480      	push	{r7}
 800c782:	b083      	sub	sp, #12
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	695b      	ldr	r3, [r3, #20]
 800c78c:	f003 0301 	and.w	r3, r3, #1
}
 800c790:	4618      	mov	r0, r3
 800c792:	370c      	adds	r7, #12
 800c794:	46bd      	mov	sp, r7
 800c796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79a:	4770      	bx	lr

0800c79c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	3301      	adds	r3, #1
 800c7ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c7b4:	d901      	bls.n	800c7ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c7b6:	2303      	movs	r3, #3
 800c7b8:	e022      	b.n	800c800 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	691b      	ldr	r3, [r3, #16]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	daf2      	bge.n	800c7a8 <USB_CoreReset+0xc>

  count = 10U;
 800c7c2:	230a      	movs	r3, #10
 800c7c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800c7c6:	e002      	b.n	800c7ce <USB_CoreReset+0x32>
  {
    count--;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d1f9      	bne.n	800c7c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	691b      	ldr	r3, [r3, #16]
 800c7d8:	f043 0201 	orr.w	r2, r3, #1
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c7ec:	d901      	bls.n	800c7f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800c7ee:	2303      	movs	r3, #3
 800c7f0:	e006      	b.n	800c800 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	691b      	ldr	r3, [r3, #16]
 800c7f6:	f003 0301 	and.w	r3, r3, #1
 800c7fa:	2b01      	cmp	r3, #1
 800c7fc:	d0f0      	beq.n	800c7e0 <USB_CoreReset+0x44>

  return HAL_OK;
 800c7fe:	2300      	movs	r3, #0
}
 800c800:	4618      	mov	r0, r3
 800c802:	3714      	adds	r7, #20
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr

0800c80c <__cvt>:
 800c80c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c810:	ec57 6b10 	vmov	r6, r7, d0
 800c814:	2f00      	cmp	r7, #0
 800c816:	460c      	mov	r4, r1
 800c818:	4619      	mov	r1, r3
 800c81a:	463b      	mov	r3, r7
 800c81c:	bfbb      	ittet	lt
 800c81e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c822:	461f      	movlt	r7, r3
 800c824:	2300      	movge	r3, #0
 800c826:	232d      	movlt	r3, #45	@ 0x2d
 800c828:	700b      	strb	r3, [r1, #0]
 800c82a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c82c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c830:	4691      	mov	r9, r2
 800c832:	f023 0820 	bic.w	r8, r3, #32
 800c836:	bfbc      	itt	lt
 800c838:	4632      	movlt	r2, r6
 800c83a:	4616      	movlt	r6, r2
 800c83c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c840:	d005      	beq.n	800c84e <__cvt+0x42>
 800c842:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c846:	d100      	bne.n	800c84a <__cvt+0x3e>
 800c848:	3401      	adds	r4, #1
 800c84a:	2102      	movs	r1, #2
 800c84c:	e000      	b.n	800c850 <__cvt+0x44>
 800c84e:	2103      	movs	r1, #3
 800c850:	ab03      	add	r3, sp, #12
 800c852:	9301      	str	r3, [sp, #4]
 800c854:	ab02      	add	r3, sp, #8
 800c856:	9300      	str	r3, [sp, #0]
 800c858:	ec47 6b10 	vmov	d0, r6, r7
 800c85c:	4653      	mov	r3, sl
 800c85e:	4622      	mov	r2, r4
 800c860:	f001 f976 	bl	800db50 <_dtoa_r>
 800c864:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c868:	4605      	mov	r5, r0
 800c86a:	d119      	bne.n	800c8a0 <__cvt+0x94>
 800c86c:	f019 0f01 	tst.w	r9, #1
 800c870:	d00e      	beq.n	800c890 <__cvt+0x84>
 800c872:	eb00 0904 	add.w	r9, r0, r4
 800c876:	2200      	movs	r2, #0
 800c878:	2300      	movs	r3, #0
 800c87a:	4630      	mov	r0, r6
 800c87c:	4639      	mov	r1, r7
 800c87e:	f7f4 f943 	bl	8000b08 <__aeabi_dcmpeq>
 800c882:	b108      	cbz	r0, 800c888 <__cvt+0x7c>
 800c884:	f8cd 900c 	str.w	r9, [sp, #12]
 800c888:	2230      	movs	r2, #48	@ 0x30
 800c88a:	9b03      	ldr	r3, [sp, #12]
 800c88c:	454b      	cmp	r3, r9
 800c88e:	d31e      	bcc.n	800c8ce <__cvt+0xc2>
 800c890:	9b03      	ldr	r3, [sp, #12]
 800c892:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c894:	1b5b      	subs	r3, r3, r5
 800c896:	4628      	mov	r0, r5
 800c898:	6013      	str	r3, [r2, #0]
 800c89a:	b004      	add	sp, #16
 800c89c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c8a4:	eb00 0904 	add.w	r9, r0, r4
 800c8a8:	d1e5      	bne.n	800c876 <__cvt+0x6a>
 800c8aa:	7803      	ldrb	r3, [r0, #0]
 800c8ac:	2b30      	cmp	r3, #48	@ 0x30
 800c8ae:	d10a      	bne.n	800c8c6 <__cvt+0xba>
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	4630      	mov	r0, r6
 800c8b6:	4639      	mov	r1, r7
 800c8b8:	f7f4 f926 	bl	8000b08 <__aeabi_dcmpeq>
 800c8bc:	b918      	cbnz	r0, 800c8c6 <__cvt+0xba>
 800c8be:	f1c4 0401 	rsb	r4, r4, #1
 800c8c2:	f8ca 4000 	str.w	r4, [sl]
 800c8c6:	f8da 3000 	ldr.w	r3, [sl]
 800c8ca:	4499      	add	r9, r3
 800c8cc:	e7d3      	b.n	800c876 <__cvt+0x6a>
 800c8ce:	1c59      	adds	r1, r3, #1
 800c8d0:	9103      	str	r1, [sp, #12]
 800c8d2:	701a      	strb	r2, [r3, #0]
 800c8d4:	e7d9      	b.n	800c88a <__cvt+0x7e>

0800c8d6 <__exponent>:
 800c8d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8d8:	2900      	cmp	r1, #0
 800c8da:	bfba      	itte	lt
 800c8dc:	4249      	neglt	r1, r1
 800c8de:	232d      	movlt	r3, #45	@ 0x2d
 800c8e0:	232b      	movge	r3, #43	@ 0x2b
 800c8e2:	2909      	cmp	r1, #9
 800c8e4:	7002      	strb	r2, [r0, #0]
 800c8e6:	7043      	strb	r3, [r0, #1]
 800c8e8:	dd29      	ble.n	800c93e <__exponent+0x68>
 800c8ea:	f10d 0307 	add.w	r3, sp, #7
 800c8ee:	461d      	mov	r5, r3
 800c8f0:	270a      	movs	r7, #10
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	fbb1 f6f7 	udiv	r6, r1, r7
 800c8f8:	fb07 1416 	mls	r4, r7, r6, r1
 800c8fc:	3430      	adds	r4, #48	@ 0x30
 800c8fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c902:	460c      	mov	r4, r1
 800c904:	2c63      	cmp	r4, #99	@ 0x63
 800c906:	f103 33ff 	add.w	r3, r3, #4294967295
 800c90a:	4631      	mov	r1, r6
 800c90c:	dcf1      	bgt.n	800c8f2 <__exponent+0x1c>
 800c90e:	3130      	adds	r1, #48	@ 0x30
 800c910:	1e94      	subs	r4, r2, #2
 800c912:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c916:	1c41      	adds	r1, r0, #1
 800c918:	4623      	mov	r3, r4
 800c91a:	42ab      	cmp	r3, r5
 800c91c:	d30a      	bcc.n	800c934 <__exponent+0x5e>
 800c91e:	f10d 0309 	add.w	r3, sp, #9
 800c922:	1a9b      	subs	r3, r3, r2
 800c924:	42ac      	cmp	r4, r5
 800c926:	bf88      	it	hi
 800c928:	2300      	movhi	r3, #0
 800c92a:	3302      	adds	r3, #2
 800c92c:	4403      	add	r3, r0
 800c92e:	1a18      	subs	r0, r3, r0
 800c930:	b003      	add	sp, #12
 800c932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c934:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c938:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c93c:	e7ed      	b.n	800c91a <__exponent+0x44>
 800c93e:	2330      	movs	r3, #48	@ 0x30
 800c940:	3130      	adds	r1, #48	@ 0x30
 800c942:	7083      	strb	r3, [r0, #2]
 800c944:	70c1      	strb	r1, [r0, #3]
 800c946:	1d03      	adds	r3, r0, #4
 800c948:	e7f1      	b.n	800c92e <__exponent+0x58>
	...

0800c94c <_printf_float>:
 800c94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c950:	b08d      	sub	sp, #52	@ 0x34
 800c952:	460c      	mov	r4, r1
 800c954:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c958:	4616      	mov	r6, r2
 800c95a:	461f      	mov	r7, r3
 800c95c:	4605      	mov	r5, r0
 800c95e:	f000 ffe1 	bl	800d924 <_localeconv_r>
 800c962:	6803      	ldr	r3, [r0, #0]
 800c964:	9304      	str	r3, [sp, #16]
 800c966:	4618      	mov	r0, r3
 800c968:	f7f3 fca2 	bl	80002b0 <strlen>
 800c96c:	2300      	movs	r3, #0
 800c96e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c970:	f8d8 3000 	ldr.w	r3, [r8]
 800c974:	9005      	str	r0, [sp, #20]
 800c976:	3307      	adds	r3, #7
 800c978:	f023 0307 	bic.w	r3, r3, #7
 800c97c:	f103 0208 	add.w	r2, r3, #8
 800c980:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c984:	f8d4 b000 	ldr.w	fp, [r4]
 800c988:	f8c8 2000 	str.w	r2, [r8]
 800c98c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c990:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c994:	9307      	str	r3, [sp, #28]
 800c996:	f8cd 8018 	str.w	r8, [sp, #24]
 800c99a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c99e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9a2:	4b9c      	ldr	r3, [pc, #624]	@ (800cc14 <_printf_float+0x2c8>)
 800c9a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c9a8:	f7f4 f8e0 	bl	8000b6c <__aeabi_dcmpun>
 800c9ac:	bb70      	cbnz	r0, 800ca0c <_printf_float+0xc0>
 800c9ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9b2:	4b98      	ldr	r3, [pc, #608]	@ (800cc14 <_printf_float+0x2c8>)
 800c9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800c9b8:	f7f4 f8ba 	bl	8000b30 <__aeabi_dcmple>
 800c9bc:	bb30      	cbnz	r0, 800ca0c <_printf_float+0xc0>
 800c9be:	2200      	movs	r2, #0
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	4640      	mov	r0, r8
 800c9c4:	4649      	mov	r1, r9
 800c9c6:	f7f4 f8a9 	bl	8000b1c <__aeabi_dcmplt>
 800c9ca:	b110      	cbz	r0, 800c9d2 <_printf_float+0x86>
 800c9cc:	232d      	movs	r3, #45	@ 0x2d
 800c9ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9d2:	4a91      	ldr	r2, [pc, #580]	@ (800cc18 <_printf_float+0x2cc>)
 800c9d4:	4b91      	ldr	r3, [pc, #580]	@ (800cc1c <_printf_float+0x2d0>)
 800c9d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c9da:	bf8c      	ite	hi
 800c9dc:	4690      	movhi	r8, r2
 800c9de:	4698      	movls	r8, r3
 800c9e0:	2303      	movs	r3, #3
 800c9e2:	6123      	str	r3, [r4, #16]
 800c9e4:	f02b 0304 	bic.w	r3, fp, #4
 800c9e8:	6023      	str	r3, [r4, #0]
 800c9ea:	f04f 0900 	mov.w	r9, #0
 800c9ee:	9700      	str	r7, [sp, #0]
 800c9f0:	4633      	mov	r3, r6
 800c9f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c9f4:	4621      	mov	r1, r4
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	f000 f9d2 	bl	800cda0 <_printf_common>
 800c9fc:	3001      	adds	r0, #1
 800c9fe:	f040 808d 	bne.w	800cb1c <_printf_float+0x1d0>
 800ca02:	f04f 30ff 	mov.w	r0, #4294967295
 800ca06:	b00d      	add	sp, #52	@ 0x34
 800ca08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca0c:	4642      	mov	r2, r8
 800ca0e:	464b      	mov	r3, r9
 800ca10:	4640      	mov	r0, r8
 800ca12:	4649      	mov	r1, r9
 800ca14:	f7f4 f8aa 	bl	8000b6c <__aeabi_dcmpun>
 800ca18:	b140      	cbz	r0, 800ca2c <_printf_float+0xe0>
 800ca1a:	464b      	mov	r3, r9
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	bfbc      	itt	lt
 800ca20:	232d      	movlt	r3, #45	@ 0x2d
 800ca22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ca26:	4a7e      	ldr	r2, [pc, #504]	@ (800cc20 <_printf_float+0x2d4>)
 800ca28:	4b7e      	ldr	r3, [pc, #504]	@ (800cc24 <_printf_float+0x2d8>)
 800ca2a:	e7d4      	b.n	800c9d6 <_printf_float+0x8a>
 800ca2c:	6863      	ldr	r3, [r4, #4]
 800ca2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ca32:	9206      	str	r2, [sp, #24]
 800ca34:	1c5a      	adds	r2, r3, #1
 800ca36:	d13b      	bne.n	800cab0 <_printf_float+0x164>
 800ca38:	2306      	movs	r3, #6
 800ca3a:	6063      	str	r3, [r4, #4]
 800ca3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ca40:	2300      	movs	r3, #0
 800ca42:	6022      	str	r2, [r4, #0]
 800ca44:	9303      	str	r3, [sp, #12]
 800ca46:	ab0a      	add	r3, sp, #40	@ 0x28
 800ca48:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ca4c:	ab09      	add	r3, sp, #36	@ 0x24
 800ca4e:	9300      	str	r3, [sp, #0]
 800ca50:	6861      	ldr	r1, [r4, #4]
 800ca52:	ec49 8b10 	vmov	d0, r8, r9
 800ca56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	f7ff fed6 	bl	800c80c <__cvt>
 800ca60:	9b06      	ldr	r3, [sp, #24]
 800ca62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca64:	2b47      	cmp	r3, #71	@ 0x47
 800ca66:	4680      	mov	r8, r0
 800ca68:	d129      	bne.n	800cabe <_printf_float+0x172>
 800ca6a:	1cc8      	adds	r0, r1, #3
 800ca6c:	db02      	blt.n	800ca74 <_printf_float+0x128>
 800ca6e:	6863      	ldr	r3, [r4, #4]
 800ca70:	4299      	cmp	r1, r3
 800ca72:	dd41      	ble.n	800caf8 <_printf_float+0x1ac>
 800ca74:	f1aa 0a02 	sub.w	sl, sl, #2
 800ca78:	fa5f fa8a 	uxtb.w	sl, sl
 800ca7c:	3901      	subs	r1, #1
 800ca7e:	4652      	mov	r2, sl
 800ca80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ca84:	9109      	str	r1, [sp, #36]	@ 0x24
 800ca86:	f7ff ff26 	bl	800c8d6 <__exponent>
 800ca8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca8c:	1813      	adds	r3, r2, r0
 800ca8e:	2a01      	cmp	r2, #1
 800ca90:	4681      	mov	r9, r0
 800ca92:	6123      	str	r3, [r4, #16]
 800ca94:	dc02      	bgt.n	800ca9c <_printf_float+0x150>
 800ca96:	6822      	ldr	r2, [r4, #0]
 800ca98:	07d2      	lsls	r2, r2, #31
 800ca9a:	d501      	bpl.n	800caa0 <_printf_float+0x154>
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	6123      	str	r3, [r4, #16]
 800caa0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d0a2      	beq.n	800c9ee <_printf_float+0xa2>
 800caa8:	232d      	movs	r3, #45	@ 0x2d
 800caaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800caae:	e79e      	b.n	800c9ee <_printf_float+0xa2>
 800cab0:	9a06      	ldr	r2, [sp, #24]
 800cab2:	2a47      	cmp	r2, #71	@ 0x47
 800cab4:	d1c2      	bne.n	800ca3c <_printf_float+0xf0>
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d1c0      	bne.n	800ca3c <_printf_float+0xf0>
 800caba:	2301      	movs	r3, #1
 800cabc:	e7bd      	b.n	800ca3a <_printf_float+0xee>
 800cabe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cac2:	d9db      	bls.n	800ca7c <_printf_float+0x130>
 800cac4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cac8:	d118      	bne.n	800cafc <_printf_float+0x1b0>
 800caca:	2900      	cmp	r1, #0
 800cacc:	6863      	ldr	r3, [r4, #4]
 800cace:	dd0b      	ble.n	800cae8 <_printf_float+0x19c>
 800cad0:	6121      	str	r1, [r4, #16]
 800cad2:	b913      	cbnz	r3, 800cada <_printf_float+0x18e>
 800cad4:	6822      	ldr	r2, [r4, #0]
 800cad6:	07d0      	lsls	r0, r2, #31
 800cad8:	d502      	bpl.n	800cae0 <_printf_float+0x194>
 800cada:	3301      	adds	r3, #1
 800cadc:	440b      	add	r3, r1
 800cade:	6123      	str	r3, [r4, #16]
 800cae0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cae2:	f04f 0900 	mov.w	r9, #0
 800cae6:	e7db      	b.n	800caa0 <_printf_float+0x154>
 800cae8:	b913      	cbnz	r3, 800caf0 <_printf_float+0x1a4>
 800caea:	6822      	ldr	r2, [r4, #0]
 800caec:	07d2      	lsls	r2, r2, #31
 800caee:	d501      	bpl.n	800caf4 <_printf_float+0x1a8>
 800caf0:	3302      	adds	r3, #2
 800caf2:	e7f4      	b.n	800cade <_printf_float+0x192>
 800caf4:	2301      	movs	r3, #1
 800caf6:	e7f2      	b.n	800cade <_printf_float+0x192>
 800caf8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cafc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cafe:	4299      	cmp	r1, r3
 800cb00:	db05      	blt.n	800cb0e <_printf_float+0x1c2>
 800cb02:	6823      	ldr	r3, [r4, #0]
 800cb04:	6121      	str	r1, [r4, #16]
 800cb06:	07d8      	lsls	r0, r3, #31
 800cb08:	d5ea      	bpl.n	800cae0 <_printf_float+0x194>
 800cb0a:	1c4b      	adds	r3, r1, #1
 800cb0c:	e7e7      	b.n	800cade <_printf_float+0x192>
 800cb0e:	2900      	cmp	r1, #0
 800cb10:	bfd4      	ite	le
 800cb12:	f1c1 0202 	rsble	r2, r1, #2
 800cb16:	2201      	movgt	r2, #1
 800cb18:	4413      	add	r3, r2
 800cb1a:	e7e0      	b.n	800cade <_printf_float+0x192>
 800cb1c:	6823      	ldr	r3, [r4, #0]
 800cb1e:	055a      	lsls	r2, r3, #21
 800cb20:	d407      	bmi.n	800cb32 <_printf_float+0x1e6>
 800cb22:	6923      	ldr	r3, [r4, #16]
 800cb24:	4642      	mov	r2, r8
 800cb26:	4631      	mov	r1, r6
 800cb28:	4628      	mov	r0, r5
 800cb2a:	47b8      	blx	r7
 800cb2c:	3001      	adds	r0, #1
 800cb2e:	d12b      	bne.n	800cb88 <_printf_float+0x23c>
 800cb30:	e767      	b.n	800ca02 <_printf_float+0xb6>
 800cb32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cb36:	f240 80dd 	bls.w	800ccf4 <_printf_float+0x3a8>
 800cb3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cb3e:	2200      	movs	r2, #0
 800cb40:	2300      	movs	r3, #0
 800cb42:	f7f3 ffe1 	bl	8000b08 <__aeabi_dcmpeq>
 800cb46:	2800      	cmp	r0, #0
 800cb48:	d033      	beq.n	800cbb2 <_printf_float+0x266>
 800cb4a:	4a37      	ldr	r2, [pc, #220]	@ (800cc28 <_printf_float+0x2dc>)
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	4631      	mov	r1, r6
 800cb50:	4628      	mov	r0, r5
 800cb52:	47b8      	blx	r7
 800cb54:	3001      	adds	r0, #1
 800cb56:	f43f af54 	beq.w	800ca02 <_printf_float+0xb6>
 800cb5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cb5e:	4543      	cmp	r3, r8
 800cb60:	db02      	blt.n	800cb68 <_printf_float+0x21c>
 800cb62:	6823      	ldr	r3, [r4, #0]
 800cb64:	07d8      	lsls	r0, r3, #31
 800cb66:	d50f      	bpl.n	800cb88 <_printf_float+0x23c>
 800cb68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb6c:	4631      	mov	r1, r6
 800cb6e:	4628      	mov	r0, r5
 800cb70:	47b8      	blx	r7
 800cb72:	3001      	adds	r0, #1
 800cb74:	f43f af45 	beq.w	800ca02 <_printf_float+0xb6>
 800cb78:	f04f 0900 	mov.w	r9, #0
 800cb7c:	f108 38ff 	add.w	r8, r8, #4294967295
 800cb80:	f104 0a1a 	add.w	sl, r4, #26
 800cb84:	45c8      	cmp	r8, r9
 800cb86:	dc09      	bgt.n	800cb9c <_printf_float+0x250>
 800cb88:	6823      	ldr	r3, [r4, #0]
 800cb8a:	079b      	lsls	r3, r3, #30
 800cb8c:	f100 8103 	bmi.w	800cd96 <_printf_float+0x44a>
 800cb90:	68e0      	ldr	r0, [r4, #12]
 800cb92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb94:	4298      	cmp	r0, r3
 800cb96:	bfb8      	it	lt
 800cb98:	4618      	movlt	r0, r3
 800cb9a:	e734      	b.n	800ca06 <_printf_float+0xba>
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	4652      	mov	r2, sl
 800cba0:	4631      	mov	r1, r6
 800cba2:	4628      	mov	r0, r5
 800cba4:	47b8      	blx	r7
 800cba6:	3001      	adds	r0, #1
 800cba8:	f43f af2b 	beq.w	800ca02 <_printf_float+0xb6>
 800cbac:	f109 0901 	add.w	r9, r9, #1
 800cbb0:	e7e8      	b.n	800cb84 <_printf_float+0x238>
 800cbb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	dc39      	bgt.n	800cc2c <_printf_float+0x2e0>
 800cbb8:	4a1b      	ldr	r2, [pc, #108]	@ (800cc28 <_printf_float+0x2dc>)
 800cbba:	2301      	movs	r3, #1
 800cbbc:	4631      	mov	r1, r6
 800cbbe:	4628      	mov	r0, r5
 800cbc0:	47b8      	blx	r7
 800cbc2:	3001      	adds	r0, #1
 800cbc4:	f43f af1d 	beq.w	800ca02 <_printf_float+0xb6>
 800cbc8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cbcc:	ea59 0303 	orrs.w	r3, r9, r3
 800cbd0:	d102      	bne.n	800cbd8 <_printf_float+0x28c>
 800cbd2:	6823      	ldr	r3, [r4, #0]
 800cbd4:	07d9      	lsls	r1, r3, #31
 800cbd6:	d5d7      	bpl.n	800cb88 <_printf_float+0x23c>
 800cbd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbdc:	4631      	mov	r1, r6
 800cbde:	4628      	mov	r0, r5
 800cbe0:	47b8      	blx	r7
 800cbe2:	3001      	adds	r0, #1
 800cbe4:	f43f af0d 	beq.w	800ca02 <_printf_float+0xb6>
 800cbe8:	f04f 0a00 	mov.w	sl, #0
 800cbec:	f104 0b1a 	add.w	fp, r4, #26
 800cbf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbf2:	425b      	negs	r3, r3
 800cbf4:	4553      	cmp	r3, sl
 800cbf6:	dc01      	bgt.n	800cbfc <_printf_float+0x2b0>
 800cbf8:	464b      	mov	r3, r9
 800cbfa:	e793      	b.n	800cb24 <_printf_float+0x1d8>
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	465a      	mov	r2, fp
 800cc00:	4631      	mov	r1, r6
 800cc02:	4628      	mov	r0, r5
 800cc04:	47b8      	blx	r7
 800cc06:	3001      	adds	r0, #1
 800cc08:	f43f aefb 	beq.w	800ca02 <_printf_float+0xb6>
 800cc0c:	f10a 0a01 	add.w	sl, sl, #1
 800cc10:	e7ee      	b.n	800cbf0 <_printf_float+0x2a4>
 800cc12:	bf00      	nop
 800cc14:	7fefffff 	.word	0x7fefffff
 800cc18:	08011c68 	.word	0x08011c68
 800cc1c:	08011c64 	.word	0x08011c64
 800cc20:	08011c70 	.word	0x08011c70
 800cc24:	08011c6c 	.word	0x08011c6c
 800cc28:	08011daa 	.word	0x08011daa
 800cc2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cc2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc32:	4553      	cmp	r3, sl
 800cc34:	bfa8      	it	ge
 800cc36:	4653      	movge	r3, sl
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	4699      	mov	r9, r3
 800cc3c:	dc36      	bgt.n	800ccac <_printf_float+0x360>
 800cc3e:	f04f 0b00 	mov.w	fp, #0
 800cc42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc46:	f104 021a 	add.w	r2, r4, #26
 800cc4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cc4c:	9306      	str	r3, [sp, #24]
 800cc4e:	eba3 0309 	sub.w	r3, r3, r9
 800cc52:	455b      	cmp	r3, fp
 800cc54:	dc31      	bgt.n	800ccba <_printf_float+0x36e>
 800cc56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc58:	459a      	cmp	sl, r3
 800cc5a:	dc3a      	bgt.n	800ccd2 <_printf_float+0x386>
 800cc5c:	6823      	ldr	r3, [r4, #0]
 800cc5e:	07da      	lsls	r2, r3, #31
 800cc60:	d437      	bmi.n	800ccd2 <_printf_float+0x386>
 800cc62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc64:	ebaa 0903 	sub.w	r9, sl, r3
 800cc68:	9b06      	ldr	r3, [sp, #24]
 800cc6a:	ebaa 0303 	sub.w	r3, sl, r3
 800cc6e:	4599      	cmp	r9, r3
 800cc70:	bfa8      	it	ge
 800cc72:	4699      	movge	r9, r3
 800cc74:	f1b9 0f00 	cmp.w	r9, #0
 800cc78:	dc33      	bgt.n	800cce2 <_printf_float+0x396>
 800cc7a:	f04f 0800 	mov.w	r8, #0
 800cc7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc82:	f104 0b1a 	add.w	fp, r4, #26
 800cc86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc88:	ebaa 0303 	sub.w	r3, sl, r3
 800cc8c:	eba3 0309 	sub.w	r3, r3, r9
 800cc90:	4543      	cmp	r3, r8
 800cc92:	f77f af79 	ble.w	800cb88 <_printf_float+0x23c>
 800cc96:	2301      	movs	r3, #1
 800cc98:	465a      	mov	r2, fp
 800cc9a:	4631      	mov	r1, r6
 800cc9c:	4628      	mov	r0, r5
 800cc9e:	47b8      	blx	r7
 800cca0:	3001      	adds	r0, #1
 800cca2:	f43f aeae 	beq.w	800ca02 <_printf_float+0xb6>
 800cca6:	f108 0801 	add.w	r8, r8, #1
 800ccaa:	e7ec      	b.n	800cc86 <_printf_float+0x33a>
 800ccac:	4642      	mov	r2, r8
 800ccae:	4631      	mov	r1, r6
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	47b8      	blx	r7
 800ccb4:	3001      	adds	r0, #1
 800ccb6:	d1c2      	bne.n	800cc3e <_printf_float+0x2f2>
 800ccb8:	e6a3      	b.n	800ca02 <_printf_float+0xb6>
 800ccba:	2301      	movs	r3, #1
 800ccbc:	4631      	mov	r1, r6
 800ccbe:	4628      	mov	r0, r5
 800ccc0:	9206      	str	r2, [sp, #24]
 800ccc2:	47b8      	blx	r7
 800ccc4:	3001      	adds	r0, #1
 800ccc6:	f43f ae9c 	beq.w	800ca02 <_printf_float+0xb6>
 800ccca:	9a06      	ldr	r2, [sp, #24]
 800cccc:	f10b 0b01 	add.w	fp, fp, #1
 800ccd0:	e7bb      	b.n	800cc4a <_printf_float+0x2fe>
 800ccd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccd6:	4631      	mov	r1, r6
 800ccd8:	4628      	mov	r0, r5
 800ccda:	47b8      	blx	r7
 800ccdc:	3001      	adds	r0, #1
 800ccde:	d1c0      	bne.n	800cc62 <_printf_float+0x316>
 800cce0:	e68f      	b.n	800ca02 <_printf_float+0xb6>
 800cce2:	9a06      	ldr	r2, [sp, #24]
 800cce4:	464b      	mov	r3, r9
 800cce6:	4442      	add	r2, r8
 800cce8:	4631      	mov	r1, r6
 800ccea:	4628      	mov	r0, r5
 800ccec:	47b8      	blx	r7
 800ccee:	3001      	adds	r0, #1
 800ccf0:	d1c3      	bne.n	800cc7a <_printf_float+0x32e>
 800ccf2:	e686      	b.n	800ca02 <_printf_float+0xb6>
 800ccf4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ccf8:	f1ba 0f01 	cmp.w	sl, #1
 800ccfc:	dc01      	bgt.n	800cd02 <_printf_float+0x3b6>
 800ccfe:	07db      	lsls	r3, r3, #31
 800cd00:	d536      	bpl.n	800cd70 <_printf_float+0x424>
 800cd02:	2301      	movs	r3, #1
 800cd04:	4642      	mov	r2, r8
 800cd06:	4631      	mov	r1, r6
 800cd08:	4628      	mov	r0, r5
 800cd0a:	47b8      	blx	r7
 800cd0c:	3001      	adds	r0, #1
 800cd0e:	f43f ae78 	beq.w	800ca02 <_printf_float+0xb6>
 800cd12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd16:	4631      	mov	r1, r6
 800cd18:	4628      	mov	r0, r5
 800cd1a:	47b8      	blx	r7
 800cd1c:	3001      	adds	r0, #1
 800cd1e:	f43f ae70 	beq.w	800ca02 <_printf_float+0xb6>
 800cd22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cd26:	2200      	movs	r2, #0
 800cd28:	2300      	movs	r3, #0
 800cd2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd2e:	f7f3 feeb 	bl	8000b08 <__aeabi_dcmpeq>
 800cd32:	b9c0      	cbnz	r0, 800cd66 <_printf_float+0x41a>
 800cd34:	4653      	mov	r3, sl
 800cd36:	f108 0201 	add.w	r2, r8, #1
 800cd3a:	4631      	mov	r1, r6
 800cd3c:	4628      	mov	r0, r5
 800cd3e:	47b8      	blx	r7
 800cd40:	3001      	adds	r0, #1
 800cd42:	d10c      	bne.n	800cd5e <_printf_float+0x412>
 800cd44:	e65d      	b.n	800ca02 <_printf_float+0xb6>
 800cd46:	2301      	movs	r3, #1
 800cd48:	465a      	mov	r2, fp
 800cd4a:	4631      	mov	r1, r6
 800cd4c:	4628      	mov	r0, r5
 800cd4e:	47b8      	blx	r7
 800cd50:	3001      	adds	r0, #1
 800cd52:	f43f ae56 	beq.w	800ca02 <_printf_float+0xb6>
 800cd56:	f108 0801 	add.w	r8, r8, #1
 800cd5a:	45d0      	cmp	r8, sl
 800cd5c:	dbf3      	blt.n	800cd46 <_printf_float+0x3fa>
 800cd5e:	464b      	mov	r3, r9
 800cd60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cd64:	e6df      	b.n	800cb26 <_printf_float+0x1da>
 800cd66:	f04f 0800 	mov.w	r8, #0
 800cd6a:	f104 0b1a 	add.w	fp, r4, #26
 800cd6e:	e7f4      	b.n	800cd5a <_printf_float+0x40e>
 800cd70:	2301      	movs	r3, #1
 800cd72:	4642      	mov	r2, r8
 800cd74:	e7e1      	b.n	800cd3a <_printf_float+0x3ee>
 800cd76:	2301      	movs	r3, #1
 800cd78:	464a      	mov	r2, r9
 800cd7a:	4631      	mov	r1, r6
 800cd7c:	4628      	mov	r0, r5
 800cd7e:	47b8      	blx	r7
 800cd80:	3001      	adds	r0, #1
 800cd82:	f43f ae3e 	beq.w	800ca02 <_printf_float+0xb6>
 800cd86:	f108 0801 	add.w	r8, r8, #1
 800cd8a:	68e3      	ldr	r3, [r4, #12]
 800cd8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd8e:	1a5b      	subs	r3, r3, r1
 800cd90:	4543      	cmp	r3, r8
 800cd92:	dcf0      	bgt.n	800cd76 <_printf_float+0x42a>
 800cd94:	e6fc      	b.n	800cb90 <_printf_float+0x244>
 800cd96:	f04f 0800 	mov.w	r8, #0
 800cd9a:	f104 0919 	add.w	r9, r4, #25
 800cd9e:	e7f4      	b.n	800cd8a <_printf_float+0x43e>

0800cda0 <_printf_common>:
 800cda0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cda4:	4616      	mov	r6, r2
 800cda6:	4698      	mov	r8, r3
 800cda8:	688a      	ldr	r2, [r1, #8]
 800cdaa:	690b      	ldr	r3, [r1, #16]
 800cdac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cdb0:	4293      	cmp	r3, r2
 800cdb2:	bfb8      	it	lt
 800cdb4:	4613      	movlt	r3, r2
 800cdb6:	6033      	str	r3, [r6, #0]
 800cdb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cdbc:	4607      	mov	r7, r0
 800cdbe:	460c      	mov	r4, r1
 800cdc0:	b10a      	cbz	r2, 800cdc6 <_printf_common+0x26>
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	6033      	str	r3, [r6, #0]
 800cdc6:	6823      	ldr	r3, [r4, #0]
 800cdc8:	0699      	lsls	r1, r3, #26
 800cdca:	bf42      	ittt	mi
 800cdcc:	6833      	ldrmi	r3, [r6, #0]
 800cdce:	3302      	addmi	r3, #2
 800cdd0:	6033      	strmi	r3, [r6, #0]
 800cdd2:	6825      	ldr	r5, [r4, #0]
 800cdd4:	f015 0506 	ands.w	r5, r5, #6
 800cdd8:	d106      	bne.n	800cde8 <_printf_common+0x48>
 800cdda:	f104 0a19 	add.w	sl, r4, #25
 800cdde:	68e3      	ldr	r3, [r4, #12]
 800cde0:	6832      	ldr	r2, [r6, #0]
 800cde2:	1a9b      	subs	r3, r3, r2
 800cde4:	42ab      	cmp	r3, r5
 800cde6:	dc26      	bgt.n	800ce36 <_printf_common+0x96>
 800cde8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cdec:	6822      	ldr	r2, [r4, #0]
 800cdee:	3b00      	subs	r3, #0
 800cdf0:	bf18      	it	ne
 800cdf2:	2301      	movne	r3, #1
 800cdf4:	0692      	lsls	r2, r2, #26
 800cdf6:	d42b      	bmi.n	800ce50 <_printf_common+0xb0>
 800cdf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cdfc:	4641      	mov	r1, r8
 800cdfe:	4638      	mov	r0, r7
 800ce00:	47c8      	blx	r9
 800ce02:	3001      	adds	r0, #1
 800ce04:	d01e      	beq.n	800ce44 <_printf_common+0xa4>
 800ce06:	6823      	ldr	r3, [r4, #0]
 800ce08:	6922      	ldr	r2, [r4, #16]
 800ce0a:	f003 0306 	and.w	r3, r3, #6
 800ce0e:	2b04      	cmp	r3, #4
 800ce10:	bf02      	ittt	eq
 800ce12:	68e5      	ldreq	r5, [r4, #12]
 800ce14:	6833      	ldreq	r3, [r6, #0]
 800ce16:	1aed      	subeq	r5, r5, r3
 800ce18:	68a3      	ldr	r3, [r4, #8]
 800ce1a:	bf0c      	ite	eq
 800ce1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ce20:	2500      	movne	r5, #0
 800ce22:	4293      	cmp	r3, r2
 800ce24:	bfc4      	itt	gt
 800ce26:	1a9b      	subgt	r3, r3, r2
 800ce28:	18ed      	addgt	r5, r5, r3
 800ce2a:	2600      	movs	r6, #0
 800ce2c:	341a      	adds	r4, #26
 800ce2e:	42b5      	cmp	r5, r6
 800ce30:	d11a      	bne.n	800ce68 <_printf_common+0xc8>
 800ce32:	2000      	movs	r0, #0
 800ce34:	e008      	b.n	800ce48 <_printf_common+0xa8>
 800ce36:	2301      	movs	r3, #1
 800ce38:	4652      	mov	r2, sl
 800ce3a:	4641      	mov	r1, r8
 800ce3c:	4638      	mov	r0, r7
 800ce3e:	47c8      	blx	r9
 800ce40:	3001      	adds	r0, #1
 800ce42:	d103      	bne.n	800ce4c <_printf_common+0xac>
 800ce44:	f04f 30ff 	mov.w	r0, #4294967295
 800ce48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce4c:	3501      	adds	r5, #1
 800ce4e:	e7c6      	b.n	800cdde <_printf_common+0x3e>
 800ce50:	18e1      	adds	r1, r4, r3
 800ce52:	1c5a      	adds	r2, r3, #1
 800ce54:	2030      	movs	r0, #48	@ 0x30
 800ce56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ce5a:	4422      	add	r2, r4
 800ce5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ce60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ce64:	3302      	adds	r3, #2
 800ce66:	e7c7      	b.n	800cdf8 <_printf_common+0x58>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	4622      	mov	r2, r4
 800ce6c:	4641      	mov	r1, r8
 800ce6e:	4638      	mov	r0, r7
 800ce70:	47c8      	blx	r9
 800ce72:	3001      	adds	r0, #1
 800ce74:	d0e6      	beq.n	800ce44 <_printf_common+0xa4>
 800ce76:	3601      	adds	r6, #1
 800ce78:	e7d9      	b.n	800ce2e <_printf_common+0x8e>
	...

0800ce7c <_printf_i>:
 800ce7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce80:	7e0f      	ldrb	r7, [r1, #24]
 800ce82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ce84:	2f78      	cmp	r7, #120	@ 0x78
 800ce86:	4691      	mov	r9, r2
 800ce88:	4680      	mov	r8, r0
 800ce8a:	460c      	mov	r4, r1
 800ce8c:	469a      	mov	sl, r3
 800ce8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ce92:	d807      	bhi.n	800cea4 <_printf_i+0x28>
 800ce94:	2f62      	cmp	r7, #98	@ 0x62
 800ce96:	d80a      	bhi.n	800ceae <_printf_i+0x32>
 800ce98:	2f00      	cmp	r7, #0
 800ce9a:	f000 80d1 	beq.w	800d040 <_printf_i+0x1c4>
 800ce9e:	2f58      	cmp	r7, #88	@ 0x58
 800cea0:	f000 80b8 	beq.w	800d014 <_printf_i+0x198>
 800cea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cea8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ceac:	e03a      	b.n	800cf24 <_printf_i+0xa8>
 800ceae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ceb2:	2b15      	cmp	r3, #21
 800ceb4:	d8f6      	bhi.n	800cea4 <_printf_i+0x28>
 800ceb6:	a101      	add	r1, pc, #4	@ (adr r1, 800cebc <_printf_i+0x40>)
 800ceb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cebc:	0800cf15 	.word	0x0800cf15
 800cec0:	0800cf29 	.word	0x0800cf29
 800cec4:	0800cea5 	.word	0x0800cea5
 800cec8:	0800cea5 	.word	0x0800cea5
 800cecc:	0800cea5 	.word	0x0800cea5
 800ced0:	0800cea5 	.word	0x0800cea5
 800ced4:	0800cf29 	.word	0x0800cf29
 800ced8:	0800cea5 	.word	0x0800cea5
 800cedc:	0800cea5 	.word	0x0800cea5
 800cee0:	0800cea5 	.word	0x0800cea5
 800cee4:	0800cea5 	.word	0x0800cea5
 800cee8:	0800d027 	.word	0x0800d027
 800ceec:	0800cf53 	.word	0x0800cf53
 800cef0:	0800cfe1 	.word	0x0800cfe1
 800cef4:	0800cea5 	.word	0x0800cea5
 800cef8:	0800cea5 	.word	0x0800cea5
 800cefc:	0800d049 	.word	0x0800d049
 800cf00:	0800cea5 	.word	0x0800cea5
 800cf04:	0800cf53 	.word	0x0800cf53
 800cf08:	0800cea5 	.word	0x0800cea5
 800cf0c:	0800cea5 	.word	0x0800cea5
 800cf10:	0800cfe9 	.word	0x0800cfe9
 800cf14:	6833      	ldr	r3, [r6, #0]
 800cf16:	1d1a      	adds	r2, r3, #4
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	6032      	str	r2, [r6, #0]
 800cf1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cf20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cf24:	2301      	movs	r3, #1
 800cf26:	e09c      	b.n	800d062 <_printf_i+0x1e6>
 800cf28:	6833      	ldr	r3, [r6, #0]
 800cf2a:	6820      	ldr	r0, [r4, #0]
 800cf2c:	1d19      	adds	r1, r3, #4
 800cf2e:	6031      	str	r1, [r6, #0]
 800cf30:	0606      	lsls	r6, r0, #24
 800cf32:	d501      	bpl.n	800cf38 <_printf_i+0xbc>
 800cf34:	681d      	ldr	r5, [r3, #0]
 800cf36:	e003      	b.n	800cf40 <_printf_i+0xc4>
 800cf38:	0645      	lsls	r5, r0, #25
 800cf3a:	d5fb      	bpl.n	800cf34 <_printf_i+0xb8>
 800cf3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cf40:	2d00      	cmp	r5, #0
 800cf42:	da03      	bge.n	800cf4c <_printf_i+0xd0>
 800cf44:	232d      	movs	r3, #45	@ 0x2d
 800cf46:	426d      	negs	r5, r5
 800cf48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf4c:	4858      	ldr	r0, [pc, #352]	@ (800d0b0 <_printf_i+0x234>)
 800cf4e:	230a      	movs	r3, #10
 800cf50:	e011      	b.n	800cf76 <_printf_i+0xfa>
 800cf52:	6821      	ldr	r1, [r4, #0]
 800cf54:	6833      	ldr	r3, [r6, #0]
 800cf56:	0608      	lsls	r0, r1, #24
 800cf58:	f853 5b04 	ldr.w	r5, [r3], #4
 800cf5c:	d402      	bmi.n	800cf64 <_printf_i+0xe8>
 800cf5e:	0649      	lsls	r1, r1, #25
 800cf60:	bf48      	it	mi
 800cf62:	b2ad      	uxthmi	r5, r5
 800cf64:	2f6f      	cmp	r7, #111	@ 0x6f
 800cf66:	4852      	ldr	r0, [pc, #328]	@ (800d0b0 <_printf_i+0x234>)
 800cf68:	6033      	str	r3, [r6, #0]
 800cf6a:	bf14      	ite	ne
 800cf6c:	230a      	movne	r3, #10
 800cf6e:	2308      	moveq	r3, #8
 800cf70:	2100      	movs	r1, #0
 800cf72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cf76:	6866      	ldr	r6, [r4, #4]
 800cf78:	60a6      	str	r6, [r4, #8]
 800cf7a:	2e00      	cmp	r6, #0
 800cf7c:	db05      	blt.n	800cf8a <_printf_i+0x10e>
 800cf7e:	6821      	ldr	r1, [r4, #0]
 800cf80:	432e      	orrs	r6, r5
 800cf82:	f021 0104 	bic.w	r1, r1, #4
 800cf86:	6021      	str	r1, [r4, #0]
 800cf88:	d04b      	beq.n	800d022 <_printf_i+0x1a6>
 800cf8a:	4616      	mov	r6, r2
 800cf8c:	fbb5 f1f3 	udiv	r1, r5, r3
 800cf90:	fb03 5711 	mls	r7, r3, r1, r5
 800cf94:	5dc7      	ldrb	r7, [r0, r7]
 800cf96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cf9a:	462f      	mov	r7, r5
 800cf9c:	42bb      	cmp	r3, r7
 800cf9e:	460d      	mov	r5, r1
 800cfa0:	d9f4      	bls.n	800cf8c <_printf_i+0x110>
 800cfa2:	2b08      	cmp	r3, #8
 800cfa4:	d10b      	bne.n	800cfbe <_printf_i+0x142>
 800cfa6:	6823      	ldr	r3, [r4, #0]
 800cfa8:	07df      	lsls	r7, r3, #31
 800cfaa:	d508      	bpl.n	800cfbe <_printf_i+0x142>
 800cfac:	6923      	ldr	r3, [r4, #16]
 800cfae:	6861      	ldr	r1, [r4, #4]
 800cfb0:	4299      	cmp	r1, r3
 800cfb2:	bfde      	ittt	le
 800cfb4:	2330      	movle	r3, #48	@ 0x30
 800cfb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cfba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cfbe:	1b92      	subs	r2, r2, r6
 800cfc0:	6122      	str	r2, [r4, #16]
 800cfc2:	f8cd a000 	str.w	sl, [sp]
 800cfc6:	464b      	mov	r3, r9
 800cfc8:	aa03      	add	r2, sp, #12
 800cfca:	4621      	mov	r1, r4
 800cfcc:	4640      	mov	r0, r8
 800cfce:	f7ff fee7 	bl	800cda0 <_printf_common>
 800cfd2:	3001      	adds	r0, #1
 800cfd4:	d14a      	bne.n	800d06c <_printf_i+0x1f0>
 800cfd6:	f04f 30ff 	mov.w	r0, #4294967295
 800cfda:	b004      	add	sp, #16
 800cfdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfe0:	6823      	ldr	r3, [r4, #0]
 800cfe2:	f043 0320 	orr.w	r3, r3, #32
 800cfe6:	6023      	str	r3, [r4, #0]
 800cfe8:	4832      	ldr	r0, [pc, #200]	@ (800d0b4 <_printf_i+0x238>)
 800cfea:	2778      	movs	r7, #120	@ 0x78
 800cfec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cff0:	6823      	ldr	r3, [r4, #0]
 800cff2:	6831      	ldr	r1, [r6, #0]
 800cff4:	061f      	lsls	r7, r3, #24
 800cff6:	f851 5b04 	ldr.w	r5, [r1], #4
 800cffa:	d402      	bmi.n	800d002 <_printf_i+0x186>
 800cffc:	065f      	lsls	r7, r3, #25
 800cffe:	bf48      	it	mi
 800d000:	b2ad      	uxthmi	r5, r5
 800d002:	6031      	str	r1, [r6, #0]
 800d004:	07d9      	lsls	r1, r3, #31
 800d006:	bf44      	itt	mi
 800d008:	f043 0320 	orrmi.w	r3, r3, #32
 800d00c:	6023      	strmi	r3, [r4, #0]
 800d00e:	b11d      	cbz	r5, 800d018 <_printf_i+0x19c>
 800d010:	2310      	movs	r3, #16
 800d012:	e7ad      	b.n	800cf70 <_printf_i+0xf4>
 800d014:	4826      	ldr	r0, [pc, #152]	@ (800d0b0 <_printf_i+0x234>)
 800d016:	e7e9      	b.n	800cfec <_printf_i+0x170>
 800d018:	6823      	ldr	r3, [r4, #0]
 800d01a:	f023 0320 	bic.w	r3, r3, #32
 800d01e:	6023      	str	r3, [r4, #0]
 800d020:	e7f6      	b.n	800d010 <_printf_i+0x194>
 800d022:	4616      	mov	r6, r2
 800d024:	e7bd      	b.n	800cfa2 <_printf_i+0x126>
 800d026:	6833      	ldr	r3, [r6, #0]
 800d028:	6825      	ldr	r5, [r4, #0]
 800d02a:	6961      	ldr	r1, [r4, #20]
 800d02c:	1d18      	adds	r0, r3, #4
 800d02e:	6030      	str	r0, [r6, #0]
 800d030:	062e      	lsls	r6, r5, #24
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	d501      	bpl.n	800d03a <_printf_i+0x1be>
 800d036:	6019      	str	r1, [r3, #0]
 800d038:	e002      	b.n	800d040 <_printf_i+0x1c4>
 800d03a:	0668      	lsls	r0, r5, #25
 800d03c:	d5fb      	bpl.n	800d036 <_printf_i+0x1ba>
 800d03e:	8019      	strh	r1, [r3, #0]
 800d040:	2300      	movs	r3, #0
 800d042:	6123      	str	r3, [r4, #16]
 800d044:	4616      	mov	r6, r2
 800d046:	e7bc      	b.n	800cfc2 <_printf_i+0x146>
 800d048:	6833      	ldr	r3, [r6, #0]
 800d04a:	1d1a      	adds	r2, r3, #4
 800d04c:	6032      	str	r2, [r6, #0]
 800d04e:	681e      	ldr	r6, [r3, #0]
 800d050:	6862      	ldr	r2, [r4, #4]
 800d052:	2100      	movs	r1, #0
 800d054:	4630      	mov	r0, r6
 800d056:	f7f3 f8db 	bl	8000210 <memchr>
 800d05a:	b108      	cbz	r0, 800d060 <_printf_i+0x1e4>
 800d05c:	1b80      	subs	r0, r0, r6
 800d05e:	6060      	str	r0, [r4, #4]
 800d060:	6863      	ldr	r3, [r4, #4]
 800d062:	6123      	str	r3, [r4, #16]
 800d064:	2300      	movs	r3, #0
 800d066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d06a:	e7aa      	b.n	800cfc2 <_printf_i+0x146>
 800d06c:	6923      	ldr	r3, [r4, #16]
 800d06e:	4632      	mov	r2, r6
 800d070:	4649      	mov	r1, r9
 800d072:	4640      	mov	r0, r8
 800d074:	47d0      	blx	sl
 800d076:	3001      	adds	r0, #1
 800d078:	d0ad      	beq.n	800cfd6 <_printf_i+0x15a>
 800d07a:	6823      	ldr	r3, [r4, #0]
 800d07c:	079b      	lsls	r3, r3, #30
 800d07e:	d413      	bmi.n	800d0a8 <_printf_i+0x22c>
 800d080:	68e0      	ldr	r0, [r4, #12]
 800d082:	9b03      	ldr	r3, [sp, #12]
 800d084:	4298      	cmp	r0, r3
 800d086:	bfb8      	it	lt
 800d088:	4618      	movlt	r0, r3
 800d08a:	e7a6      	b.n	800cfda <_printf_i+0x15e>
 800d08c:	2301      	movs	r3, #1
 800d08e:	4632      	mov	r2, r6
 800d090:	4649      	mov	r1, r9
 800d092:	4640      	mov	r0, r8
 800d094:	47d0      	blx	sl
 800d096:	3001      	adds	r0, #1
 800d098:	d09d      	beq.n	800cfd6 <_printf_i+0x15a>
 800d09a:	3501      	adds	r5, #1
 800d09c:	68e3      	ldr	r3, [r4, #12]
 800d09e:	9903      	ldr	r1, [sp, #12]
 800d0a0:	1a5b      	subs	r3, r3, r1
 800d0a2:	42ab      	cmp	r3, r5
 800d0a4:	dcf2      	bgt.n	800d08c <_printf_i+0x210>
 800d0a6:	e7eb      	b.n	800d080 <_printf_i+0x204>
 800d0a8:	2500      	movs	r5, #0
 800d0aa:	f104 0619 	add.w	r6, r4, #25
 800d0ae:	e7f5      	b.n	800d09c <_printf_i+0x220>
 800d0b0:	08011c74 	.word	0x08011c74
 800d0b4:	08011c85 	.word	0x08011c85

0800d0b8 <_scanf_float>:
 800d0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0bc:	b087      	sub	sp, #28
 800d0be:	4691      	mov	r9, r2
 800d0c0:	9303      	str	r3, [sp, #12]
 800d0c2:	688b      	ldr	r3, [r1, #8]
 800d0c4:	1e5a      	subs	r2, r3, #1
 800d0c6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d0ca:	bf81      	itttt	hi
 800d0cc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d0d0:	eb03 0b05 	addhi.w	fp, r3, r5
 800d0d4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d0d8:	608b      	strhi	r3, [r1, #8]
 800d0da:	680b      	ldr	r3, [r1, #0]
 800d0dc:	460a      	mov	r2, r1
 800d0de:	f04f 0500 	mov.w	r5, #0
 800d0e2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d0e6:	f842 3b1c 	str.w	r3, [r2], #28
 800d0ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d0ee:	4680      	mov	r8, r0
 800d0f0:	460c      	mov	r4, r1
 800d0f2:	bf98      	it	ls
 800d0f4:	f04f 0b00 	movls.w	fp, #0
 800d0f8:	9201      	str	r2, [sp, #4]
 800d0fa:	4616      	mov	r6, r2
 800d0fc:	46aa      	mov	sl, r5
 800d0fe:	462f      	mov	r7, r5
 800d100:	9502      	str	r5, [sp, #8]
 800d102:	68a2      	ldr	r2, [r4, #8]
 800d104:	b15a      	cbz	r2, 800d11e <_scanf_float+0x66>
 800d106:	f8d9 3000 	ldr.w	r3, [r9]
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	2b4e      	cmp	r3, #78	@ 0x4e
 800d10e:	d863      	bhi.n	800d1d8 <_scanf_float+0x120>
 800d110:	2b40      	cmp	r3, #64	@ 0x40
 800d112:	d83b      	bhi.n	800d18c <_scanf_float+0xd4>
 800d114:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d118:	b2c8      	uxtb	r0, r1
 800d11a:	280e      	cmp	r0, #14
 800d11c:	d939      	bls.n	800d192 <_scanf_float+0xda>
 800d11e:	b11f      	cbz	r7, 800d128 <_scanf_float+0x70>
 800d120:	6823      	ldr	r3, [r4, #0]
 800d122:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d126:	6023      	str	r3, [r4, #0]
 800d128:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d12c:	f1ba 0f01 	cmp.w	sl, #1
 800d130:	f200 8114 	bhi.w	800d35c <_scanf_float+0x2a4>
 800d134:	9b01      	ldr	r3, [sp, #4]
 800d136:	429e      	cmp	r6, r3
 800d138:	f200 8105 	bhi.w	800d346 <_scanf_float+0x28e>
 800d13c:	2001      	movs	r0, #1
 800d13e:	b007      	add	sp, #28
 800d140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d144:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d148:	2a0d      	cmp	r2, #13
 800d14a:	d8e8      	bhi.n	800d11e <_scanf_float+0x66>
 800d14c:	a101      	add	r1, pc, #4	@ (adr r1, 800d154 <_scanf_float+0x9c>)
 800d14e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d152:	bf00      	nop
 800d154:	0800d29d 	.word	0x0800d29d
 800d158:	0800d11f 	.word	0x0800d11f
 800d15c:	0800d11f 	.word	0x0800d11f
 800d160:	0800d11f 	.word	0x0800d11f
 800d164:	0800d2f9 	.word	0x0800d2f9
 800d168:	0800d2d3 	.word	0x0800d2d3
 800d16c:	0800d11f 	.word	0x0800d11f
 800d170:	0800d11f 	.word	0x0800d11f
 800d174:	0800d2ab 	.word	0x0800d2ab
 800d178:	0800d11f 	.word	0x0800d11f
 800d17c:	0800d11f 	.word	0x0800d11f
 800d180:	0800d11f 	.word	0x0800d11f
 800d184:	0800d11f 	.word	0x0800d11f
 800d188:	0800d267 	.word	0x0800d267
 800d18c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d190:	e7da      	b.n	800d148 <_scanf_float+0x90>
 800d192:	290e      	cmp	r1, #14
 800d194:	d8c3      	bhi.n	800d11e <_scanf_float+0x66>
 800d196:	a001      	add	r0, pc, #4	@ (adr r0, 800d19c <_scanf_float+0xe4>)
 800d198:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d19c:	0800d257 	.word	0x0800d257
 800d1a0:	0800d11f 	.word	0x0800d11f
 800d1a4:	0800d257 	.word	0x0800d257
 800d1a8:	0800d2e7 	.word	0x0800d2e7
 800d1ac:	0800d11f 	.word	0x0800d11f
 800d1b0:	0800d1f9 	.word	0x0800d1f9
 800d1b4:	0800d23d 	.word	0x0800d23d
 800d1b8:	0800d23d 	.word	0x0800d23d
 800d1bc:	0800d23d 	.word	0x0800d23d
 800d1c0:	0800d23d 	.word	0x0800d23d
 800d1c4:	0800d23d 	.word	0x0800d23d
 800d1c8:	0800d23d 	.word	0x0800d23d
 800d1cc:	0800d23d 	.word	0x0800d23d
 800d1d0:	0800d23d 	.word	0x0800d23d
 800d1d4:	0800d23d 	.word	0x0800d23d
 800d1d8:	2b6e      	cmp	r3, #110	@ 0x6e
 800d1da:	d809      	bhi.n	800d1f0 <_scanf_float+0x138>
 800d1dc:	2b60      	cmp	r3, #96	@ 0x60
 800d1de:	d8b1      	bhi.n	800d144 <_scanf_float+0x8c>
 800d1e0:	2b54      	cmp	r3, #84	@ 0x54
 800d1e2:	d07b      	beq.n	800d2dc <_scanf_float+0x224>
 800d1e4:	2b59      	cmp	r3, #89	@ 0x59
 800d1e6:	d19a      	bne.n	800d11e <_scanf_float+0x66>
 800d1e8:	2d07      	cmp	r5, #7
 800d1ea:	d198      	bne.n	800d11e <_scanf_float+0x66>
 800d1ec:	2508      	movs	r5, #8
 800d1ee:	e02f      	b.n	800d250 <_scanf_float+0x198>
 800d1f0:	2b74      	cmp	r3, #116	@ 0x74
 800d1f2:	d073      	beq.n	800d2dc <_scanf_float+0x224>
 800d1f4:	2b79      	cmp	r3, #121	@ 0x79
 800d1f6:	e7f6      	b.n	800d1e6 <_scanf_float+0x12e>
 800d1f8:	6821      	ldr	r1, [r4, #0]
 800d1fa:	05c8      	lsls	r0, r1, #23
 800d1fc:	d51e      	bpl.n	800d23c <_scanf_float+0x184>
 800d1fe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d202:	6021      	str	r1, [r4, #0]
 800d204:	3701      	adds	r7, #1
 800d206:	f1bb 0f00 	cmp.w	fp, #0
 800d20a:	d003      	beq.n	800d214 <_scanf_float+0x15c>
 800d20c:	3201      	adds	r2, #1
 800d20e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d212:	60a2      	str	r2, [r4, #8]
 800d214:	68a3      	ldr	r3, [r4, #8]
 800d216:	3b01      	subs	r3, #1
 800d218:	60a3      	str	r3, [r4, #8]
 800d21a:	6923      	ldr	r3, [r4, #16]
 800d21c:	3301      	adds	r3, #1
 800d21e:	6123      	str	r3, [r4, #16]
 800d220:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d224:	3b01      	subs	r3, #1
 800d226:	2b00      	cmp	r3, #0
 800d228:	f8c9 3004 	str.w	r3, [r9, #4]
 800d22c:	f340 8082 	ble.w	800d334 <_scanf_float+0x27c>
 800d230:	f8d9 3000 	ldr.w	r3, [r9]
 800d234:	3301      	adds	r3, #1
 800d236:	f8c9 3000 	str.w	r3, [r9]
 800d23a:	e762      	b.n	800d102 <_scanf_float+0x4a>
 800d23c:	eb1a 0105 	adds.w	r1, sl, r5
 800d240:	f47f af6d 	bne.w	800d11e <_scanf_float+0x66>
 800d244:	6822      	ldr	r2, [r4, #0]
 800d246:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d24a:	6022      	str	r2, [r4, #0]
 800d24c:	460d      	mov	r5, r1
 800d24e:	468a      	mov	sl, r1
 800d250:	f806 3b01 	strb.w	r3, [r6], #1
 800d254:	e7de      	b.n	800d214 <_scanf_float+0x15c>
 800d256:	6822      	ldr	r2, [r4, #0]
 800d258:	0610      	lsls	r0, r2, #24
 800d25a:	f57f af60 	bpl.w	800d11e <_scanf_float+0x66>
 800d25e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d262:	6022      	str	r2, [r4, #0]
 800d264:	e7f4      	b.n	800d250 <_scanf_float+0x198>
 800d266:	f1ba 0f00 	cmp.w	sl, #0
 800d26a:	d10c      	bne.n	800d286 <_scanf_float+0x1ce>
 800d26c:	b977      	cbnz	r7, 800d28c <_scanf_float+0x1d4>
 800d26e:	6822      	ldr	r2, [r4, #0]
 800d270:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d274:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d278:	d108      	bne.n	800d28c <_scanf_float+0x1d4>
 800d27a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d27e:	6022      	str	r2, [r4, #0]
 800d280:	f04f 0a01 	mov.w	sl, #1
 800d284:	e7e4      	b.n	800d250 <_scanf_float+0x198>
 800d286:	f1ba 0f02 	cmp.w	sl, #2
 800d28a:	d050      	beq.n	800d32e <_scanf_float+0x276>
 800d28c:	2d01      	cmp	r5, #1
 800d28e:	d002      	beq.n	800d296 <_scanf_float+0x1de>
 800d290:	2d04      	cmp	r5, #4
 800d292:	f47f af44 	bne.w	800d11e <_scanf_float+0x66>
 800d296:	3501      	adds	r5, #1
 800d298:	b2ed      	uxtb	r5, r5
 800d29a:	e7d9      	b.n	800d250 <_scanf_float+0x198>
 800d29c:	f1ba 0f01 	cmp.w	sl, #1
 800d2a0:	f47f af3d 	bne.w	800d11e <_scanf_float+0x66>
 800d2a4:	f04f 0a02 	mov.w	sl, #2
 800d2a8:	e7d2      	b.n	800d250 <_scanf_float+0x198>
 800d2aa:	b975      	cbnz	r5, 800d2ca <_scanf_float+0x212>
 800d2ac:	2f00      	cmp	r7, #0
 800d2ae:	f47f af37 	bne.w	800d120 <_scanf_float+0x68>
 800d2b2:	6822      	ldr	r2, [r4, #0]
 800d2b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d2b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d2bc:	f040 8103 	bne.w	800d4c6 <_scanf_float+0x40e>
 800d2c0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d2c4:	6022      	str	r2, [r4, #0]
 800d2c6:	2501      	movs	r5, #1
 800d2c8:	e7c2      	b.n	800d250 <_scanf_float+0x198>
 800d2ca:	2d03      	cmp	r5, #3
 800d2cc:	d0e3      	beq.n	800d296 <_scanf_float+0x1de>
 800d2ce:	2d05      	cmp	r5, #5
 800d2d0:	e7df      	b.n	800d292 <_scanf_float+0x1da>
 800d2d2:	2d02      	cmp	r5, #2
 800d2d4:	f47f af23 	bne.w	800d11e <_scanf_float+0x66>
 800d2d8:	2503      	movs	r5, #3
 800d2da:	e7b9      	b.n	800d250 <_scanf_float+0x198>
 800d2dc:	2d06      	cmp	r5, #6
 800d2de:	f47f af1e 	bne.w	800d11e <_scanf_float+0x66>
 800d2e2:	2507      	movs	r5, #7
 800d2e4:	e7b4      	b.n	800d250 <_scanf_float+0x198>
 800d2e6:	6822      	ldr	r2, [r4, #0]
 800d2e8:	0591      	lsls	r1, r2, #22
 800d2ea:	f57f af18 	bpl.w	800d11e <_scanf_float+0x66>
 800d2ee:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d2f2:	6022      	str	r2, [r4, #0]
 800d2f4:	9702      	str	r7, [sp, #8]
 800d2f6:	e7ab      	b.n	800d250 <_scanf_float+0x198>
 800d2f8:	6822      	ldr	r2, [r4, #0]
 800d2fa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d2fe:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d302:	d005      	beq.n	800d310 <_scanf_float+0x258>
 800d304:	0550      	lsls	r0, r2, #21
 800d306:	f57f af0a 	bpl.w	800d11e <_scanf_float+0x66>
 800d30a:	2f00      	cmp	r7, #0
 800d30c:	f000 80db 	beq.w	800d4c6 <_scanf_float+0x40e>
 800d310:	0591      	lsls	r1, r2, #22
 800d312:	bf58      	it	pl
 800d314:	9902      	ldrpl	r1, [sp, #8]
 800d316:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d31a:	bf58      	it	pl
 800d31c:	1a79      	subpl	r1, r7, r1
 800d31e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d322:	bf58      	it	pl
 800d324:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d328:	6022      	str	r2, [r4, #0]
 800d32a:	2700      	movs	r7, #0
 800d32c:	e790      	b.n	800d250 <_scanf_float+0x198>
 800d32e:	f04f 0a03 	mov.w	sl, #3
 800d332:	e78d      	b.n	800d250 <_scanf_float+0x198>
 800d334:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d338:	4649      	mov	r1, r9
 800d33a:	4640      	mov	r0, r8
 800d33c:	4798      	blx	r3
 800d33e:	2800      	cmp	r0, #0
 800d340:	f43f aedf 	beq.w	800d102 <_scanf_float+0x4a>
 800d344:	e6eb      	b.n	800d11e <_scanf_float+0x66>
 800d346:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d34a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d34e:	464a      	mov	r2, r9
 800d350:	4640      	mov	r0, r8
 800d352:	4798      	blx	r3
 800d354:	6923      	ldr	r3, [r4, #16]
 800d356:	3b01      	subs	r3, #1
 800d358:	6123      	str	r3, [r4, #16]
 800d35a:	e6eb      	b.n	800d134 <_scanf_float+0x7c>
 800d35c:	1e6b      	subs	r3, r5, #1
 800d35e:	2b06      	cmp	r3, #6
 800d360:	d824      	bhi.n	800d3ac <_scanf_float+0x2f4>
 800d362:	2d02      	cmp	r5, #2
 800d364:	d836      	bhi.n	800d3d4 <_scanf_float+0x31c>
 800d366:	9b01      	ldr	r3, [sp, #4]
 800d368:	429e      	cmp	r6, r3
 800d36a:	f67f aee7 	bls.w	800d13c <_scanf_float+0x84>
 800d36e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d372:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d376:	464a      	mov	r2, r9
 800d378:	4640      	mov	r0, r8
 800d37a:	4798      	blx	r3
 800d37c:	6923      	ldr	r3, [r4, #16]
 800d37e:	3b01      	subs	r3, #1
 800d380:	6123      	str	r3, [r4, #16]
 800d382:	e7f0      	b.n	800d366 <_scanf_float+0x2ae>
 800d384:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d388:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d38c:	464a      	mov	r2, r9
 800d38e:	4640      	mov	r0, r8
 800d390:	4798      	blx	r3
 800d392:	6923      	ldr	r3, [r4, #16]
 800d394:	3b01      	subs	r3, #1
 800d396:	6123      	str	r3, [r4, #16]
 800d398:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d39c:	fa5f fa8a 	uxtb.w	sl, sl
 800d3a0:	f1ba 0f02 	cmp.w	sl, #2
 800d3a4:	d1ee      	bne.n	800d384 <_scanf_float+0x2cc>
 800d3a6:	3d03      	subs	r5, #3
 800d3a8:	b2ed      	uxtb	r5, r5
 800d3aa:	1b76      	subs	r6, r6, r5
 800d3ac:	6823      	ldr	r3, [r4, #0]
 800d3ae:	05da      	lsls	r2, r3, #23
 800d3b0:	d530      	bpl.n	800d414 <_scanf_float+0x35c>
 800d3b2:	055b      	lsls	r3, r3, #21
 800d3b4:	d511      	bpl.n	800d3da <_scanf_float+0x322>
 800d3b6:	9b01      	ldr	r3, [sp, #4]
 800d3b8:	429e      	cmp	r6, r3
 800d3ba:	f67f aebf 	bls.w	800d13c <_scanf_float+0x84>
 800d3be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d3c6:	464a      	mov	r2, r9
 800d3c8:	4640      	mov	r0, r8
 800d3ca:	4798      	blx	r3
 800d3cc:	6923      	ldr	r3, [r4, #16]
 800d3ce:	3b01      	subs	r3, #1
 800d3d0:	6123      	str	r3, [r4, #16]
 800d3d2:	e7f0      	b.n	800d3b6 <_scanf_float+0x2fe>
 800d3d4:	46aa      	mov	sl, r5
 800d3d6:	46b3      	mov	fp, r6
 800d3d8:	e7de      	b.n	800d398 <_scanf_float+0x2e0>
 800d3da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d3de:	6923      	ldr	r3, [r4, #16]
 800d3e0:	2965      	cmp	r1, #101	@ 0x65
 800d3e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800d3e6:	f106 35ff 	add.w	r5, r6, #4294967295
 800d3ea:	6123      	str	r3, [r4, #16]
 800d3ec:	d00c      	beq.n	800d408 <_scanf_float+0x350>
 800d3ee:	2945      	cmp	r1, #69	@ 0x45
 800d3f0:	d00a      	beq.n	800d408 <_scanf_float+0x350>
 800d3f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3f6:	464a      	mov	r2, r9
 800d3f8:	4640      	mov	r0, r8
 800d3fa:	4798      	blx	r3
 800d3fc:	6923      	ldr	r3, [r4, #16]
 800d3fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d402:	3b01      	subs	r3, #1
 800d404:	1eb5      	subs	r5, r6, #2
 800d406:	6123      	str	r3, [r4, #16]
 800d408:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d40c:	464a      	mov	r2, r9
 800d40e:	4640      	mov	r0, r8
 800d410:	4798      	blx	r3
 800d412:	462e      	mov	r6, r5
 800d414:	6822      	ldr	r2, [r4, #0]
 800d416:	f012 0210 	ands.w	r2, r2, #16
 800d41a:	d001      	beq.n	800d420 <_scanf_float+0x368>
 800d41c:	2000      	movs	r0, #0
 800d41e:	e68e      	b.n	800d13e <_scanf_float+0x86>
 800d420:	7032      	strb	r2, [r6, #0]
 800d422:	6823      	ldr	r3, [r4, #0]
 800d424:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d42c:	d125      	bne.n	800d47a <_scanf_float+0x3c2>
 800d42e:	9b02      	ldr	r3, [sp, #8]
 800d430:	429f      	cmp	r7, r3
 800d432:	d00a      	beq.n	800d44a <_scanf_float+0x392>
 800d434:	1bda      	subs	r2, r3, r7
 800d436:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d43a:	429e      	cmp	r6, r3
 800d43c:	bf28      	it	cs
 800d43e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d442:	4922      	ldr	r1, [pc, #136]	@ (800d4cc <_scanf_float+0x414>)
 800d444:	4630      	mov	r0, r6
 800d446:	f000 f93d 	bl	800d6c4 <siprintf>
 800d44a:	9901      	ldr	r1, [sp, #4]
 800d44c:	2200      	movs	r2, #0
 800d44e:	4640      	mov	r0, r8
 800d450:	f002 fcfa 	bl	800fe48 <_strtod_r>
 800d454:	9b03      	ldr	r3, [sp, #12]
 800d456:	6821      	ldr	r1, [r4, #0]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	f011 0f02 	tst.w	r1, #2
 800d45e:	ec57 6b10 	vmov	r6, r7, d0
 800d462:	f103 0204 	add.w	r2, r3, #4
 800d466:	d015      	beq.n	800d494 <_scanf_float+0x3dc>
 800d468:	9903      	ldr	r1, [sp, #12]
 800d46a:	600a      	str	r2, [r1, #0]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	e9c3 6700 	strd	r6, r7, [r3]
 800d472:	68e3      	ldr	r3, [r4, #12]
 800d474:	3301      	adds	r3, #1
 800d476:	60e3      	str	r3, [r4, #12]
 800d478:	e7d0      	b.n	800d41c <_scanf_float+0x364>
 800d47a:	9b04      	ldr	r3, [sp, #16]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d0e4      	beq.n	800d44a <_scanf_float+0x392>
 800d480:	9905      	ldr	r1, [sp, #20]
 800d482:	230a      	movs	r3, #10
 800d484:	3101      	adds	r1, #1
 800d486:	4640      	mov	r0, r8
 800d488:	f002 fd5e 	bl	800ff48 <_strtol_r>
 800d48c:	9b04      	ldr	r3, [sp, #16]
 800d48e:	9e05      	ldr	r6, [sp, #20]
 800d490:	1ac2      	subs	r2, r0, r3
 800d492:	e7d0      	b.n	800d436 <_scanf_float+0x37e>
 800d494:	f011 0f04 	tst.w	r1, #4
 800d498:	9903      	ldr	r1, [sp, #12]
 800d49a:	600a      	str	r2, [r1, #0]
 800d49c:	d1e6      	bne.n	800d46c <_scanf_float+0x3b4>
 800d49e:	681d      	ldr	r5, [r3, #0]
 800d4a0:	4632      	mov	r2, r6
 800d4a2:	463b      	mov	r3, r7
 800d4a4:	4630      	mov	r0, r6
 800d4a6:	4639      	mov	r1, r7
 800d4a8:	f7f3 fb60 	bl	8000b6c <__aeabi_dcmpun>
 800d4ac:	b128      	cbz	r0, 800d4ba <_scanf_float+0x402>
 800d4ae:	4808      	ldr	r0, [pc, #32]	@ (800d4d0 <_scanf_float+0x418>)
 800d4b0:	f000 fabe 	bl	800da30 <nanf>
 800d4b4:	ed85 0a00 	vstr	s0, [r5]
 800d4b8:	e7db      	b.n	800d472 <_scanf_float+0x3ba>
 800d4ba:	4630      	mov	r0, r6
 800d4bc:	4639      	mov	r1, r7
 800d4be:	f7f3 fbb3 	bl	8000c28 <__aeabi_d2f>
 800d4c2:	6028      	str	r0, [r5, #0]
 800d4c4:	e7d5      	b.n	800d472 <_scanf_float+0x3ba>
 800d4c6:	2700      	movs	r7, #0
 800d4c8:	e62e      	b.n	800d128 <_scanf_float+0x70>
 800d4ca:	bf00      	nop
 800d4cc:	08011c96 	.word	0x08011c96
 800d4d0:	08011df2 	.word	0x08011df2

0800d4d4 <std>:
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	b510      	push	{r4, lr}
 800d4d8:	4604      	mov	r4, r0
 800d4da:	e9c0 3300 	strd	r3, r3, [r0]
 800d4de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d4e2:	6083      	str	r3, [r0, #8]
 800d4e4:	8181      	strh	r1, [r0, #12]
 800d4e6:	6643      	str	r3, [r0, #100]	@ 0x64
 800d4e8:	81c2      	strh	r2, [r0, #14]
 800d4ea:	6183      	str	r3, [r0, #24]
 800d4ec:	4619      	mov	r1, r3
 800d4ee:	2208      	movs	r2, #8
 800d4f0:	305c      	adds	r0, #92	@ 0x5c
 800d4f2:	f000 fa0f 	bl	800d914 <memset>
 800d4f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d52c <std+0x58>)
 800d4f8:	6263      	str	r3, [r4, #36]	@ 0x24
 800d4fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d530 <std+0x5c>)
 800d4fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d4fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d534 <std+0x60>)
 800d500:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d502:	4b0d      	ldr	r3, [pc, #52]	@ (800d538 <std+0x64>)
 800d504:	6323      	str	r3, [r4, #48]	@ 0x30
 800d506:	4b0d      	ldr	r3, [pc, #52]	@ (800d53c <std+0x68>)
 800d508:	6224      	str	r4, [r4, #32]
 800d50a:	429c      	cmp	r4, r3
 800d50c:	d006      	beq.n	800d51c <std+0x48>
 800d50e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d512:	4294      	cmp	r4, r2
 800d514:	d002      	beq.n	800d51c <std+0x48>
 800d516:	33d0      	adds	r3, #208	@ 0xd0
 800d518:	429c      	cmp	r4, r3
 800d51a:	d105      	bne.n	800d528 <std+0x54>
 800d51c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d524:	f000 ba72 	b.w	800da0c <__retarget_lock_init_recursive>
 800d528:	bd10      	pop	{r4, pc}
 800d52a:	bf00      	nop
 800d52c:	0800d761 	.word	0x0800d761
 800d530:	0800d787 	.word	0x0800d787
 800d534:	0800d7bf 	.word	0x0800d7bf
 800d538:	0800d7e3 	.word	0x0800d7e3
 800d53c:	200012f0 	.word	0x200012f0

0800d540 <stdio_exit_handler>:
 800d540:	4a02      	ldr	r2, [pc, #8]	@ (800d54c <stdio_exit_handler+0xc>)
 800d542:	4903      	ldr	r1, [pc, #12]	@ (800d550 <stdio_exit_handler+0x10>)
 800d544:	4803      	ldr	r0, [pc, #12]	@ (800d554 <stdio_exit_handler+0x14>)
 800d546:	f000 b869 	b.w	800d61c <_fwalk_sglue>
 800d54a:	bf00      	nop
 800d54c:	20000024 	.word	0x20000024
 800d550:	08010bc5 	.word	0x08010bc5
 800d554:	20000034 	.word	0x20000034

0800d558 <cleanup_stdio>:
 800d558:	6841      	ldr	r1, [r0, #4]
 800d55a:	4b0c      	ldr	r3, [pc, #48]	@ (800d58c <cleanup_stdio+0x34>)
 800d55c:	4299      	cmp	r1, r3
 800d55e:	b510      	push	{r4, lr}
 800d560:	4604      	mov	r4, r0
 800d562:	d001      	beq.n	800d568 <cleanup_stdio+0x10>
 800d564:	f003 fb2e 	bl	8010bc4 <_fflush_r>
 800d568:	68a1      	ldr	r1, [r4, #8]
 800d56a:	4b09      	ldr	r3, [pc, #36]	@ (800d590 <cleanup_stdio+0x38>)
 800d56c:	4299      	cmp	r1, r3
 800d56e:	d002      	beq.n	800d576 <cleanup_stdio+0x1e>
 800d570:	4620      	mov	r0, r4
 800d572:	f003 fb27 	bl	8010bc4 <_fflush_r>
 800d576:	68e1      	ldr	r1, [r4, #12]
 800d578:	4b06      	ldr	r3, [pc, #24]	@ (800d594 <cleanup_stdio+0x3c>)
 800d57a:	4299      	cmp	r1, r3
 800d57c:	d004      	beq.n	800d588 <cleanup_stdio+0x30>
 800d57e:	4620      	mov	r0, r4
 800d580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d584:	f003 bb1e 	b.w	8010bc4 <_fflush_r>
 800d588:	bd10      	pop	{r4, pc}
 800d58a:	bf00      	nop
 800d58c:	200012f0 	.word	0x200012f0
 800d590:	20001358 	.word	0x20001358
 800d594:	200013c0 	.word	0x200013c0

0800d598 <global_stdio_init.part.0>:
 800d598:	b510      	push	{r4, lr}
 800d59a:	4b0b      	ldr	r3, [pc, #44]	@ (800d5c8 <global_stdio_init.part.0+0x30>)
 800d59c:	4c0b      	ldr	r4, [pc, #44]	@ (800d5cc <global_stdio_init.part.0+0x34>)
 800d59e:	4a0c      	ldr	r2, [pc, #48]	@ (800d5d0 <global_stdio_init.part.0+0x38>)
 800d5a0:	601a      	str	r2, [r3, #0]
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	2104      	movs	r1, #4
 800d5a8:	f7ff ff94 	bl	800d4d4 <std>
 800d5ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	2109      	movs	r1, #9
 800d5b4:	f7ff ff8e 	bl	800d4d4 <std>
 800d5b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d5bc:	2202      	movs	r2, #2
 800d5be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5c2:	2112      	movs	r1, #18
 800d5c4:	f7ff bf86 	b.w	800d4d4 <std>
 800d5c8:	20001428 	.word	0x20001428
 800d5cc:	200012f0 	.word	0x200012f0
 800d5d0:	0800d541 	.word	0x0800d541

0800d5d4 <__sfp_lock_acquire>:
 800d5d4:	4801      	ldr	r0, [pc, #4]	@ (800d5dc <__sfp_lock_acquire+0x8>)
 800d5d6:	f000 ba1a 	b.w	800da0e <__retarget_lock_acquire_recursive>
 800d5da:	bf00      	nop
 800d5dc:	20001431 	.word	0x20001431

0800d5e0 <__sfp_lock_release>:
 800d5e0:	4801      	ldr	r0, [pc, #4]	@ (800d5e8 <__sfp_lock_release+0x8>)
 800d5e2:	f000 ba15 	b.w	800da10 <__retarget_lock_release_recursive>
 800d5e6:	bf00      	nop
 800d5e8:	20001431 	.word	0x20001431

0800d5ec <__sinit>:
 800d5ec:	b510      	push	{r4, lr}
 800d5ee:	4604      	mov	r4, r0
 800d5f0:	f7ff fff0 	bl	800d5d4 <__sfp_lock_acquire>
 800d5f4:	6a23      	ldr	r3, [r4, #32]
 800d5f6:	b11b      	cbz	r3, 800d600 <__sinit+0x14>
 800d5f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5fc:	f7ff bff0 	b.w	800d5e0 <__sfp_lock_release>
 800d600:	4b04      	ldr	r3, [pc, #16]	@ (800d614 <__sinit+0x28>)
 800d602:	6223      	str	r3, [r4, #32]
 800d604:	4b04      	ldr	r3, [pc, #16]	@ (800d618 <__sinit+0x2c>)
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d1f5      	bne.n	800d5f8 <__sinit+0xc>
 800d60c:	f7ff ffc4 	bl	800d598 <global_stdio_init.part.0>
 800d610:	e7f2      	b.n	800d5f8 <__sinit+0xc>
 800d612:	bf00      	nop
 800d614:	0800d559 	.word	0x0800d559
 800d618:	20001428 	.word	0x20001428

0800d61c <_fwalk_sglue>:
 800d61c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d620:	4607      	mov	r7, r0
 800d622:	4688      	mov	r8, r1
 800d624:	4614      	mov	r4, r2
 800d626:	2600      	movs	r6, #0
 800d628:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d62c:	f1b9 0901 	subs.w	r9, r9, #1
 800d630:	d505      	bpl.n	800d63e <_fwalk_sglue+0x22>
 800d632:	6824      	ldr	r4, [r4, #0]
 800d634:	2c00      	cmp	r4, #0
 800d636:	d1f7      	bne.n	800d628 <_fwalk_sglue+0xc>
 800d638:	4630      	mov	r0, r6
 800d63a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d63e:	89ab      	ldrh	r3, [r5, #12]
 800d640:	2b01      	cmp	r3, #1
 800d642:	d907      	bls.n	800d654 <_fwalk_sglue+0x38>
 800d644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d648:	3301      	adds	r3, #1
 800d64a:	d003      	beq.n	800d654 <_fwalk_sglue+0x38>
 800d64c:	4629      	mov	r1, r5
 800d64e:	4638      	mov	r0, r7
 800d650:	47c0      	blx	r8
 800d652:	4306      	orrs	r6, r0
 800d654:	3568      	adds	r5, #104	@ 0x68
 800d656:	e7e9      	b.n	800d62c <_fwalk_sglue+0x10>

0800d658 <sniprintf>:
 800d658:	b40c      	push	{r2, r3}
 800d65a:	b530      	push	{r4, r5, lr}
 800d65c:	4b18      	ldr	r3, [pc, #96]	@ (800d6c0 <sniprintf+0x68>)
 800d65e:	1e0c      	subs	r4, r1, #0
 800d660:	681d      	ldr	r5, [r3, #0]
 800d662:	b09d      	sub	sp, #116	@ 0x74
 800d664:	da08      	bge.n	800d678 <sniprintf+0x20>
 800d666:	238b      	movs	r3, #139	@ 0x8b
 800d668:	602b      	str	r3, [r5, #0]
 800d66a:	f04f 30ff 	mov.w	r0, #4294967295
 800d66e:	b01d      	add	sp, #116	@ 0x74
 800d670:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d674:	b002      	add	sp, #8
 800d676:	4770      	bx	lr
 800d678:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d67c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d680:	f04f 0300 	mov.w	r3, #0
 800d684:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d686:	bf14      	ite	ne
 800d688:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d68c:	4623      	moveq	r3, r4
 800d68e:	9304      	str	r3, [sp, #16]
 800d690:	9307      	str	r3, [sp, #28]
 800d692:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d696:	9002      	str	r0, [sp, #8]
 800d698:	9006      	str	r0, [sp, #24]
 800d69a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d69e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d6a0:	ab21      	add	r3, sp, #132	@ 0x84
 800d6a2:	a902      	add	r1, sp, #8
 800d6a4:	4628      	mov	r0, r5
 800d6a6:	9301      	str	r3, [sp, #4]
 800d6a8:	f002 fcac 	bl	8010004 <_svfiprintf_r>
 800d6ac:	1c43      	adds	r3, r0, #1
 800d6ae:	bfbc      	itt	lt
 800d6b0:	238b      	movlt	r3, #139	@ 0x8b
 800d6b2:	602b      	strlt	r3, [r5, #0]
 800d6b4:	2c00      	cmp	r4, #0
 800d6b6:	d0da      	beq.n	800d66e <sniprintf+0x16>
 800d6b8:	9b02      	ldr	r3, [sp, #8]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	701a      	strb	r2, [r3, #0]
 800d6be:	e7d6      	b.n	800d66e <sniprintf+0x16>
 800d6c0:	20000030 	.word	0x20000030

0800d6c4 <siprintf>:
 800d6c4:	b40e      	push	{r1, r2, r3}
 800d6c6:	b510      	push	{r4, lr}
 800d6c8:	b09d      	sub	sp, #116	@ 0x74
 800d6ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d6cc:	9002      	str	r0, [sp, #8]
 800d6ce:	9006      	str	r0, [sp, #24]
 800d6d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d6d4:	480a      	ldr	r0, [pc, #40]	@ (800d700 <siprintf+0x3c>)
 800d6d6:	9107      	str	r1, [sp, #28]
 800d6d8:	9104      	str	r1, [sp, #16]
 800d6da:	490a      	ldr	r1, [pc, #40]	@ (800d704 <siprintf+0x40>)
 800d6dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6e0:	9105      	str	r1, [sp, #20]
 800d6e2:	2400      	movs	r4, #0
 800d6e4:	a902      	add	r1, sp, #8
 800d6e6:	6800      	ldr	r0, [r0, #0]
 800d6e8:	9301      	str	r3, [sp, #4]
 800d6ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d6ec:	f002 fc8a 	bl	8010004 <_svfiprintf_r>
 800d6f0:	9b02      	ldr	r3, [sp, #8]
 800d6f2:	701c      	strb	r4, [r3, #0]
 800d6f4:	b01d      	add	sp, #116	@ 0x74
 800d6f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6fa:	b003      	add	sp, #12
 800d6fc:	4770      	bx	lr
 800d6fe:	bf00      	nop
 800d700:	20000030 	.word	0x20000030
 800d704:	ffff0208 	.word	0xffff0208

0800d708 <siscanf>:
 800d708:	b40e      	push	{r1, r2, r3}
 800d70a:	b570      	push	{r4, r5, r6, lr}
 800d70c:	b09d      	sub	sp, #116	@ 0x74
 800d70e:	ac21      	add	r4, sp, #132	@ 0x84
 800d710:	2500      	movs	r5, #0
 800d712:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800d716:	f854 6b04 	ldr.w	r6, [r4], #4
 800d71a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800d71e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800d720:	9002      	str	r0, [sp, #8]
 800d722:	9006      	str	r0, [sp, #24]
 800d724:	f7f2 fdc4 	bl	80002b0 <strlen>
 800d728:	4b0b      	ldr	r3, [pc, #44]	@ (800d758 <siscanf+0x50>)
 800d72a:	9003      	str	r0, [sp, #12]
 800d72c:	9007      	str	r0, [sp, #28]
 800d72e:	480b      	ldr	r0, [pc, #44]	@ (800d75c <siscanf+0x54>)
 800d730:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d732:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d736:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d73a:	4632      	mov	r2, r6
 800d73c:	4623      	mov	r3, r4
 800d73e:	a902      	add	r1, sp, #8
 800d740:	6800      	ldr	r0, [r0, #0]
 800d742:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d744:	9514      	str	r5, [sp, #80]	@ 0x50
 800d746:	9401      	str	r4, [sp, #4]
 800d748:	f002 fdb2 	bl	80102b0 <__ssvfiscanf_r>
 800d74c:	b01d      	add	sp, #116	@ 0x74
 800d74e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d752:	b003      	add	sp, #12
 800d754:	4770      	bx	lr
 800d756:	bf00      	nop
 800d758:	0800d783 	.word	0x0800d783
 800d75c:	20000030 	.word	0x20000030

0800d760 <__sread>:
 800d760:	b510      	push	{r4, lr}
 800d762:	460c      	mov	r4, r1
 800d764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d768:	f000 f902 	bl	800d970 <_read_r>
 800d76c:	2800      	cmp	r0, #0
 800d76e:	bfab      	itete	ge
 800d770:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d772:	89a3      	ldrhlt	r3, [r4, #12]
 800d774:	181b      	addge	r3, r3, r0
 800d776:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d77a:	bfac      	ite	ge
 800d77c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d77e:	81a3      	strhlt	r3, [r4, #12]
 800d780:	bd10      	pop	{r4, pc}

0800d782 <__seofread>:
 800d782:	2000      	movs	r0, #0
 800d784:	4770      	bx	lr

0800d786 <__swrite>:
 800d786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d78a:	461f      	mov	r7, r3
 800d78c:	898b      	ldrh	r3, [r1, #12]
 800d78e:	05db      	lsls	r3, r3, #23
 800d790:	4605      	mov	r5, r0
 800d792:	460c      	mov	r4, r1
 800d794:	4616      	mov	r6, r2
 800d796:	d505      	bpl.n	800d7a4 <__swrite+0x1e>
 800d798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d79c:	2302      	movs	r3, #2
 800d79e:	2200      	movs	r2, #0
 800d7a0:	f000 f8d4 	bl	800d94c <_lseek_r>
 800d7a4:	89a3      	ldrh	r3, [r4, #12]
 800d7a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d7ae:	81a3      	strh	r3, [r4, #12]
 800d7b0:	4632      	mov	r2, r6
 800d7b2:	463b      	mov	r3, r7
 800d7b4:	4628      	mov	r0, r5
 800d7b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ba:	f000 b8eb 	b.w	800d994 <_write_r>

0800d7be <__sseek>:
 800d7be:	b510      	push	{r4, lr}
 800d7c0:	460c      	mov	r4, r1
 800d7c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7c6:	f000 f8c1 	bl	800d94c <_lseek_r>
 800d7ca:	1c43      	adds	r3, r0, #1
 800d7cc:	89a3      	ldrh	r3, [r4, #12]
 800d7ce:	bf15      	itete	ne
 800d7d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d7d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d7d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d7da:	81a3      	strheq	r3, [r4, #12]
 800d7dc:	bf18      	it	ne
 800d7de:	81a3      	strhne	r3, [r4, #12]
 800d7e0:	bd10      	pop	{r4, pc}

0800d7e2 <__sclose>:
 800d7e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7e6:	f000 b8a1 	b.w	800d92c <_close_r>

0800d7ea <__swbuf_r>:
 800d7ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ec:	460e      	mov	r6, r1
 800d7ee:	4614      	mov	r4, r2
 800d7f0:	4605      	mov	r5, r0
 800d7f2:	b118      	cbz	r0, 800d7fc <__swbuf_r+0x12>
 800d7f4:	6a03      	ldr	r3, [r0, #32]
 800d7f6:	b90b      	cbnz	r3, 800d7fc <__swbuf_r+0x12>
 800d7f8:	f7ff fef8 	bl	800d5ec <__sinit>
 800d7fc:	69a3      	ldr	r3, [r4, #24]
 800d7fe:	60a3      	str	r3, [r4, #8]
 800d800:	89a3      	ldrh	r3, [r4, #12]
 800d802:	071a      	lsls	r2, r3, #28
 800d804:	d501      	bpl.n	800d80a <__swbuf_r+0x20>
 800d806:	6923      	ldr	r3, [r4, #16]
 800d808:	b943      	cbnz	r3, 800d81c <__swbuf_r+0x32>
 800d80a:	4621      	mov	r1, r4
 800d80c:	4628      	mov	r0, r5
 800d80e:	f000 f82b 	bl	800d868 <__swsetup_r>
 800d812:	b118      	cbz	r0, 800d81c <__swbuf_r+0x32>
 800d814:	f04f 37ff 	mov.w	r7, #4294967295
 800d818:	4638      	mov	r0, r7
 800d81a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d81c:	6823      	ldr	r3, [r4, #0]
 800d81e:	6922      	ldr	r2, [r4, #16]
 800d820:	1a98      	subs	r0, r3, r2
 800d822:	6963      	ldr	r3, [r4, #20]
 800d824:	b2f6      	uxtb	r6, r6
 800d826:	4283      	cmp	r3, r0
 800d828:	4637      	mov	r7, r6
 800d82a:	dc05      	bgt.n	800d838 <__swbuf_r+0x4e>
 800d82c:	4621      	mov	r1, r4
 800d82e:	4628      	mov	r0, r5
 800d830:	f003 f9c8 	bl	8010bc4 <_fflush_r>
 800d834:	2800      	cmp	r0, #0
 800d836:	d1ed      	bne.n	800d814 <__swbuf_r+0x2a>
 800d838:	68a3      	ldr	r3, [r4, #8]
 800d83a:	3b01      	subs	r3, #1
 800d83c:	60a3      	str	r3, [r4, #8]
 800d83e:	6823      	ldr	r3, [r4, #0]
 800d840:	1c5a      	adds	r2, r3, #1
 800d842:	6022      	str	r2, [r4, #0]
 800d844:	701e      	strb	r6, [r3, #0]
 800d846:	6962      	ldr	r2, [r4, #20]
 800d848:	1c43      	adds	r3, r0, #1
 800d84a:	429a      	cmp	r2, r3
 800d84c:	d004      	beq.n	800d858 <__swbuf_r+0x6e>
 800d84e:	89a3      	ldrh	r3, [r4, #12]
 800d850:	07db      	lsls	r3, r3, #31
 800d852:	d5e1      	bpl.n	800d818 <__swbuf_r+0x2e>
 800d854:	2e0a      	cmp	r6, #10
 800d856:	d1df      	bne.n	800d818 <__swbuf_r+0x2e>
 800d858:	4621      	mov	r1, r4
 800d85a:	4628      	mov	r0, r5
 800d85c:	f003 f9b2 	bl	8010bc4 <_fflush_r>
 800d860:	2800      	cmp	r0, #0
 800d862:	d0d9      	beq.n	800d818 <__swbuf_r+0x2e>
 800d864:	e7d6      	b.n	800d814 <__swbuf_r+0x2a>
	...

0800d868 <__swsetup_r>:
 800d868:	b538      	push	{r3, r4, r5, lr}
 800d86a:	4b29      	ldr	r3, [pc, #164]	@ (800d910 <__swsetup_r+0xa8>)
 800d86c:	4605      	mov	r5, r0
 800d86e:	6818      	ldr	r0, [r3, #0]
 800d870:	460c      	mov	r4, r1
 800d872:	b118      	cbz	r0, 800d87c <__swsetup_r+0x14>
 800d874:	6a03      	ldr	r3, [r0, #32]
 800d876:	b90b      	cbnz	r3, 800d87c <__swsetup_r+0x14>
 800d878:	f7ff feb8 	bl	800d5ec <__sinit>
 800d87c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d880:	0719      	lsls	r1, r3, #28
 800d882:	d422      	bmi.n	800d8ca <__swsetup_r+0x62>
 800d884:	06da      	lsls	r2, r3, #27
 800d886:	d407      	bmi.n	800d898 <__swsetup_r+0x30>
 800d888:	2209      	movs	r2, #9
 800d88a:	602a      	str	r2, [r5, #0]
 800d88c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d890:	81a3      	strh	r3, [r4, #12]
 800d892:	f04f 30ff 	mov.w	r0, #4294967295
 800d896:	e033      	b.n	800d900 <__swsetup_r+0x98>
 800d898:	0758      	lsls	r0, r3, #29
 800d89a:	d512      	bpl.n	800d8c2 <__swsetup_r+0x5a>
 800d89c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d89e:	b141      	cbz	r1, 800d8b2 <__swsetup_r+0x4a>
 800d8a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8a4:	4299      	cmp	r1, r3
 800d8a6:	d002      	beq.n	800d8ae <__swsetup_r+0x46>
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	f000 ff21 	bl	800e6f0 <_free_r>
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8b2:	89a3      	ldrh	r3, [r4, #12]
 800d8b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d8b8:	81a3      	strh	r3, [r4, #12]
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	6063      	str	r3, [r4, #4]
 800d8be:	6923      	ldr	r3, [r4, #16]
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	89a3      	ldrh	r3, [r4, #12]
 800d8c4:	f043 0308 	orr.w	r3, r3, #8
 800d8c8:	81a3      	strh	r3, [r4, #12]
 800d8ca:	6923      	ldr	r3, [r4, #16]
 800d8cc:	b94b      	cbnz	r3, 800d8e2 <__swsetup_r+0x7a>
 800d8ce:	89a3      	ldrh	r3, [r4, #12]
 800d8d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d8d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d8d8:	d003      	beq.n	800d8e2 <__swsetup_r+0x7a>
 800d8da:	4621      	mov	r1, r4
 800d8dc:	4628      	mov	r0, r5
 800d8de:	f003 f9bf 	bl	8010c60 <__smakebuf_r>
 800d8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8e6:	f013 0201 	ands.w	r2, r3, #1
 800d8ea:	d00a      	beq.n	800d902 <__swsetup_r+0x9a>
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	60a2      	str	r2, [r4, #8]
 800d8f0:	6962      	ldr	r2, [r4, #20]
 800d8f2:	4252      	negs	r2, r2
 800d8f4:	61a2      	str	r2, [r4, #24]
 800d8f6:	6922      	ldr	r2, [r4, #16]
 800d8f8:	b942      	cbnz	r2, 800d90c <__swsetup_r+0xa4>
 800d8fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d8fe:	d1c5      	bne.n	800d88c <__swsetup_r+0x24>
 800d900:	bd38      	pop	{r3, r4, r5, pc}
 800d902:	0799      	lsls	r1, r3, #30
 800d904:	bf58      	it	pl
 800d906:	6962      	ldrpl	r2, [r4, #20]
 800d908:	60a2      	str	r2, [r4, #8]
 800d90a:	e7f4      	b.n	800d8f6 <__swsetup_r+0x8e>
 800d90c:	2000      	movs	r0, #0
 800d90e:	e7f7      	b.n	800d900 <__swsetup_r+0x98>
 800d910:	20000030 	.word	0x20000030

0800d914 <memset>:
 800d914:	4402      	add	r2, r0
 800d916:	4603      	mov	r3, r0
 800d918:	4293      	cmp	r3, r2
 800d91a:	d100      	bne.n	800d91e <memset+0xa>
 800d91c:	4770      	bx	lr
 800d91e:	f803 1b01 	strb.w	r1, [r3], #1
 800d922:	e7f9      	b.n	800d918 <memset+0x4>

0800d924 <_localeconv_r>:
 800d924:	4800      	ldr	r0, [pc, #0]	@ (800d928 <_localeconv_r+0x4>)
 800d926:	4770      	bx	lr
 800d928:	20000170 	.word	0x20000170

0800d92c <_close_r>:
 800d92c:	b538      	push	{r3, r4, r5, lr}
 800d92e:	4d06      	ldr	r5, [pc, #24]	@ (800d948 <_close_r+0x1c>)
 800d930:	2300      	movs	r3, #0
 800d932:	4604      	mov	r4, r0
 800d934:	4608      	mov	r0, r1
 800d936:	602b      	str	r3, [r5, #0]
 800d938:	f7f6 f80a 	bl	8003950 <_close>
 800d93c:	1c43      	adds	r3, r0, #1
 800d93e:	d102      	bne.n	800d946 <_close_r+0x1a>
 800d940:	682b      	ldr	r3, [r5, #0]
 800d942:	b103      	cbz	r3, 800d946 <_close_r+0x1a>
 800d944:	6023      	str	r3, [r4, #0]
 800d946:	bd38      	pop	{r3, r4, r5, pc}
 800d948:	2000142c 	.word	0x2000142c

0800d94c <_lseek_r>:
 800d94c:	b538      	push	{r3, r4, r5, lr}
 800d94e:	4d07      	ldr	r5, [pc, #28]	@ (800d96c <_lseek_r+0x20>)
 800d950:	4604      	mov	r4, r0
 800d952:	4608      	mov	r0, r1
 800d954:	4611      	mov	r1, r2
 800d956:	2200      	movs	r2, #0
 800d958:	602a      	str	r2, [r5, #0]
 800d95a:	461a      	mov	r2, r3
 800d95c:	f7f6 f81f 	bl	800399e <_lseek>
 800d960:	1c43      	adds	r3, r0, #1
 800d962:	d102      	bne.n	800d96a <_lseek_r+0x1e>
 800d964:	682b      	ldr	r3, [r5, #0]
 800d966:	b103      	cbz	r3, 800d96a <_lseek_r+0x1e>
 800d968:	6023      	str	r3, [r4, #0]
 800d96a:	bd38      	pop	{r3, r4, r5, pc}
 800d96c:	2000142c 	.word	0x2000142c

0800d970 <_read_r>:
 800d970:	b538      	push	{r3, r4, r5, lr}
 800d972:	4d07      	ldr	r5, [pc, #28]	@ (800d990 <_read_r+0x20>)
 800d974:	4604      	mov	r4, r0
 800d976:	4608      	mov	r0, r1
 800d978:	4611      	mov	r1, r2
 800d97a:	2200      	movs	r2, #0
 800d97c:	602a      	str	r2, [r5, #0]
 800d97e:	461a      	mov	r2, r3
 800d980:	f7f5 ffc9 	bl	8003916 <_read>
 800d984:	1c43      	adds	r3, r0, #1
 800d986:	d102      	bne.n	800d98e <_read_r+0x1e>
 800d988:	682b      	ldr	r3, [r5, #0]
 800d98a:	b103      	cbz	r3, 800d98e <_read_r+0x1e>
 800d98c:	6023      	str	r3, [r4, #0]
 800d98e:	bd38      	pop	{r3, r4, r5, pc}
 800d990:	2000142c 	.word	0x2000142c

0800d994 <_write_r>:
 800d994:	b538      	push	{r3, r4, r5, lr}
 800d996:	4d07      	ldr	r5, [pc, #28]	@ (800d9b4 <_write_r+0x20>)
 800d998:	4604      	mov	r4, r0
 800d99a:	4608      	mov	r0, r1
 800d99c:	4611      	mov	r1, r2
 800d99e:	2200      	movs	r2, #0
 800d9a0:	602a      	str	r2, [r5, #0]
 800d9a2:	461a      	mov	r2, r3
 800d9a4:	f7f4 ffa4 	bl	80028f0 <_write>
 800d9a8:	1c43      	adds	r3, r0, #1
 800d9aa:	d102      	bne.n	800d9b2 <_write_r+0x1e>
 800d9ac:	682b      	ldr	r3, [r5, #0]
 800d9ae:	b103      	cbz	r3, 800d9b2 <_write_r+0x1e>
 800d9b0:	6023      	str	r3, [r4, #0]
 800d9b2:	bd38      	pop	{r3, r4, r5, pc}
 800d9b4:	2000142c 	.word	0x2000142c

0800d9b8 <__errno>:
 800d9b8:	4b01      	ldr	r3, [pc, #4]	@ (800d9c0 <__errno+0x8>)
 800d9ba:	6818      	ldr	r0, [r3, #0]
 800d9bc:	4770      	bx	lr
 800d9be:	bf00      	nop
 800d9c0:	20000030 	.word	0x20000030

0800d9c4 <__libc_init_array>:
 800d9c4:	b570      	push	{r4, r5, r6, lr}
 800d9c6:	4d0d      	ldr	r5, [pc, #52]	@ (800d9fc <__libc_init_array+0x38>)
 800d9c8:	4c0d      	ldr	r4, [pc, #52]	@ (800da00 <__libc_init_array+0x3c>)
 800d9ca:	1b64      	subs	r4, r4, r5
 800d9cc:	10a4      	asrs	r4, r4, #2
 800d9ce:	2600      	movs	r6, #0
 800d9d0:	42a6      	cmp	r6, r4
 800d9d2:	d109      	bne.n	800d9e8 <__libc_init_array+0x24>
 800d9d4:	4d0b      	ldr	r5, [pc, #44]	@ (800da04 <__libc_init_array+0x40>)
 800d9d6:	4c0c      	ldr	r4, [pc, #48]	@ (800da08 <__libc_init_array+0x44>)
 800d9d8:	f004 f88a 	bl	8011af0 <_init>
 800d9dc:	1b64      	subs	r4, r4, r5
 800d9de:	10a4      	asrs	r4, r4, #2
 800d9e0:	2600      	movs	r6, #0
 800d9e2:	42a6      	cmp	r6, r4
 800d9e4:	d105      	bne.n	800d9f2 <__libc_init_array+0x2e>
 800d9e6:	bd70      	pop	{r4, r5, r6, pc}
 800d9e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9ec:	4798      	blx	r3
 800d9ee:	3601      	adds	r6, #1
 800d9f0:	e7ee      	b.n	800d9d0 <__libc_init_array+0xc>
 800d9f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9f6:	4798      	blx	r3
 800d9f8:	3601      	adds	r6, #1
 800d9fa:	e7f2      	b.n	800d9e2 <__libc_init_array+0x1e>
 800d9fc:	080120e4 	.word	0x080120e4
 800da00:	080120e4 	.word	0x080120e4
 800da04:	080120e4 	.word	0x080120e4
 800da08:	080120e8 	.word	0x080120e8

0800da0c <__retarget_lock_init_recursive>:
 800da0c:	4770      	bx	lr

0800da0e <__retarget_lock_acquire_recursive>:
 800da0e:	4770      	bx	lr

0800da10 <__retarget_lock_release_recursive>:
 800da10:	4770      	bx	lr

0800da12 <memcpy>:
 800da12:	440a      	add	r2, r1
 800da14:	4291      	cmp	r1, r2
 800da16:	f100 33ff 	add.w	r3, r0, #4294967295
 800da1a:	d100      	bne.n	800da1e <memcpy+0xc>
 800da1c:	4770      	bx	lr
 800da1e:	b510      	push	{r4, lr}
 800da20:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da24:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da28:	4291      	cmp	r1, r2
 800da2a:	d1f9      	bne.n	800da20 <memcpy+0xe>
 800da2c:	bd10      	pop	{r4, pc}
	...

0800da30 <nanf>:
 800da30:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da38 <nanf+0x8>
 800da34:	4770      	bx	lr
 800da36:	bf00      	nop
 800da38:	7fc00000 	.word	0x7fc00000

0800da3c <quorem>:
 800da3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da40:	6903      	ldr	r3, [r0, #16]
 800da42:	690c      	ldr	r4, [r1, #16]
 800da44:	42a3      	cmp	r3, r4
 800da46:	4607      	mov	r7, r0
 800da48:	db7e      	blt.n	800db48 <quorem+0x10c>
 800da4a:	3c01      	subs	r4, #1
 800da4c:	f101 0814 	add.w	r8, r1, #20
 800da50:	00a3      	lsls	r3, r4, #2
 800da52:	f100 0514 	add.w	r5, r0, #20
 800da56:	9300      	str	r3, [sp, #0]
 800da58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da5c:	9301      	str	r3, [sp, #4]
 800da5e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da66:	3301      	adds	r3, #1
 800da68:	429a      	cmp	r2, r3
 800da6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da6e:	fbb2 f6f3 	udiv	r6, r2, r3
 800da72:	d32e      	bcc.n	800dad2 <quorem+0x96>
 800da74:	f04f 0a00 	mov.w	sl, #0
 800da78:	46c4      	mov	ip, r8
 800da7a:	46ae      	mov	lr, r5
 800da7c:	46d3      	mov	fp, sl
 800da7e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800da82:	b298      	uxth	r0, r3
 800da84:	fb06 a000 	mla	r0, r6, r0, sl
 800da88:	0c02      	lsrs	r2, r0, #16
 800da8a:	0c1b      	lsrs	r3, r3, #16
 800da8c:	fb06 2303 	mla	r3, r6, r3, r2
 800da90:	f8de 2000 	ldr.w	r2, [lr]
 800da94:	b280      	uxth	r0, r0
 800da96:	b292      	uxth	r2, r2
 800da98:	1a12      	subs	r2, r2, r0
 800da9a:	445a      	add	r2, fp
 800da9c:	f8de 0000 	ldr.w	r0, [lr]
 800daa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800daaa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800daae:	b292      	uxth	r2, r2
 800dab0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dab4:	45e1      	cmp	r9, ip
 800dab6:	f84e 2b04 	str.w	r2, [lr], #4
 800daba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dabe:	d2de      	bcs.n	800da7e <quorem+0x42>
 800dac0:	9b00      	ldr	r3, [sp, #0]
 800dac2:	58eb      	ldr	r3, [r5, r3]
 800dac4:	b92b      	cbnz	r3, 800dad2 <quorem+0x96>
 800dac6:	9b01      	ldr	r3, [sp, #4]
 800dac8:	3b04      	subs	r3, #4
 800daca:	429d      	cmp	r5, r3
 800dacc:	461a      	mov	r2, r3
 800dace:	d32f      	bcc.n	800db30 <quorem+0xf4>
 800dad0:	613c      	str	r4, [r7, #16]
 800dad2:	4638      	mov	r0, r7
 800dad4:	f001 f9c8 	bl	800ee68 <__mcmp>
 800dad8:	2800      	cmp	r0, #0
 800dada:	db25      	blt.n	800db28 <quorem+0xec>
 800dadc:	4629      	mov	r1, r5
 800dade:	2000      	movs	r0, #0
 800dae0:	f858 2b04 	ldr.w	r2, [r8], #4
 800dae4:	f8d1 c000 	ldr.w	ip, [r1]
 800dae8:	fa1f fe82 	uxth.w	lr, r2
 800daec:	fa1f f38c 	uxth.w	r3, ip
 800daf0:	eba3 030e 	sub.w	r3, r3, lr
 800daf4:	4403      	add	r3, r0
 800daf6:	0c12      	lsrs	r2, r2, #16
 800daf8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dafc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800db00:	b29b      	uxth	r3, r3
 800db02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db06:	45c1      	cmp	r9, r8
 800db08:	f841 3b04 	str.w	r3, [r1], #4
 800db0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800db10:	d2e6      	bcs.n	800dae0 <quorem+0xa4>
 800db12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db1a:	b922      	cbnz	r2, 800db26 <quorem+0xea>
 800db1c:	3b04      	subs	r3, #4
 800db1e:	429d      	cmp	r5, r3
 800db20:	461a      	mov	r2, r3
 800db22:	d30b      	bcc.n	800db3c <quorem+0x100>
 800db24:	613c      	str	r4, [r7, #16]
 800db26:	3601      	adds	r6, #1
 800db28:	4630      	mov	r0, r6
 800db2a:	b003      	add	sp, #12
 800db2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db30:	6812      	ldr	r2, [r2, #0]
 800db32:	3b04      	subs	r3, #4
 800db34:	2a00      	cmp	r2, #0
 800db36:	d1cb      	bne.n	800dad0 <quorem+0x94>
 800db38:	3c01      	subs	r4, #1
 800db3a:	e7c6      	b.n	800daca <quorem+0x8e>
 800db3c:	6812      	ldr	r2, [r2, #0]
 800db3e:	3b04      	subs	r3, #4
 800db40:	2a00      	cmp	r2, #0
 800db42:	d1ef      	bne.n	800db24 <quorem+0xe8>
 800db44:	3c01      	subs	r4, #1
 800db46:	e7ea      	b.n	800db1e <quorem+0xe2>
 800db48:	2000      	movs	r0, #0
 800db4a:	e7ee      	b.n	800db2a <quorem+0xee>
 800db4c:	0000      	movs	r0, r0
	...

0800db50 <_dtoa_r>:
 800db50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db54:	69c7      	ldr	r7, [r0, #28]
 800db56:	b097      	sub	sp, #92	@ 0x5c
 800db58:	ed8d 0b04 	vstr	d0, [sp, #16]
 800db5c:	ec55 4b10 	vmov	r4, r5, d0
 800db60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800db62:	9107      	str	r1, [sp, #28]
 800db64:	4681      	mov	r9, r0
 800db66:	920c      	str	r2, [sp, #48]	@ 0x30
 800db68:	9311      	str	r3, [sp, #68]	@ 0x44
 800db6a:	b97f      	cbnz	r7, 800db8c <_dtoa_r+0x3c>
 800db6c:	2010      	movs	r0, #16
 800db6e:	f000 fe09 	bl	800e784 <malloc>
 800db72:	4602      	mov	r2, r0
 800db74:	f8c9 001c 	str.w	r0, [r9, #28]
 800db78:	b920      	cbnz	r0, 800db84 <_dtoa_r+0x34>
 800db7a:	4ba9      	ldr	r3, [pc, #676]	@ (800de20 <_dtoa_r+0x2d0>)
 800db7c:	21ef      	movs	r1, #239	@ 0xef
 800db7e:	48a9      	ldr	r0, [pc, #676]	@ (800de24 <_dtoa_r+0x2d4>)
 800db80:	f003 f986 	bl	8010e90 <__assert_func>
 800db84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800db88:	6007      	str	r7, [r0, #0]
 800db8a:	60c7      	str	r7, [r0, #12]
 800db8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800db90:	6819      	ldr	r1, [r3, #0]
 800db92:	b159      	cbz	r1, 800dbac <_dtoa_r+0x5c>
 800db94:	685a      	ldr	r2, [r3, #4]
 800db96:	604a      	str	r2, [r1, #4]
 800db98:	2301      	movs	r3, #1
 800db9a:	4093      	lsls	r3, r2
 800db9c:	608b      	str	r3, [r1, #8]
 800db9e:	4648      	mov	r0, r9
 800dba0:	f000 fee6 	bl	800e970 <_Bfree>
 800dba4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	601a      	str	r2, [r3, #0]
 800dbac:	1e2b      	subs	r3, r5, #0
 800dbae:	bfb9      	ittee	lt
 800dbb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dbb4:	9305      	strlt	r3, [sp, #20]
 800dbb6:	2300      	movge	r3, #0
 800dbb8:	6033      	strge	r3, [r6, #0]
 800dbba:	9f05      	ldr	r7, [sp, #20]
 800dbbc:	4b9a      	ldr	r3, [pc, #616]	@ (800de28 <_dtoa_r+0x2d8>)
 800dbbe:	bfbc      	itt	lt
 800dbc0:	2201      	movlt	r2, #1
 800dbc2:	6032      	strlt	r2, [r6, #0]
 800dbc4:	43bb      	bics	r3, r7
 800dbc6:	d112      	bne.n	800dbee <_dtoa_r+0x9e>
 800dbc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dbca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dbce:	6013      	str	r3, [r2, #0]
 800dbd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dbd4:	4323      	orrs	r3, r4
 800dbd6:	f000 855a 	beq.w	800e68e <_dtoa_r+0xb3e>
 800dbda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dbdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800de3c <_dtoa_r+0x2ec>
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f000 855c 	beq.w	800e69e <_dtoa_r+0xb4e>
 800dbe6:	f10a 0303 	add.w	r3, sl, #3
 800dbea:	f000 bd56 	b.w	800e69a <_dtoa_r+0xb4a>
 800dbee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	ec51 0b17 	vmov	r0, r1, d7
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dbfe:	f7f2 ff83 	bl	8000b08 <__aeabi_dcmpeq>
 800dc02:	4680      	mov	r8, r0
 800dc04:	b158      	cbz	r0, 800dc1e <_dtoa_r+0xce>
 800dc06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dc08:	2301      	movs	r3, #1
 800dc0a:	6013      	str	r3, [r2, #0]
 800dc0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dc0e:	b113      	cbz	r3, 800dc16 <_dtoa_r+0xc6>
 800dc10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dc12:	4b86      	ldr	r3, [pc, #536]	@ (800de2c <_dtoa_r+0x2dc>)
 800dc14:	6013      	str	r3, [r2, #0]
 800dc16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800de40 <_dtoa_r+0x2f0>
 800dc1a:	f000 bd40 	b.w	800e69e <_dtoa_r+0xb4e>
 800dc1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dc22:	aa14      	add	r2, sp, #80	@ 0x50
 800dc24:	a915      	add	r1, sp, #84	@ 0x54
 800dc26:	4648      	mov	r0, r9
 800dc28:	f001 fa3e 	bl	800f0a8 <__d2b>
 800dc2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dc30:	9002      	str	r0, [sp, #8]
 800dc32:	2e00      	cmp	r6, #0
 800dc34:	d078      	beq.n	800dd28 <_dtoa_r+0x1d8>
 800dc36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dc3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dc48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dc4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dc50:	4619      	mov	r1, r3
 800dc52:	2200      	movs	r2, #0
 800dc54:	4b76      	ldr	r3, [pc, #472]	@ (800de30 <_dtoa_r+0x2e0>)
 800dc56:	f7f2 fb37 	bl	80002c8 <__aeabi_dsub>
 800dc5a:	a36b      	add	r3, pc, #428	@ (adr r3, 800de08 <_dtoa_r+0x2b8>)
 800dc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc60:	f7f2 fcea 	bl	8000638 <__aeabi_dmul>
 800dc64:	a36a      	add	r3, pc, #424	@ (adr r3, 800de10 <_dtoa_r+0x2c0>)
 800dc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6a:	f7f2 fb2f 	bl	80002cc <__adddf3>
 800dc6e:	4604      	mov	r4, r0
 800dc70:	4630      	mov	r0, r6
 800dc72:	460d      	mov	r5, r1
 800dc74:	f7f2 fc76 	bl	8000564 <__aeabi_i2d>
 800dc78:	a367      	add	r3, pc, #412	@ (adr r3, 800de18 <_dtoa_r+0x2c8>)
 800dc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7e:	f7f2 fcdb 	bl	8000638 <__aeabi_dmul>
 800dc82:	4602      	mov	r2, r0
 800dc84:	460b      	mov	r3, r1
 800dc86:	4620      	mov	r0, r4
 800dc88:	4629      	mov	r1, r5
 800dc8a:	f7f2 fb1f 	bl	80002cc <__adddf3>
 800dc8e:	4604      	mov	r4, r0
 800dc90:	460d      	mov	r5, r1
 800dc92:	f7f2 ff81 	bl	8000b98 <__aeabi_d2iz>
 800dc96:	2200      	movs	r2, #0
 800dc98:	4607      	mov	r7, r0
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	4620      	mov	r0, r4
 800dc9e:	4629      	mov	r1, r5
 800dca0:	f7f2 ff3c 	bl	8000b1c <__aeabi_dcmplt>
 800dca4:	b140      	cbz	r0, 800dcb8 <_dtoa_r+0x168>
 800dca6:	4638      	mov	r0, r7
 800dca8:	f7f2 fc5c 	bl	8000564 <__aeabi_i2d>
 800dcac:	4622      	mov	r2, r4
 800dcae:	462b      	mov	r3, r5
 800dcb0:	f7f2 ff2a 	bl	8000b08 <__aeabi_dcmpeq>
 800dcb4:	b900      	cbnz	r0, 800dcb8 <_dtoa_r+0x168>
 800dcb6:	3f01      	subs	r7, #1
 800dcb8:	2f16      	cmp	r7, #22
 800dcba:	d852      	bhi.n	800dd62 <_dtoa_r+0x212>
 800dcbc:	4b5d      	ldr	r3, [pc, #372]	@ (800de34 <_dtoa_r+0x2e4>)
 800dcbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dcca:	f7f2 ff27 	bl	8000b1c <__aeabi_dcmplt>
 800dcce:	2800      	cmp	r0, #0
 800dcd0:	d049      	beq.n	800dd66 <_dtoa_r+0x216>
 800dcd2:	3f01      	subs	r7, #1
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	9310      	str	r3, [sp, #64]	@ 0x40
 800dcd8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dcda:	1b9b      	subs	r3, r3, r6
 800dcdc:	1e5a      	subs	r2, r3, #1
 800dcde:	bf45      	ittet	mi
 800dce0:	f1c3 0301 	rsbmi	r3, r3, #1
 800dce4:	9300      	strmi	r3, [sp, #0]
 800dce6:	2300      	movpl	r3, #0
 800dce8:	2300      	movmi	r3, #0
 800dcea:	9206      	str	r2, [sp, #24]
 800dcec:	bf54      	ite	pl
 800dcee:	9300      	strpl	r3, [sp, #0]
 800dcf0:	9306      	strmi	r3, [sp, #24]
 800dcf2:	2f00      	cmp	r7, #0
 800dcf4:	db39      	blt.n	800dd6a <_dtoa_r+0x21a>
 800dcf6:	9b06      	ldr	r3, [sp, #24]
 800dcf8:	970d      	str	r7, [sp, #52]	@ 0x34
 800dcfa:	443b      	add	r3, r7
 800dcfc:	9306      	str	r3, [sp, #24]
 800dcfe:	2300      	movs	r3, #0
 800dd00:	9308      	str	r3, [sp, #32]
 800dd02:	9b07      	ldr	r3, [sp, #28]
 800dd04:	2b09      	cmp	r3, #9
 800dd06:	d863      	bhi.n	800ddd0 <_dtoa_r+0x280>
 800dd08:	2b05      	cmp	r3, #5
 800dd0a:	bfc4      	itt	gt
 800dd0c:	3b04      	subgt	r3, #4
 800dd0e:	9307      	strgt	r3, [sp, #28]
 800dd10:	9b07      	ldr	r3, [sp, #28]
 800dd12:	f1a3 0302 	sub.w	r3, r3, #2
 800dd16:	bfcc      	ite	gt
 800dd18:	2400      	movgt	r4, #0
 800dd1a:	2401      	movle	r4, #1
 800dd1c:	2b03      	cmp	r3, #3
 800dd1e:	d863      	bhi.n	800dde8 <_dtoa_r+0x298>
 800dd20:	e8df f003 	tbb	[pc, r3]
 800dd24:	2b375452 	.word	0x2b375452
 800dd28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dd2c:	441e      	add	r6, r3
 800dd2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dd32:	2b20      	cmp	r3, #32
 800dd34:	bfc1      	itttt	gt
 800dd36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dd3a:	409f      	lslgt	r7, r3
 800dd3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dd40:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dd44:	bfd6      	itet	le
 800dd46:	f1c3 0320 	rsble	r3, r3, #32
 800dd4a:	ea47 0003 	orrgt.w	r0, r7, r3
 800dd4e:	fa04 f003 	lslle.w	r0, r4, r3
 800dd52:	f7f2 fbf7 	bl	8000544 <__aeabi_ui2d>
 800dd56:	2201      	movs	r2, #1
 800dd58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dd5c:	3e01      	subs	r6, #1
 800dd5e:	9212      	str	r2, [sp, #72]	@ 0x48
 800dd60:	e776      	b.n	800dc50 <_dtoa_r+0x100>
 800dd62:	2301      	movs	r3, #1
 800dd64:	e7b7      	b.n	800dcd6 <_dtoa_r+0x186>
 800dd66:	9010      	str	r0, [sp, #64]	@ 0x40
 800dd68:	e7b6      	b.n	800dcd8 <_dtoa_r+0x188>
 800dd6a:	9b00      	ldr	r3, [sp, #0]
 800dd6c:	1bdb      	subs	r3, r3, r7
 800dd6e:	9300      	str	r3, [sp, #0]
 800dd70:	427b      	negs	r3, r7
 800dd72:	9308      	str	r3, [sp, #32]
 800dd74:	2300      	movs	r3, #0
 800dd76:	930d      	str	r3, [sp, #52]	@ 0x34
 800dd78:	e7c3      	b.n	800dd02 <_dtoa_r+0x1b2>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd80:	eb07 0b03 	add.w	fp, r7, r3
 800dd84:	f10b 0301 	add.w	r3, fp, #1
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	9303      	str	r3, [sp, #12]
 800dd8c:	bfb8      	it	lt
 800dd8e:	2301      	movlt	r3, #1
 800dd90:	e006      	b.n	800dda0 <_dtoa_r+0x250>
 800dd92:	2301      	movs	r3, #1
 800dd94:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	dd28      	ble.n	800ddee <_dtoa_r+0x29e>
 800dd9c:	469b      	mov	fp, r3
 800dd9e:	9303      	str	r3, [sp, #12]
 800dda0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dda4:	2100      	movs	r1, #0
 800dda6:	2204      	movs	r2, #4
 800dda8:	f102 0514 	add.w	r5, r2, #20
 800ddac:	429d      	cmp	r5, r3
 800ddae:	d926      	bls.n	800ddfe <_dtoa_r+0x2ae>
 800ddb0:	6041      	str	r1, [r0, #4]
 800ddb2:	4648      	mov	r0, r9
 800ddb4:	f000 fd9c 	bl	800e8f0 <_Balloc>
 800ddb8:	4682      	mov	sl, r0
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	d142      	bne.n	800de44 <_dtoa_r+0x2f4>
 800ddbe:	4b1e      	ldr	r3, [pc, #120]	@ (800de38 <_dtoa_r+0x2e8>)
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	f240 11af 	movw	r1, #431	@ 0x1af
 800ddc6:	e6da      	b.n	800db7e <_dtoa_r+0x2e>
 800ddc8:	2300      	movs	r3, #0
 800ddca:	e7e3      	b.n	800dd94 <_dtoa_r+0x244>
 800ddcc:	2300      	movs	r3, #0
 800ddce:	e7d5      	b.n	800dd7c <_dtoa_r+0x22c>
 800ddd0:	2401      	movs	r4, #1
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	9307      	str	r3, [sp, #28]
 800ddd6:	9409      	str	r4, [sp, #36]	@ 0x24
 800ddd8:	f04f 3bff 	mov.w	fp, #4294967295
 800dddc:	2200      	movs	r2, #0
 800ddde:	f8cd b00c 	str.w	fp, [sp, #12]
 800dde2:	2312      	movs	r3, #18
 800dde4:	920c      	str	r2, [sp, #48]	@ 0x30
 800dde6:	e7db      	b.n	800dda0 <_dtoa_r+0x250>
 800dde8:	2301      	movs	r3, #1
 800ddea:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddec:	e7f4      	b.n	800ddd8 <_dtoa_r+0x288>
 800ddee:	f04f 0b01 	mov.w	fp, #1
 800ddf2:	f8cd b00c 	str.w	fp, [sp, #12]
 800ddf6:	465b      	mov	r3, fp
 800ddf8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ddfc:	e7d0      	b.n	800dda0 <_dtoa_r+0x250>
 800ddfe:	3101      	adds	r1, #1
 800de00:	0052      	lsls	r2, r2, #1
 800de02:	e7d1      	b.n	800dda8 <_dtoa_r+0x258>
 800de04:	f3af 8000 	nop.w
 800de08:	636f4361 	.word	0x636f4361
 800de0c:	3fd287a7 	.word	0x3fd287a7
 800de10:	8b60c8b3 	.word	0x8b60c8b3
 800de14:	3fc68a28 	.word	0x3fc68a28
 800de18:	509f79fb 	.word	0x509f79fb
 800de1c:	3fd34413 	.word	0x3fd34413
 800de20:	08011ca8 	.word	0x08011ca8
 800de24:	08011cbf 	.word	0x08011cbf
 800de28:	7ff00000 	.word	0x7ff00000
 800de2c:	08011dab 	.word	0x08011dab
 800de30:	3ff80000 	.word	0x3ff80000
 800de34:	08011e88 	.word	0x08011e88
 800de38:	08011d17 	.word	0x08011d17
 800de3c:	08011ca4 	.word	0x08011ca4
 800de40:	08011daa 	.word	0x08011daa
 800de44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800de48:	6018      	str	r0, [r3, #0]
 800de4a:	9b03      	ldr	r3, [sp, #12]
 800de4c:	2b0e      	cmp	r3, #14
 800de4e:	f200 80a1 	bhi.w	800df94 <_dtoa_r+0x444>
 800de52:	2c00      	cmp	r4, #0
 800de54:	f000 809e 	beq.w	800df94 <_dtoa_r+0x444>
 800de58:	2f00      	cmp	r7, #0
 800de5a:	dd33      	ble.n	800dec4 <_dtoa_r+0x374>
 800de5c:	4b9c      	ldr	r3, [pc, #624]	@ (800e0d0 <_dtoa_r+0x580>)
 800de5e:	f007 020f 	and.w	r2, r7, #15
 800de62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de66:	ed93 7b00 	vldr	d7, [r3]
 800de6a:	05f8      	lsls	r0, r7, #23
 800de6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800de70:	ea4f 1427 	mov.w	r4, r7, asr #4
 800de74:	d516      	bpl.n	800dea4 <_dtoa_r+0x354>
 800de76:	4b97      	ldr	r3, [pc, #604]	@ (800e0d4 <_dtoa_r+0x584>)
 800de78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800de80:	f7f2 fd04 	bl	800088c <__aeabi_ddiv>
 800de84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de88:	f004 040f 	and.w	r4, r4, #15
 800de8c:	2603      	movs	r6, #3
 800de8e:	4d91      	ldr	r5, [pc, #580]	@ (800e0d4 <_dtoa_r+0x584>)
 800de90:	b954      	cbnz	r4, 800dea8 <_dtoa_r+0x358>
 800de92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800de96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de9a:	f7f2 fcf7 	bl	800088c <__aeabi_ddiv>
 800de9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dea2:	e028      	b.n	800def6 <_dtoa_r+0x3a6>
 800dea4:	2602      	movs	r6, #2
 800dea6:	e7f2      	b.n	800de8e <_dtoa_r+0x33e>
 800dea8:	07e1      	lsls	r1, r4, #31
 800deaa:	d508      	bpl.n	800debe <_dtoa_r+0x36e>
 800deac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800deb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800deb4:	f7f2 fbc0 	bl	8000638 <__aeabi_dmul>
 800deb8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800debc:	3601      	adds	r6, #1
 800debe:	1064      	asrs	r4, r4, #1
 800dec0:	3508      	adds	r5, #8
 800dec2:	e7e5      	b.n	800de90 <_dtoa_r+0x340>
 800dec4:	f000 80af 	beq.w	800e026 <_dtoa_r+0x4d6>
 800dec8:	427c      	negs	r4, r7
 800deca:	4b81      	ldr	r3, [pc, #516]	@ (800e0d0 <_dtoa_r+0x580>)
 800decc:	4d81      	ldr	r5, [pc, #516]	@ (800e0d4 <_dtoa_r+0x584>)
 800dece:	f004 020f 	and.w	r2, r4, #15
 800ded2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ded6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dede:	f7f2 fbab 	bl	8000638 <__aeabi_dmul>
 800dee2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dee6:	1124      	asrs	r4, r4, #4
 800dee8:	2300      	movs	r3, #0
 800deea:	2602      	movs	r6, #2
 800deec:	2c00      	cmp	r4, #0
 800deee:	f040 808f 	bne.w	800e010 <_dtoa_r+0x4c0>
 800def2:	2b00      	cmp	r3, #0
 800def4:	d1d3      	bne.n	800de9e <_dtoa_r+0x34e>
 800def6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800def8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800defc:	2b00      	cmp	r3, #0
 800defe:	f000 8094 	beq.w	800e02a <_dtoa_r+0x4da>
 800df02:	4b75      	ldr	r3, [pc, #468]	@ (800e0d8 <_dtoa_r+0x588>)
 800df04:	2200      	movs	r2, #0
 800df06:	4620      	mov	r0, r4
 800df08:	4629      	mov	r1, r5
 800df0a:	f7f2 fe07 	bl	8000b1c <__aeabi_dcmplt>
 800df0e:	2800      	cmp	r0, #0
 800df10:	f000 808b 	beq.w	800e02a <_dtoa_r+0x4da>
 800df14:	9b03      	ldr	r3, [sp, #12]
 800df16:	2b00      	cmp	r3, #0
 800df18:	f000 8087 	beq.w	800e02a <_dtoa_r+0x4da>
 800df1c:	f1bb 0f00 	cmp.w	fp, #0
 800df20:	dd34      	ble.n	800df8c <_dtoa_r+0x43c>
 800df22:	4620      	mov	r0, r4
 800df24:	4b6d      	ldr	r3, [pc, #436]	@ (800e0dc <_dtoa_r+0x58c>)
 800df26:	2200      	movs	r2, #0
 800df28:	4629      	mov	r1, r5
 800df2a:	f7f2 fb85 	bl	8000638 <__aeabi_dmul>
 800df2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df32:	f107 38ff 	add.w	r8, r7, #4294967295
 800df36:	3601      	adds	r6, #1
 800df38:	465c      	mov	r4, fp
 800df3a:	4630      	mov	r0, r6
 800df3c:	f7f2 fb12 	bl	8000564 <__aeabi_i2d>
 800df40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df44:	f7f2 fb78 	bl	8000638 <__aeabi_dmul>
 800df48:	4b65      	ldr	r3, [pc, #404]	@ (800e0e0 <_dtoa_r+0x590>)
 800df4a:	2200      	movs	r2, #0
 800df4c:	f7f2 f9be 	bl	80002cc <__adddf3>
 800df50:	4605      	mov	r5, r0
 800df52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800df56:	2c00      	cmp	r4, #0
 800df58:	d16a      	bne.n	800e030 <_dtoa_r+0x4e0>
 800df5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df5e:	4b61      	ldr	r3, [pc, #388]	@ (800e0e4 <_dtoa_r+0x594>)
 800df60:	2200      	movs	r2, #0
 800df62:	f7f2 f9b1 	bl	80002c8 <__aeabi_dsub>
 800df66:	4602      	mov	r2, r0
 800df68:	460b      	mov	r3, r1
 800df6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df6e:	462a      	mov	r2, r5
 800df70:	4633      	mov	r3, r6
 800df72:	f7f2 fdf1 	bl	8000b58 <__aeabi_dcmpgt>
 800df76:	2800      	cmp	r0, #0
 800df78:	f040 8298 	bne.w	800e4ac <_dtoa_r+0x95c>
 800df7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df80:	462a      	mov	r2, r5
 800df82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800df86:	f7f2 fdc9 	bl	8000b1c <__aeabi_dcmplt>
 800df8a:	bb38      	cbnz	r0, 800dfdc <_dtoa_r+0x48c>
 800df8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800df90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800df94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800df96:	2b00      	cmp	r3, #0
 800df98:	f2c0 8157 	blt.w	800e24a <_dtoa_r+0x6fa>
 800df9c:	2f0e      	cmp	r7, #14
 800df9e:	f300 8154 	bgt.w	800e24a <_dtoa_r+0x6fa>
 800dfa2:	4b4b      	ldr	r3, [pc, #300]	@ (800e0d0 <_dtoa_r+0x580>)
 800dfa4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dfa8:	ed93 7b00 	vldr	d7, [r3]
 800dfac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	ed8d 7b00 	vstr	d7, [sp]
 800dfb4:	f280 80e5 	bge.w	800e182 <_dtoa_r+0x632>
 800dfb8:	9b03      	ldr	r3, [sp, #12]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	f300 80e1 	bgt.w	800e182 <_dtoa_r+0x632>
 800dfc0:	d10c      	bne.n	800dfdc <_dtoa_r+0x48c>
 800dfc2:	4b48      	ldr	r3, [pc, #288]	@ (800e0e4 <_dtoa_r+0x594>)
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	ec51 0b17 	vmov	r0, r1, d7
 800dfca:	f7f2 fb35 	bl	8000638 <__aeabi_dmul>
 800dfce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfd2:	f7f2 fdb7 	bl	8000b44 <__aeabi_dcmpge>
 800dfd6:	2800      	cmp	r0, #0
 800dfd8:	f000 8266 	beq.w	800e4a8 <_dtoa_r+0x958>
 800dfdc:	2400      	movs	r4, #0
 800dfde:	4625      	mov	r5, r4
 800dfe0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfe2:	4656      	mov	r6, sl
 800dfe4:	ea6f 0803 	mvn.w	r8, r3
 800dfe8:	2700      	movs	r7, #0
 800dfea:	4621      	mov	r1, r4
 800dfec:	4648      	mov	r0, r9
 800dfee:	f000 fcbf 	bl	800e970 <_Bfree>
 800dff2:	2d00      	cmp	r5, #0
 800dff4:	f000 80bd 	beq.w	800e172 <_dtoa_r+0x622>
 800dff8:	b12f      	cbz	r7, 800e006 <_dtoa_r+0x4b6>
 800dffa:	42af      	cmp	r7, r5
 800dffc:	d003      	beq.n	800e006 <_dtoa_r+0x4b6>
 800dffe:	4639      	mov	r1, r7
 800e000:	4648      	mov	r0, r9
 800e002:	f000 fcb5 	bl	800e970 <_Bfree>
 800e006:	4629      	mov	r1, r5
 800e008:	4648      	mov	r0, r9
 800e00a:	f000 fcb1 	bl	800e970 <_Bfree>
 800e00e:	e0b0      	b.n	800e172 <_dtoa_r+0x622>
 800e010:	07e2      	lsls	r2, r4, #31
 800e012:	d505      	bpl.n	800e020 <_dtoa_r+0x4d0>
 800e014:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e018:	f7f2 fb0e 	bl	8000638 <__aeabi_dmul>
 800e01c:	3601      	adds	r6, #1
 800e01e:	2301      	movs	r3, #1
 800e020:	1064      	asrs	r4, r4, #1
 800e022:	3508      	adds	r5, #8
 800e024:	e762      	b.n	800deec <_dtoa_r+0x39c>
 800e026:	2602      	movs	r6, #2
 800e028:	e765      	b.n	800def6 <_dtoa_r+0x3a6>
 800e02a:	9c03      	ldr	r4, [sp, #12]
 800e02c:	46b8      	mov	r8, r7
 800e02e:	e784      	b.n	800df3a <_dtoa_r+0x3ea>
 800e030:	4b27      	ldr	r3, [pc, #156]	@ (800e0d0 <_dtoa_r+0x580>)
 800e032:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e034:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e038:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e03c:	4454      	add	r4, sl
 800e03e:	2900      	cmp	r1, #0
 800e040:	d054      	beq.n	800e0ec <_dtoa_r+0x59c>
 800e042:	4929      	ldr	r1, [pc, #164]	@ (800e0e8 <_dtoa_r+0x598>)
 800e044:	2000      	movs	r0, #0
 800e046:	f7f2 fc21 	bl	800088c <__aeabi_ddiv>
 800e04a:	4633      	mov	r3, r6
 800e04c:	462a      	mov	r2, r5
 800e04e:	f7f2 f93b 	bl	80002c8 <__aeabi_dsub>
 800e052:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e056:	4656      	mov	r6, sl
 800e058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e05c:	f7f2 fd9c 	bl	8000b98 <__aeabi_d2iz>
 800e060:	4605      	mov	r5, r0
 800e062:	f7f2 fa7f 	bl	8000564 <__aeabi_i2d>
 800e066:	4602      	mov	r2, r0
 800e068:	460b      	mov	r3, r1
 800e06a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e06e:	f7f2 f92b 	bl	80002c8 <__aeabi_dsub>
 800e072:	3530      	adds	r5, #48	@ 0x30
 800e074:	4602      	mov	r2, r0
 800e076:	460b      	mov	r3, r1
 800e078:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e07c:	f806 5b01 	strb.w	r5, [r6], #1
 800e080:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e084:	f7f2 fd4a 	bl	8000b1c <__aeabi_dcmplt>
 800e088:	2800      	cmp	r0, #0
 800e08a:	d172      	bne.n	800e172 <_dtoa_r+0x622>
 800e08c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e090:	4911      	ldr	r1, [pc, #68]	@ (800e0d8 <_dtoa_r+0x588>)
 800e092:	2000      	movs	r0, #0
 800e094:	f7f2 f918 	bl	80002c8 <__aeabi_dsub>
 800e098:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e09c:	f7f2 fd3e 	bl	8000b1c <__aeabi_dcmplt>
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	f040 80b4 	bne.w	800e20e <_dtoa_r+0x6be>
 800e0a6:	42a6      	cmp	r6, r4
 800e0a8:	f43f af70 	beq.w	800df8c <_dtoa_r+0x43c>
 800e0ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e0b0:	4b0a      	ldr	r3, [pc, #40]	@ (800e0dc <_dtoa_r+0x58c>)
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	f7f2 fac0 	bl	8000638 <__aeabi_dmul>
 800e0b8:	4b08      	ldr	r3, [pc, #32]	@ (800e0dc <_dtoa_r+0x58c>)
 800e0ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e0be:	2200      	movs	r2, #0
 800e0c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0c4:	f7f2 fab8 	bl	8000638 <__aeabi_dmul>
 800e0c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0cc:	e7c4      	b.n	800e058 <_dtoa_r+0x508>
 800e0ce:	bf00      	nop
 800e0d0:	08011e88 	.word	0x08011e88
 800e0d4:	08011e60 	.word	0x08011e60
 800e0d8:	3ff00000 	.word	0x3ff00000
 800e0dc:	40240000 	.word	0x40240000
 800e0e0:	401c0000 	.word	0x401c0000
 800e0e4:	40140000 	.word	0x40140000
 800e0e8:	3fe00000 	.word	0x3fe00000
 800e0ec:	4631      	mov	r1, r6
 800e0ee:	4628      	mov	r0, r5
 800e0f0:	f7f2 faa2 	bl	8000638 <__aeabi_dmul>
 800e0f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e0f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e0fa:	4656      	mov	r6, sl
 800e0fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e100:	f7f2 fd4a 	bl	8000b98 <__aeabi_d2iz>
 800e104:	4605      	mov	r5, r0
 800e106:	f7f2 fa2d 	bl	8000564 <__aeabi_i2d>
 800e10a:	4602      	mov	r2, r0
 800e10c:	460b      	mov	r3, r1
 800e10e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e112:	f7f2 f8d9 	bl	80002c8 <__aeabi_dsub>
 800e116:	3530      	adds	r5, #48	@ 0x30
 800e118:	f806 5b01 	strb.w	r5, [r6], #1
 800e11c:	4602      	mov	r2, r0
 800e11e:	460b      	mov	r3, r1
 800e120:	42a6      	cmp	r6, r4
 800e122:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e126:	f04f 0200 	mov.w	r2, #0
 800e12a:	d124      	bne.n	800e176 <_dtoa_r+0x626>
 800e12c:	4baf      	ldr	r3, [pc, #700]	@ (800e3ec <_dtoa_r+0x89c>)
 800e12e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e132:	f7f2 f8cb 	bl	80002cc <__adddf3>
 800e136:	4602      	mov	r2, r0
 800e138:	460b      	mov	r3, r1
 800e13a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e13e:	f7f2 fd0b 	bl	8000b58 <__aeabi_dcmpgt>
 800e142:	2800      	cmp	r0, #0
 800e144:	d163      	bne.n	800e20e <_dtoa_r+0x6be>
 800e146:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e14a:	49a8      	ldr	r1, [pc, #672]	@ (800e3ec <_dtoa_r+0x89c>)
 800e14c:	2000      	movs	r0, #0
 800e14e:	f7f2 f8bb 	bl	80002c8 <__aeabi_dsub>
 800e152:	4602      	mov	r2, r0
 800e154:	460b      	mov	r3, r1
 800e156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e15a:	f7f2 fcdf 	bl	8000b1c <__aeabi_dcmplt>
 800e15e:	2800      	cmp	r0, #0
 800e160:	f43f af14 	beq.w	800df8c <_dtoa_r+0x43c>
 800e164:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e166:	1e73      	subs	r3, r6, #1
 800e168:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e16a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e16e:	2b30      	cmp	r3, #48	@ 0x30
 800e170:	d0f8      	beq.n	800e164 <_dtoa_r+0x614>
 800e172:	4647      	mov	r7, r8
 800e174:	e03b      	b.n	800e1ee <_dtoa_r+0x69e>
 800e176:	4b9e      	ldr	r3, [pc, #632]	@ (800e3f0 <_dtoa_r+0x8a0>)
 800e178:	f7f2 fa5e 	bl	8000638 <__aeabi_dmul>
 800e17c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e180:	e7bc      	b.n	800e0fc <_dtoa_r+0x5ac>
 800e182:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e186:	4656      	mov	r6, sl
 800e188:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e18c:	4620      	mov	r0, r4
 800e18e:	4629      	mov	r1, r5
 800e190:	f7f2 fb7c 	bl	800088c <__aeabi_ddiv>
 800e194:	f7f2 fd00 	bl	8000b98 <__aeabi_d2iz>
 800e198:	4680      	mov	r8, r0
 800e19a:	f7f2 f9e3 	bl	8000564 <__aeabi_i2d>
 800e19e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1a2:	f7f2 fa49 	bl	8000638 <__aeabi_dmul>
 800e1a6:	4602      	mov	r2, r0
 800e1a8:	460b      	mov	r3, r1
 800e1aa:	4620      	mov	r0, r4
 800e1ac:	4629      	mov	r1, r5
 800e1ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e1b2:	f7f2 f889 	bl	80002c8 <__aeabi_dsub>
 800e1b6:	f806 4b01 	strb.w	r4, [r6], #1
 800e1ba:	9d03      	ldr	r5, [sp, #12]
 800e1bc:	eba6 040a 	sub.w	r4, r6, sl
 800e1c0:	42a5      	cmp	r5, r4
 800e1c2:	4602      	mov	r2, r0
 800e1c4:	460b      	mov	r3, r1
 800e1c6:	d133      	bne.n	800e230 <_dtoa_r+0x6e0>
 800e1c8:	f7f2 f880 	bl	80002cc <__adddf3>
 800e1cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1d0:	4604      	mov	r4, r0
 800e1d2:	460d      	mov	r5, r1
 800e1d4:	f7f2 fcc0 	bl	8000b58 <__aeabi_dcmpgt>
 800e1d8:	b9c0      	cbnz	r0, 800e20c <_dtoa_r+0x6bc>
 800e1da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1de:	4620      	mov	r0, r4
 800e1e0:	4629      	mov	r1, r5
 800e1e2:	f7f2 fc91 	bl	8000b08 <__aeabi_dcmpeq>
 800e1e6:	b110      	cbz	r0, 800e1ee <_dtoa_r+0x69e>
 800e1e8:	f018 0f01 	tst.w	r8, #1
 800e1ec:	d10e      	bne.n	800e20c <_dtoa_r+0x6bc>
 800e1ee:	9902      	ldr	r1, [sp, #8]
 800e1f0:	4648      	mov	r0, r9
 800e1f2:	f000 fbbd 	bl	800e970 <_Bfree>
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	7033      	strb	r3, [r6, #0]
 800e1fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e1fc:	3701      	adds	r7, #1
 800e1fe:	601f      	str	r7, [r3, #0]
 800e200:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e202:	2b00      	cmp	r3, #0
 800e204:	f000 824b 	beq.w	800e69e <_dtoa_r+0xb4e>
 800e208:	601e      	str	r6, [r3, #0]
 800e20a:	e248      	b.n	800e69e <_dtoa_r+0xb4e>
 800e20c:	46b8      	mov	r8, r7
 800e20e:	4633      	mov	r3, r6
 800e210:	461e      	mov	r6, r3
 800e212:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e216:	2a39      	cmp	r2, #57	@ 0x39
 800e218:	d106      	bne.n	800e228 <_dtoa_r+0x6d8>
 800e21a:	459a      	cmp	sl, r3
 800e21c:	d1f8      	bne.n	800e210 <_dtoa_r+0x6c0>
 800e21e:	2230      	movs	r2, #48	@ 0x30
 800e220:	f108 0801 	add.w	r8, r8, #1
 800e224:	f88a 2000 	strb.w	r2, [sl]
 800e228:	781a      	ldrb	r2, [r3, #0]
 800e22a:	3201      	adds	r2, #1
 800e22c:	701a      	strb	r2, [r3, #0]
 800e22e:	e7a0      	b.n	800e172 <_dtoa_r+0x622>
 800e230:	4b6f      	ldr	r3, [pc, #444]	@ (800e3f0 <_dtoa_r+0x8a0>)
 800e232:	2200      	movs	r2, #0
 800e234:	f7f2 fa00 	bl	8000638 <__aeabi_dmul>
 800e238:	2200      	movs	r2, #0
 800e23a:	2300      	movs	r3, #0
 800e23c:	4604      	mov	r4, r0
 800e23e:	460d      	mov	r5, r1
 800e240:	f7f2 fc62 	bl	8000b08 <__aeabi_dcmpeq>
 800e244:	2800      	cmp	r0, #0
 800e246:	d09f      	beq.n	800e188 <_dtoa_r+0x638>
 800e248:	e7d1      	b.n	800e1ee <_dtoa_r+0x69e>
 800e24a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e24c:	2a00      	cmp	r2, #0
 800e24e:	f000 80ea 	beq.w	800e426 <_dtoa_r+0x8d6>
 800e252:	9a07      	ldr	r2, [sp, #28]
 800e254:	2a01      	cmp	r2, #1
 800e256:	f300 80cd 	bgt.w	800e3f4 <_dtoa_r+0x8a4>
 800e25a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e25c:	2a00      	cmp	r2, #0
 800e25e:	f000 80c1 	beq.w	800e3e4 <_dtoa_r+0x894>
 800e262:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e266:	9c08      	ldr	r4, [sp, #32]
 800e268:	9e00      	ldr	r6, [sp, #0]
 800e26a:	9a00      	ldr	r2, [sp, #0]
 800e26c:	441a      	add	r2, r3
 800e26e:	9200      	str	r2, [sp, #0]
 800e270:	9a06      	ldr	r2, [sp, #24]
 800e272:	2101      	movs	r1, #1
 800e274:	441a      	add	r2, r3
 800e276:	4648      	mov	r0, r9
 800e278:	9206      	str	r2, [sp, #24]
 800e27a:	f000 fc77 	bl	800eb6c <__i2b>
 800e27e:	4605      	mov	r5, r0
 800e280:	b166      	cbz	r6, 800e29c <_dtoa_r+0x74c>
 800e282:	9b06      	ldr	r3, [sp, #24]
 800e284:	2b00      	cmp	r3, #0
 800e286:	dd09      	ble.n	800e29c <_dtoa_r+0x74c>
 800e288:	42b3      	cmp	r3, r6
 800e28a:	9a00      	ldr	r2, [sp, #0]
 800e28c:	bfa8      	it	ge
 800e28e:	4633      	movge	r3, r6
 800e290:	1ad2      	subs	r2, r2, r3
 800e292:	9200      	str	r2, [sp, #0]
 800e294:	9a06      	ldr	r2, [sp, #24]
 800e296:	1af6      	subs	r6, r6, r3
 800e298:	1ad3      	subs	r3, r2, r3
 800e29a:	9306      	str	r3, [sp, #24]
 800e29c:	9b08      	ldr	r3, [sp, #32]
 800e29e:	b30b      	cbz	r3, 800e2e4 <_dtoa_r+0x794>
 800e2a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	f000 80c6 	beq.w	800e434 <_dtoa_r+0x8e4>
 800e2a8:	2c00      	cmp	r4, #0
 800e2aa:	f000 80c0 	beq.w	800e42e <_dtoa_r+0x8de>
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	4622      	mov	r2, r4
 800e2b2:	4648      	mov	r0, r9
 800e2b4:	f000 fd12 	bl	800ecdc <__pow5mult>
 800e2b8:	9a02      	ldr	r2, [sp, #8]
 800e2ba:	4601      	mov	r1, r0
 800e2bc:	4605      	mov	r5, r0
 800e2be:	4648      	mov	r0, r9
 800e2c0:	f000 fc6a 	bl	800eb98 <__multiply>
 800e2c4:	9902      	ldr	r1, [sp, #8]
 800e2c6:	4680      	mov	r8, r0
 800e2c8:	4648      	mov	r0, r9
 800e2ca:	f000 fb51 	bl	800e970 <_Bfree>
 800e2ce:	9b08      	ldr	r3, [sp, #32]
 800e2d0:	1b1b      	subs	r3, r3, r4
 800e2d2:	9308      	str	r3, [sp, #32]
 800e2d4:	f000 80b1 	beq.w	800e43a <_dtoa_r+0x8ea>
 800e2d8:	9a08      	ldr	r2, [sp, #32]
 800e2da:	4641      	mov	r1, r8
 800e2dc:	4648      	mov	r0, r9
 800e2de:	f000 fcfd 	bl	800ecdc <__pow5mult>
 800e2e2:	9002      	str	r0, [sp, #8]
 800e2e4:	2101      	movs	r1, #1
 800e2e6:	4648      	mov	r0, r9
 800e2e8:	f000 fc40 	bl	800eb6c <__i2b>
 800e2ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e2ee:	4604      	mov	r4, r0
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	f000 81d8 	beq.w	800e6a6 <_dtoa_r+0xb56>
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	4601      	mov	r1, r0
 800e2fa:	4648      	mov	r0, r9
 800e2fc:	f000 fcee 	bl	800ecdc <__pow5mult>
 800e300:	9b07      	ldr	r3, [sp, #28]
 800e302:	2b01      	cmp	r3, #1
 800e304:	4604      	mov	r4, r0
 800e306:	f300 809f 	bgt.w	800e448 <_dtoa_r+0x8f8>
 800e30a:	9b04      	ldr	r3, [sp, #16]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	f040 8097 	bne.w	800e440 <_dtoa_r+0x8f0>
 800e312:	9b05      	ldr	r3, [sp, #20]
 800e314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e318:	2b00      	cmp	r3, #0
 800e31a:	f040 8093 	bne.w	800e444 <_dtoa_r+0x8f4>
 800e31e:	9b05      	ldr	r3, [sp, #20]
 800e320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e324:	0d1b      	lsrs	r3, r3, #20
 800e326:	051b      	lsls	r3, r3, #20
 800e328:	b133      	cbz	r3, 800e338 <_dtoa_r+0x7e8>
 800e32a:	9b00      	ldr	r3, [sp, #0]
 800e32c:	3301      	adds	r3, #1
 800e32e:	9300      	str	r3, [sp, #0]
 800e330:	9b06      	ldr	r3, [sp, #24]
 800e332:	3301      	adds	r3, #1
 800e334:	9306      	str	r3, [sp, #24]
 800e336:	2301      	movs	r3, #1
 800e338:	9308      	str	r3, [sp, #32]
 800e33a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	f000 81b8 	beq.w	800e6b2 <_dtoa_r+0xb62>
 800e342:	6923      	ldr	r3, [r4, #16]
 800e344:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e348:	6918      	ldr	r0, [r3, #16]
 800e34a:	f000 fbc3 	bl	800ead4 <__hi0bits>
 800e34e:	f1c0 0020 	rsb	r0, r0, #32
 800e352:	9b06      	ldr	r3, [sp, #24]
 800e354:	4418      	add	r0, r3
 800e356:	f010 001f 	ands.w	r0, r0, #31
 800e35a:	f000 8082 	beq.w	800e462 <_dtoa_r+0x912>
 800e35e:	f1c0 0320 	rsb	r3, r0, #32
 800e362:	2b04      	cmp	r3, #4
 800e364:	dd73      	ble.n	800e44e <_dtoa_r+0x8fe>
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	f1c0 001c 	rsb	r0, r0, #28
 800e36c:	4403      	add	r3, r0
 800e36e:	9300      	str	r3, [sp, #0]
 800e370:	9b06      	ldr	r3, [sp, #24]
 800e372:	4403      	add	r3, r0
 800e374:	4406      	add	r6, r0
 800e376:	9306      	str	r3, [sp, #24]
 800e378:	9b00      	ldr	r3, [sp, #0]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	dd05      	ble.n	800e38a <_dtoa_r+0x83a>
 800e37e:	9902      	ldr	r1, [sp, #8]
 800e380:	461a      	mov	r2, r3
 800e382:	4648      	mov	r0, r9
 800e384:	f000 fd04 	bl	800ed90 <__lshift>
 800e388:	9002      	str	r0, [sp, #8]
 800e38a:	9b06      	ldr	r3, [sp, #24]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	dd05      	ble.n	800e39c <_dtoa_r+0x84c>
 800e390:	4621      	mov	r1, r4
 800e392:	461a      	mov	r2, r3
 800e394:	4648      	mov	r0, r9
 800e396:	f000 fcfb 	bl	800ed90 <__lshift>
 800e39a:	4604      	mov	r4, r0
 800e39c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d061      	beq.n	800e466 <_dtoa_r+0x916>
 800e3a2:	9802      	ldr	r0, [sp, #8]
 800e3a4:	4621      	mov	r1, r4
 800e3a6:	f000 fd5f 	bl	800ee68 <__mcmp>
 800e3aa:	2800      	cmp	r0, #0
 800e3ac:	da5b      	bge.n	800e466 <_dtoa_r+0x916>
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	9902      	ldr	r1, [sp, #8]
 800e3b2:	220a      	movs	r2, #10
 800e3b4:	4648      	mov	r0, r9
 800e3b6:	f000 fafd 	bl	800e9b4 <__multadd>
 800e3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3bc:	9002      	str	r0, [sp, #8]
 800e3be:	f107 38ff 	add.w	r8, r7, #4294967295
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	f000 8177 	beq.w	800e6b6 <_dtoa_r+0xb66>
 800e3c8:	4629      	mov	r1, r5
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	220a      	movs	r2, #10
 800e3ce:	4648      	mov	r0, r9
 800e3d0:	f000 faf0 	bl	800e9b4 <__multadd>
 800e3d4:	f1bb 0f00 	cmp.w	fp, #0
 800e3d8:	4605      	mov	r5, r0
 800e3da:	dc6f      	bgt.n	800e4bc <_dtoa_r+0x96c>
 800e3dc:	9b07      	ldr	r3, [sp, #28]
 800e3de:	2b02      	cmp	r3, #2
 800e3e0:	dc49      	bgt.n	800e476 <_dtoa_r+0x926>
 800e3e2:	e06b      	b.n	800e4bc <_dtoa_r+0x96c>
 800e3e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e3e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e3ea:	e73c      	b.n	800e266 <_dtoa_r+0x716>
 800e3ec:	3fe00000 	.word	0x3fe00000
 800e3f0:	40240000 	.word	0x40240000
 800e3f4:	9b03      	ldr	r3, [sp, #12]
 800e3f6:	1e5c      	subs	r4, r3, #1
 800e3f8:	9b08      	ldr	r3, [sp, #32]
 800e3fa:	42a3      	cmp	r3, r4
 800e3fc:	db09      	blt.n	800e412 <_dtoa_r+0x8c2>
 800e3fe:	1b1c      	subs	r4, r3, r4
 800e400:	9b03      	ldr	r3, [sp, #12]
 800e402:	2b00      	cmp	r3, #0
 800e404:	f6bf af30 	bge.w	800e268 <_dtoa_r+0x718>
 800e408:	9b00      	ldr	r3, [sp, #0]
 800e40a:	9a03      	ldr	r2, [sp, #12]
 800e40c:	1a9e      	subs	r6, r3, r2
 800e40e:	2300      	movs	r3, #0
 800e410:	e72b      	b.n	800e26a <_dtoa_r+0x71a>
 800e412:	9b08      	ldr	r3, [sp, #32]
 800e414:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e416:	9408      	str	r4, [sp, #32]
 800e418:	1ae3      	subs	r3, r4, r3
 800e41a:	441a      	add	r2, r3
 800e41c:	9e00      	ldr	r6, [sp, #0]
 800e41e:	9b03      	ldr	r3, [sp, #12]
 800e420:	920d      	str	r2, [sp, #52]	@ 0x34
 800e422:	2400      	movs	r4, #0
 800e424:	e721      	b.n	800e26a <_dtoa_r+0x71a>
 800e426:	9c08      	ldr	r4, [sp, #32]
 800e428:	9e00      	ldr	r6, [sp, #0]
 800e42a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e42c:	e728      	b.n	800e280 <_dtoa_r+0x730>
 800e42e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e432:	e751      	b.n	800e2d8 <_dtoa_r+0x788>
 800e434:	9a08      	ldr	r2, [sp, #32]
 800e436:	9902      	ldr	r1, [sp, #8]
 800e438:	e750      	b.n	800e2dc <_dtoa_r+0x78c>
 800e43a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e43e:	e751      	b.n	800e2e4 <_dtoa_r+0x794>
 800e440:	2300      	movs	r3, #0
 800e442:	e779      	b.n	800e338 <_dtoa_r+0x7e8>
 800e444:	9b04      	ldr	r3, [sp, #16]
 800e446:	e777      	b.n	800e338 <_dtoa_r+0x7e8>
 800e448:	2300      	movs	r3, #0
 800e44a:	9308      	str	r3, [sp, #32]
 800e44c:	e779      	b.n	800e342 <_dtoa_r+0x7f2>
 800e44e:	d093      	beq.n	800e378 <_dtoa_r+0x828>
 800e450:	9a00      	ldr	r2, [sp, #0]
 800e452:	331c      	adds	r3, #28
 800e454:	441a      	add	r2, r3
 800e456:	9200      	str	r2, [sp, #0]
 800e458:	9a06      	ldr	r2, [sp, #24]
 800e45a:	441a      	add	r2, r3
 800e45c:	441e      	add	r6, r3
 800e45e:	9206      	str	r2, [sp, #24]
 800e460:	e78a      	b.n	800e378 <_dtoa_r+0x828>
 800e462:	4603      	mov	r3, r0
 800e464:	e7f4      	b.n	800e450 <_dtoa_r+0x900>
 800e466:	9b03      	ldr	r3, [sp, #12]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	46b8      	mov	r8, r7
 800e46c:	dc20      	bgt.n	800e4b0 <_dtoa_r+0x960>
 800e46e:	469b      	mov	fp, r3
 800e470:	9b07      	ldr	r3, [sp, #28]
 800e472:	2b02      	cmp	r3, #2
 800e474:	dd1e      	ble.n	800e4b4 <_dtoa_r+0x964>
 800e476:	f1bb 0f00 	cmp.w	fp, #0
 800e47a:	f47f adb1 	bne.w	800dfe0 <_dtoa_r+0x490>
 800e47e:	4621      	mov	r1, r4
 800e480:	465b      	mov	r3, fp
 800e482:	2205      	movs	r2, #5
 800e484:	4648      	mov	r0, r9
 800e486:	f000 fa95 	bl	800e9b4 <__multadd>
 800e48a:	4601      	mov	r1, r0
 800e48c:	4604      	mov	r4, r0
 800e48e:	9802      	ldr	r0, [sp, #8]
 800e490:	f000 fcea 	bl	800ee68 <__mcmp>
 800e494:	2800      	cmp	r0, #0
 800e496:	f77f ada3 	ble.w	800dfe0 <_dtoa_r+0x490>
 800e49a:	4656      	mov	r6, sl
 800e49c:	2331      	movs	r3, #49	@ 0x31
 800e49e:	f806 3b01 	strb.w	r3, [r6], #1
 800e4a2:	f108 0801 	add.w	r8, r8, #1
 800e4a6:	e59f      	b.n	800dfe8 <_dtoa_r+0x498>
 800e4a8:	9c03      	ldr	r4, [sp, #12]
 800e4aa:	46b8      	mov	r8, r7
 800e4ac:	4625      	mov	r5, r4
 800e4ae:	e7f4      	b.n	800e49a <_dtoa_r+0x94a>
 800e4b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e4b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	f000 8101 	beq.w	800e6be <_dtoa_r+0xb6e>
 800e4bc:	2e00      	cmp	r6, #0
 800e4be:	dd05      	ble.n	800e4cc <_dtoa_r+0x97c>
 800e4c0:	4629      	mov	r1, r5
 800e4c2:	4632      	mov	r2, r6
 800e4c4:	4648      	mov	r0, r9
 800e4c6:	f000 fc63 	bl	800ed90 <__lshift>
 800e4ca:	4605      	mov	r5, r0
 800e4cc:	9b08      	ldr	r3, [sp, #32]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d05c      	beq.n	800e58c <_dtoa_r+0xa3c>
 800e4d2:	6869      	ldr	r1, [r5, #4]
 800e4d4:	4648      	mov	r0, r9
 800e4d6:	f000 fa0b 	bl	800e8f0 <_Balloc>
 800e4da:	4606      	mov	r6, r0
 800e4dc:	b928      	cbnz	r0, 800e4ea <_dtoa_r+0x99a>
 800e4de:	4b82      	ldr	r3, [pc, #520]	@ (800e6e8 <_dtoa_r+0xb98>)
 800e4e0:	4602      	mov	r2, r0
 800e4e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e4e6:	f7ff bb4a 	b.w	800db7e <_dtoa_r+0x2e>
 800e4ea:	692a      	ldr	r2, [r5, #16]
 800e4ec:	3202      	adds	r2, #2
 800e4ee:	0092      	lsls	r2, r2, #2
 800e4f0:	f105 010c 	add.w	r1, r5, #12
 800e4f4:	300c      	adds	r0, #12
 800e4f6:	f7ff fa8c 	bl	800da12 <memcpy>
 800e4fa:	2201      	movs	r2, #1
 800e4fc:	4631      	mov	r1, r6
 800e4fe:	4648      	mov	r0, r9
 800e500:	f000 fc46 	bl	800ed90 <__lshift>
 800e504:	f10a 0301 	add.w	r3, sl, #1
 800e508:	9300      	str	r3, [sp, #0]
 800e50a:	eb0a 030b 	add.w	r3, sl, fp
 800e50e:	9308      	str	r3, [sp, #32]
 800e510:	9b04      	ldr	r3, [sp, #16]
 800e512:	f003 0301 	and.w	r3, r3, #1
 800e516:	462f      	mov	r7, r5
 800e518:	9306      	str	r3, [sp, #24]
 800e51a:	4605      	mov	r5, r0
 800e51c:	9b00      	ldr	r3, [sp, #0]
 800e51e:	9802      	ldr	r0, [sp, #8]
 800e520:	4621      	mov	r1, r4
 800e522:	f103 3bff 	add.w	fp, r3, #4294967295
 800e526:	f7ff fa89 	bl	800da3c <quorem>
 800e52a:	4603      	mov	r3, r0
 800e52c:	3330      	adds	r3, #48	@ 0x30
 800e52e:	9003      	str	r0, [sp, #12]
 800e530:	4639      	mov	r1, r7
 800e532:	9802      	ldr	r0, [sp, #8]
 800e534:	9309      	str	r3, [sp, #36]	@ 0x24
 800e536:	f000 fc97 	bl	800ee68 <__mcmp>
 800e53a:	462a      	mov	r2, r5
 800e53c:	9004      	str	r0, [sp, #16]
 800e53e:	4621      	mov	r1, r4
 800e540:	4648      	mov	r0, r9
 800e542:	f000 fcad 	bl	800eea0 <__mdiff>
 800e546:	68c2      	ldr	r2, [r0, #12]
 800e548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e54a:	4606      	mov	r6, r0
 800e54c:	bb02      	cbnz	r2, 800e590 <_dtoa_r+0xa40>
 800e54e:	4601      	mov	r1, r0
 800e550:	9802      	ldr	r0, [sp, #8]
 800e552:	f000 fc89 	bl	800ee68 <__mcmp>
 800e556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e558:	4602      	mov	r2, r0
 800e55a:	4631      	mov	r1, r6
 800e55c:	4648      	mov	r0, r9
 800e55e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e560:	9309      	str	r3, [sp, #36]	@ 0x24
 800e562:	f000 fa05 	bl	800e970 <_Bfree>
 800e566:	9b07      	ldr	r3, [sp, #28]
 800e568:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e56a:	9e00      	ldr	r6, [sp, #0]
 800e56c:	ea42 0103 	orr.w	r1, r2, r3
 800e570:	9b06      	ldr	r3, [sp, #24]
 800e572:	4319      	orrs	r1, r3
 800e574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e576:	d10d      	bne.n	800e594 <_dtoa_r+0xa44>
 800e578:	2b39      	cmp	r3, #57	@ 0x39
 800e57a:	d027      	beq.n	800e5cc <_dtoa_r+0xa7c>
 800e57c:	9a04      	ldr	r2, [sp, #16]
 800e57e:	2a00      	cmp	r2, #0
 800e580:	dd01      	ble.n	800e586 <_dtoa_r+0xa36>
 800e582:	9b03      	ldr	r3, [sp, #12]
 800e584:	3331      	adds	r3, #49	@ 0x31
 800e586:	f88b 3000 	strb.w	r3, [fp]
 800e58a:	e52e      	b.n	800dfea <_dtoa_r+0x49a>
 800e58c:	4628      	mov	r0, r5
 800e58e:	e7b9      	b.n	800e504 <_dtoa_r+0x9b4>
 800e590:	2201      	movs	r2, #1
 800e592:	e7e2      	b.n	800e55a <_dtoa_r+0xa0a>
 800e594:	9904      	ldr	r1, [sp, #16]
 800e596:	2900      	cmp	r1, #0
 800e598:	db04      	blt.n	800e5a4 <_dtoa_r+0xa54>
 800e59a:	9807      	ldr	r0, [sp, #28]
 800e59c:	4301      	orrs	r1, r0
 800e59e:	9806      	ldr	r0, [sp, #24]
 800e5a0:	4301      	orrs	r1, r0
 800e5a2:	d120      	bne.n	800e5e6 <_dtoa_r+0xa96>
 800e5a4:	2a00      	cmp	r2, #0
 800e5a6:	ddee      	ble.n	800e586 <_dtoa_r+0xa36>
 800e5a8:	9902      	ldr	r1, [sp, #8]
 800e5aa:	9300      	str	r3, [sp, #0]
 800e5ac:	2201      	movs	r2, #1
 800e5ae:	4648      	mov	r0, r9
 800e5b0:	f000 fbee 	bl	800ed90 <__lshift>
 800e5b4:	4621      	mov	r1, r4
 800e5b6:	9002      	str	r0, [sp, #8]
 800e5b8:	f000 fc56 	bl	800ee68 <__mcmp>
 800e5bc:	2800      	cmp	r0, #0
 800e5be:	9b00      	ldr	r3, [sp, #0]
 800e5c0:	dc02      	bgt.n	800e5c8 <_dtoa_r+0xa78>
 800e5c2:	d1e0      	bne.n	800e586 <_dtoa_r+0xa36>
 800e5c4:	07da      	lsls	r2, r3, #31
 800e5c6:	d5de      	bpl.n	800e586 <_dtoa_r+0xa36>
 800e5c8:	2b39      	cmp	r3, #57	@ 0x39
 800e5ca:	d1da      	bne.n	800e582 <_dtoa_r+0xa32>
 800e5cc:	2339      	movs	r3, #57	@ 0x39
 800e5ce:	f88b 3000 	strb.w	r3, [fp]
 800e5d2:	4633      	mov	r3, r6
 800e5d4:	461e      	mov	r6, r3
 800e5d6:	3b01      	subs	r3, #1
 800e5d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e5dc:	2a39      	cmp	r2, #57	@ 0x39
 800e5de:	d04e      	beq.n	800e67e <_dtoa_r+0xb2e>
 800e5e0:	3201      	adds	r2, #1
 800e5e2:	701a      	strb	r2, [r3, #0]
 800e5e4:	e501      	b.n	800dfea <_dtoa_r+0x49a>
 800e5e6:	2a00      	cmp	r2, #0
 800e5e8:	dd03      	ble.n	800e5f2 <_dtoa_r+0xaa2>
 800e5ea:	2b39      	cmp	r3, #57	@ 0x39
 800e5ec:	d0ee      	beq.n	800e5cc <_dtoa_r+0xa7c>
 800e5ee:	3301      	adds	r3, #1
 800e5f0:	e7c9      	b.n	800e586 <_dtoa_r+0xa36>
 800e5f2:	9a00      	ldr	r2, [sp, #0]
 800e5f4:	9908      	ldr	r1, [sp, #32]
 800e5f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e5fa:	428a      	cmp	r2, r1
 800e5fc:	d028      	beq.n	800e650 <_dtoa_r+0xb00>
 800e5fe:	9902      	ldr	r1, [sp, #8]
 800e600:	2300      	movs	r3, #0
 800e602:	220a      	movs	r2, #10
 800e604:	4648      	mov	r0, r9
 800e606:	f000 f9d5 	bl	800e9b4 <__multadd>
 800e60a:	42af      	cmp	r7, r5
 800e60c:	9002      	str	r0, [sp, #8]
 800e60e:	f04f 0300 	mov.w	r3, #0
 800e612:	f04f 020a 	mov.w	r2, #10
 800e616:	4639      	mov	r1, r7
 800e618:	4648      	mov	r0, r9
 800e61a:	d107      	bne.n	800e62c <_dtoa_r+0xadc>
 800e61c:	f000 f9ca 	bl	800e9b4 <__multadd>
 800e620:	4607      	mov	r7, r0
 800e622:	4605      	mov	r5, r0
 800e624:	9b00      	ldr	r3, [sp, #0]
 800e626:	3301      	adds	r3, #1
 800e628:	9300      	str	r3, [sp, #0]
 800e62a:	e777      	b.n	800e51c <_dtoa_r+0x9cc>
 800e62c:	f000 f9c2 	bl	800e9b4 <__multadd>
 800e630:	4629      	mov	r1, r5
 800e632:	4607      	mov	r7, r0
 800e634:	2300      	movs	r3, #0
 800e636:	220a      	movs	r2, #10
 800e638:	4648      	mov	r0, r9
 800e63a:	f000 f9bb 	bl	800e9b4 <__multadd>
 800e63e:	4605      	mov	r5, r0
 800e640:	e7f0      	b.n	800e624 <_dtoa_r+0xad4>
 800e642:	f1bb 0f00 	cmp.w	fp, #0
 800e646:	bfcc      	ite	gt
 800e648:	465e      	movgt	r6, fp
 800e64a:	2601      	movle	r6, #1
 800e64c:	4456      	add	r6, sl
 800e64e:	2700      	movs	r7, #0
 800e650:	9902      	ldr	r1, [sp, #8]
 800e652:	9300      	str	r3, [sp, #0]
 800e654:	2201      	movs	r2, #1
 800e656:	4648      	mov	r0, r9
 800e658:	f000 fb9a 	bl	800ed90 <__lshift>
 800e65c:	4621      	mov	r1, r4
 800e65e:	9002      	str	r0, [sp, #8]
 800e660:	f000 fc02 	bl	800ee68 <__mcmp>
 800e664:	2800      	cmp	r0, #0
 800e666:	dcb4      	bgt.n	800e5d2 <_dtoa_r+0xa82>
 800e668:	d102      	bne.n	800e670 <_dtoa_r+0xb20>
 800e66a:	9b00      	ldr	r3, [sp, #0]
 800e66c:	07db      	lsls	r3, r3, #31
 800e66e:	d4b0      	bmi.n	800e5d2 <_dtoa_r+0xa82>
 800e670:	4633      	mov	r3, r6
 800e672:	461e      	mov	r6, r3
 800e674:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e678:	2a30      	cmp	r2, #48	@ 0x30
 800e67a:	d0fa      	beq.n	800e672 <_dtoa_r+0xb22>
 800e67c:	e4b5      	b.n	800dfea <_dtoa_r+0x49a>
 800e67e:	459a      	cmp	sl, r3
 800e680:	d1a8      	bne.n	800e5d4 <_dtoa_r+0xa84>
 800e682:	2331      	movs	r3, #49	@ 0x31
 800e684:	f108 0801 	add.w	r8, r8, #1
 800e688:	f88a 3000 	strb.w	r3, [sl]
 800e68c:	e4ad      	b.n	800dfea <_dtoa_r+0x49a>
 800e68e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e690:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e6ec <_dtoa_r+0xb9c>
 800e694:	b11b      	cbz	r3, 800e69e <_dtoa_r+0xb4e>
 800e696:	f10a 0308 	add.w	r3, sl, #8
 800e69a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e69c:	6013      	str	r3, [r2, #0]
 800e69e:	4650      	mov	r0, sl
 800e6a0:	b017      	add	sp, #92	@ 0x5c
 800e6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6a6:	9b07      	ldr	r3, [sp, #28]
 800e6a8:	2b01      	cmp	r3, #1
 800e6aa:	f77f ae2e 	ble.w	800e30a <_dtoa_r+0x7ba>
 800e6ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6b0:	9308      	str	r3, [sp, #32]
 800e6b2:	2001      	movs	r0, #1
 800e6b4:	e64d      	b.n	800e352 <_dtoa_r+0x802>
 800e6b6:	f1bb 0f00 	cmp.w	fp, #0
 800e6ba:	f77f aed9 	ble.w	800e470 <_dtoa_r+0x920>
 800e6be:	4656      	mov	r6, sl
 800e6c0:	9802      	ldr	r0, [sp, #8]
 800e6c2:	4621      	mov	r1, r4
 800e6c4:	f7ff f9ba 	bl	800da3c <quorem>
 800e6c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e6cc:	f806 3b01 	strb.w	r3, [r6], #1
 800e6d0:	eba6 020a 	sub.w	r2, r6, sl
 800e6d4:	4593      	cmp	fp, r2
 800e6d6:	ddb4      	ble.n	800e642 <_dtoa_r+0xaf2>
 800e6d8:	9902      	ldr	r1, [sp, #8]
 800e6da:	2300      	movs	r3, #0
 800e6dc:	220a      	movs	r2, #10
 800e6de:	4648      	mov	r0, r9
 800e6e0:	f000 f968 	bl	800e9b4 <__multadd>
 800e6e4:	9002      	str	r0, [sp, #8]
 800e6e6:	e7eb      	b.n	800e6c0 <_dtoa_r+0xb70>
 800e6e8:	08011d17 	.word	0x08011d17
 800e6ec:	08011c9b 	.word	0x08011c9b

0800e6f0 <_free_r>:
 800e6f0:	b538      	push	{r3, r4, r5, lr}
 800e6f2:	4605      	mov	r5, r0
 800e6f4:	2900      	cmp	r1, #0
 800e6f6:	d041      	beq.n	800e77c <_free_r+0x8c>
 800e6f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6fc:	1f0c      	subs	r4, r1, #4
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	bfb8      	it	lt
 800e702:	18e4      	addlt	r4, r4, r3
 800e704:	f000 f8e8 	bl	800e8d8 <__malloc_lock>
 800e708:	4a1d      	ldr	r2, [pc, #116]	@ (800e780 <_free_r+0x90>)
 800e70a:	6813      	ldr	r3, [r2, #0]
 800e70c:	b933      	cbnz	r3, 800e71c <_free_r+0x2c>
 800e70e:	6063      	str	r3, [r4, #4]
 800e710:	6014      	str	r4, [r2, #0]
 800e712:	4628      	mov	r0, r5
 800e714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e718:	f000 b8e4 	b.w	800e8e4 <__malloc_unlock>
 800e71c:	42a3      	cmp	r3, r4
 800e71e:	d908      	bls.n	800e732 <_free_r+0x42>
 800e720:	6820      	ldr	r0, [r4, #0]
 800e722:	1821      	adds	r1, r4, r0
 800e724:	428b      	cmp	r3, r1
 800e726:	bf01      	itttt	eq
 800e728:	6819      	ldreq	r1, [r3, #0]
 800e72a:	685b      	ldreq	r3, [r3, #4]
 800e72c:	1809      	addeq	r1, r1, r0
 800e72e:	6021      	streq	r1, [r4, #0]
 800e730:	e7ed      	b.n	800e70e <_free_r+0x1e>
 800e732:	461a      	mov	r2, r3
 800e734:	685b      	ldr	r3, [r3, #4]
 800e736:	b10b      	cbz	r3, 800e73c <_free_r+0x4c>
 800e738:	42a3      	cmp	r3, r4
 800e73a:	d9fa      	bls.n	800e732 <_free_r+0x42>
 800e73c:	6811      	ldr	r1, [r2, #0]
 800e73e:	1850      	adds	r0, r2, r1
 800e740:	42a0      	cmp	r0, r4
 800e742:	d10b      	bne.n	800e75c <_free_r+0x6c>
 800e744:	6820      	ldr	r0, [r4, #0]
 800e746:	4401      	add	r1, r0
 800e748:	1850      	adds	r0, r2, r1
 800e74a:	4283      	cmp	r3, r0
 800e74c:	6011      	str	r1, [r2, #0]
 800e74e:	d1e0      	bne.n	800e712 <_free_r+0x22>
 800e750:	6818      	ldr	r0, [r3, #0]
 800e752:	685b      	ldr	r3, [r3, #4]
 800e754:	6053      	str	r3, [r2, #4]
 800e756:	4408      	add	r0, r1
 800e758:	6010      	str	r0, [r2, #0]
 800e75a:	e7da      	b.n	800e712 <_free_r+0x22>
 800e75c:	d902      	bls.n	800e764 <_free_r+0x74>
 800e75e:	230c      	movs	r3, #12
 800e760:	602b      	str	r3, [r5, #0]
 800e762:	e7d6      	b.n	800e712 <_free_r+0x22>
 800e764:	6820      	ldr	r0, [r4, #0]
 800e766:	1821      	adds	r1, r4, r0
 800e768:	428b      	cmp	r3, r1
 800e76a:	bf04      	itt	eq
 800e76c:	6819      	ldreq	r1, [r3, #0]
 800e76e:	685b      	ldreq	r3, [r3, #4]
 800e770:	6063      	str	r3, [r4, #4]
 800e772:	bf04      	itt	eq
 800e774:	1809      	addeq	r1, r1, r0
 800e776:	6021      	streq	r1, [r4, #0]
 800e778:	6054      	str	r4, [r2, #4]
 800e77a:	e7ca      	b.n	800e712 <_free_r+0x22>
 800e77c:	bd38      	pop	{r3, r4, r5, pc}
 800e77e:	bf00      	nop
 800e780:	20001438 	.word	0x20001438

0800e784 <malloc>:
 800e784:	4b02      	ldr	r3, [pc, #8]	@ (800e790 <malloc+0xc>)
 800e786:	4601      	mov	r1, r0
 800e788:	6818      	ldr	r0, [r3, #0]
 800e78a:	f000 b825 	b.w	800e7d8 <_malloc_r>
 800e78e:	bf00      	nop
 800e790:	20000030 	.word	0x20000030

0800e794 <sbrk_aligned>:
 800e794:	b570      	push	{r4, r5, r6, lr}
 800e796:	4e0f      	ldr	r6, [pc, #60]	@ (800e7d4 <sbrk_aligned+0x40>)
 800e798:	460c      	mov	r4, r1
 800e79a:	6831      	ldr	r1, [r6, #0]
 800e79c:	4605      	mov	r5, r0
 800e79e:	b911      	cbnz	r1, 800e7a6 <sbrk_aligned+0x12>
 800e7a0:	f002 fb5c 	bl	8010e5c <_sbrk_r>
 800e7a4:	6030      	str	r0, [r6, #0]
 800e7a6:	4621      	mov	r1, r4
 800e7a8:	4628      	mov	r0, r5
 800e7aa:	f002 fb57 	bl	8010e5c <_sbrk_r>
 800e7ae:	1c43      	adds	r3, r0, #1
 800e7b0:	d103      	bne.n	800e7ba <sbrk_aligned+0x26>
 800e7b2:	f04f 34ff 	mov.w	r4, #4294967295
 800e7b6:	4620      	mov	r0, r4
 800e7b8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ba:	1cc4      	adds	r4, r0, #3
 800e7bc:	f024 0403 	bic.w	r4, r4, #3
 800e7c0:	42a0      	cmp	r0, r4
 800e7c2:	d0f8      	beq.n	800e7b6 <sbrk_aligned+0x22>
 800e7c4:	1a21      	subs	r1, r4, r0
 800e7c6:	4628      	mov	r0, r5
 800e7c8:	f002 fb48 	bl	8010e5c <_sbrk_r>
 800e7cc:	3001      	adds	r0, #1
 800e7ce:	d1f2      	bne.n	800e7b6 <sbrk_aligned+0x22>
 800e7d0:	e7ef      	b.n	800e7b2 <sbrk_aligned+0x1e>
 800e7d2:	bf00      	nop
 800e7d4:	20001434 	.word	0x20001434

0800e7d8 <_malloc_r>:
 800e7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7dc:	1ccd      	adds	r5, r1, #3
 800e7de:	f025 0503 	bic.w	r5, r5, #3
 800e7e2:	3508      	adds	r5, #8
 800e7e4:	2d0c      	cmp	r5, #12
 800e7e6:	bf38      	it	cc
 800e7e8:	250c      	movcc	r5, #12
 800e7ea:	2d00      	cmp	r5, #0
 800e7ec:	4606      	mov	r6, r0
 800e7ee:	db01      	blt.n	800e7f4 <_malloc_r+0x1c>
 800e7f0:	42a9      	cmp	r1, r5
 800e7f2:	d904      	bls.n	800e7fe <_malloc_r+0x26>
 800e7f4:	230c      	movs	r3, #12
 800e7f6:	6033      	str	r3, [r6, #0]
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e8d4 <_malloc_r+0xfc>
 800e802:	f000 f869 	bl	800e8d8 <__malloc_lock>
 800e806:	f8d8 3000 	ldr.w	r3, [r8]
 800e80a:	461c      	mov	r4, r3
 800e80c:	bb44      	cbnz	r4, 800e860 <_malloc_r+0x88>
 800e80e:	4629      	mov	r1, r5
 800e810:	4630      	mov	r0, r6
 800e812:	f7ff ffbf 	bl	800e794 <sbrk_aligned>
 800e816:	1c43      	adds	r3, r0, #1
 800e818:	4604      	mov	r4, r0
 800e81a:	d158      	bne.n	800e8ce <_malloc_r+0xf6>
 800e81c:	f8d8 4000 	ldr.w	r4, [r8]
 800e820:	4627      	mov	r7, r4
 800e822:	2f00      	cmp	r7, #0
 800e824:	d143      	bne.n	800e8ae <_malloc_r+0xd6>
 800e826:	2c00      	cmp	r4, #0
 800e828:	d04b      	beq.n	800e8c2 <_malloc_r+0xea>
 800e82a:	6823      	ldr	r3, [r4, #0]
 800e82c:	4639      	mov	r1, r7
 800e82e:	4630      	mov	r0, r6
 800e830:	eb04 0903 	add.w	r9, r4, r3
 800e834:	f002 fb12 	bl	8010e5c <_sbrk_r>
 800e838:	4581      	cmp	r9, r0
 800e83a:	d142      	bne.n	800e8c2 <_malloc_r+0xea>
 800e83c:	6821      	ldr	r1, [r4, #0]
 800e83e:	1a6d      	subs	r5, r5, r1
 800e840:	4629      	mov	r1, r5
 800e842:	4630      	mov	r0, r6
 800e844:	f7ff ffa6 	bl	800e794 <sbrk_aligned>
 800e848:	3001      	adds	r0, #1
 800e84a:	d03a      	beq.n	800e8c2 <_malloc_r+0xea>
 800e84c:	6823      	ldr	r3, [r4, #0]
 800e84e:	442b      	add	r3, r5
 800e850:	6023      	str	r3, [r4, #0]
 800e852:	f8d8 3000 	ldr.w	r3, [r8]
 800e856:	685a      	ldr	r2, [r3, #4]
 800e858:	bb62      	cbnz	r2, 800e8b4 <_malloc_r+0xdc>
 800e85a:	f8c8 7000 	str.w	r7, [r8]
 800e85e:	e00f      	b.n	800e880 <_malloc_r+0xa8>
 800e860:	6822      	ldr	r2, [r4, #0]
 800e862:	1b52      	subs	r2, r2, r5
 800e864:	d420      	bmi.n	800e8a8 <_malloc_r+0xd0>
 800e866:	2a0b      	cmp	r2, #11
 800e868:	d917      	bls.n	800e89a <_malloc_r+0xc2>
 800e86a:	1961      	adds	r1, r4, r5
 800e86c:	42a3      	cmp	r3, r4
 800e86e:	6025      	str	r5, [r4, #0]
 800e870:	bf18      	it	ne
 800e872:	6059      	strne	r1, [r3, #4]
 800e874:	6863      	ldr	r3, [r4, #4]
 800e876:	bf08      	it	eq
 800e878:	f8c8 1000 	streq.w	r1, [r8]
 800e87c:	5162      	str	r2, [r4, r5]
 800e87e:	604b      	str	r3, [r1, #4]
 800e880:	4630      	mov	r0, r6
 800e882:	f000 f82f 	bl	800e8e4 <__malloc_unlock>
 800e886:	f104 000b 	add.w	r0, r4, #11
 800e88a:	1d23      	adds	r3, r4, #4
 800e88c:	f020 0007 	bic.w	r0, r0, #7
 800e890:	1ac2      	subs	r2, r0, r3
 800e892:	bf1c      	itt	ne
 800e894:	1a1b      	subne	r3, r3, r0
 800e896:	50a3      	strne	r3, [r4, r2]
 800e898:	e7af      	b.n	800e7fa <_malloc_r+0x22>
 800e89a:	6862      	ldr	r2, [r4, #4]
 800e89c:	42a3      	cmp	r3, r4
 800e89e:	bf0c      	ite	eq
 800e8a0:	f8c8 2000 	streq.w	r2, [r8]
 800e8a4:	605a      	strne	r2, [r3, #4]
 800e8a6:	e7eb      	b.n	800e880 <_malloc_r+0xa8>
 800e8a8:	4623      	mov	r3, r4
 800e8aa:	6864      	ldr	r4, [r4, #4]
 800e8ac:	e7ae      	b.n	800e80c <_malloc_r+0x34>
 800e8ae:	463c      	mov	r4, r7
 800e8b0:	687f      	ldr	r7, [r7, #4]
 800e8b2:	e7b6      	b.n	800e822 <_malloc_r+0x4a>
 800e8b4:	461a      	mov	r2, r3
 800e8b6:	685b      	ldr	r3, [r3, #4]
 800e8b8:	42a3      	cmp	r3, r4
 800e8ba:	d1fb      	bne.n	800e8b4 <_malloc_r+0xdc>
 800e8bc:	2300      	movs	r3, #0
 800e8be:	6053      	str	r3, [r2, #4]
 800e8c0:	e7de      	b.n	800e880 <_malloc_r+0xa8>
 800e8c2:	230c      	movs	r3, #12
 800e8c4:	6033      	str	r3, [r6, #0]
 800e8c6:	4630      	mov	r0, r6
 800e8c8:	f000 f80c 	bl	800e8e4 <__malloc_unlock>
 800e8cc:	e794      	b.n	800e7f8 <_malloc_r+0x20>
 800e8ce:	6005      	str	r5, [r0, #0]
 800e8d0:	e7d6      	b.n	800e880 <_malloc_r+0xa8>
 800e8d2:	bf00      	nop
 800e8d4:	20001438 	.word	0x20001438

0800e8d8 <__malloc_lock>:
 800e8d8:	4801      	ldr	r0, [pc, #4]	@ (800e8e0 <__malloc_lock+0x8>)
 800e8da:	f7ff b898 	b.w	800da0e <__retarget_lock_acquire_recursive>
 800e8de:	bf00      	nop
 800e8e0:	20001430 	.word	0x20001430

0800e8e4 <__malloc_unlock>:
 800e8e4:	4801      	ldr	r0, [pc, #4]	@ (800e8ec <__malloc_unlock+0x8>)
 800e8e6:	f7ff b893 	b.w	800da10 <__retarget_lock_release_recursive>
 800e8ea:	bf00      	nop
 800e8ec:	20001430 	.word	0x20001430

0800e8f0 <_Balloc>:
 800e8f0:	b570      	push	{r4, r5, r6, lr}
 800e8f2:	69c6      	ldr	r6, [r0, #28]
 800e8f4:	4604      	mov	r4, r0
 800e8f6:	460d      	mov	r5, r1
 800e8f8:	b976      	cbnz	r6, 800e918 <_Balloc+0x28>
 800e8fa:	2010      	movs	r0, #16
 800e8fc:	f7ff ff42 	bl	800e784 <malloc>
 800e900:	4602      	mov	r2, r0
 800e902:	61e0      	str	r0, [r4, #28]
 800e904:	b920      	cbnz	r0, 800e910 <_Balloc+0x20>
 800e906:	4b18      	ldr	r3, [pc, #96]	@ (800e968 <_Balloc+0x78>)
 800e908:	4818      	ldr	r0, [pc, #96]	@ (800e96c <_Balloc+0x7c>)
 800e90a:	216b      	movs	r1, #107	@ 0x6b
 800e90c:	f002 fac0 	bl	8010e90 <__assert_func>
 800e910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e914:	6006      	str	r6, [r0, #0]
 800e916:	60c6      	str	r6, [r0, #12]
 800e918:	69e6      	ldr	r6, [r4, #28]
 800e91a:	68f3      	ldr	r3, [r6, #12]
 800e91c:	b183      	cbz	r3, 800e940 <_Balloc+0x50>
 800e91e:	69e3      	ldr	r3, [r4, #28]
 800e920:	68db      	ldr	r3, [r3, #12]
 800e922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e926:	b9b8      	cbnz	r0, 800e958 <_Balloc+0x68>
 800e928:	2101      	movs	r1, #1
 800e92a:	fa01 f605 	lsl.w	r6, r1, r5
 800e92e:	1d72      	adds	r2, r6, #5
 800e930:	0092      	lsls	r2, r2, #2
 800e932:	4620      	mov	r0, r4
 800e934:	f002 faca 	bl	8010ecc <_calloc_r>
 800e938:	b160      	cbz	r0, 800e954 <_Balloc+0x64>
 800e93a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e93e:	e00e      	b.n	800e95e <_Balloc+0x6e>
 800e940:	2221      	movs	r2, #33	@ 0x21
 800e942:	2104      	movs	r1, #4
 800e944:	4620      	mov	r0, r4
 800e946:	f002 fac1 	bl	8010ecc <_calloc_r>
 800e94a:	69e3      	ldr	r3, [r4, #28]
 800e94c:	60f0      	str	r0, [r6, #12]
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d1e4      	bne.n	800e91e <_Balloc+0x2e>
 800e954:	2000      	movs	r0, #0
 800e956:	bd70      	pop	{r4, r5, r6, pc}
 800e958:	6802      	ldr	r2, [r0, #0]
 800e95a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e95e:	2300      	movs	r3, #0
 800e960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e964:	e7f7      	b.n	800e956 <_Balloc+0x66>
 800e966:	bf00      	nop
 800e968:	08011ca8 	.word	0x08011ca8
 800e96c:	08011d28 	.word	0x08011d28

0800e970 <_Bfree>:
 800e970:	b570      	push	{r4, r5, r6, lr}
 800e972:	69c6      	ldr	r6, [r0, #28]
 800e974:	4605      	mov	r5, r0
 800e976:	460c      	mov	r4, r1
 800e978:	b976      	cbnz	r6, 800e998 <_Bfree+0x28>
 800e97a:	2010      	movs	r0, #16
 800e97c:	f7ff ff02 	bl	800e784 <malloc>
 800e980:	4602      	mov	r2, r0
 800e982:	61e8      	str	r0, [r5, #28]
 800e984:	b920      	cbnz	r0, 800e990 <_Bfree+0x20>
 800e986:	4b09      	ldr	r3, [pc, #36]	@ (800e9ac <_Bfree+0x3c>)
 800e988:	4809      	ldr	r0, [pc, #36]	@ (800e9b0 <_Bfree+0x40>)
 800e98a:	218f      	movs	r1, #143	@ 0x8f
 800e98c:	f002 fa80 	bl	8010e90 <__assert_func>
 800e990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e994:	6006      	str	r6, [r0, #0]
 800e996:	60c6      	str	r6, [r0, #12]
 800e998:	b13c      	cbz	r4, 800e9aa <_Bfree+0x3a>
 800e99a:	69eb      	ldr	r3, [r5, #28]
 800e99c:	6862      	ldr	r2, [r4, #4]
 800e99e:	68db      	ldr	r3, [r3, #12]
 800e9a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e9a4:	6021      	str	r1, [r4, #0]
 800e9a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e9aa:	bd70      	pop	{r4, r5, r6, pc}
 800e9ac:	08011ca8 	.word	0x08011ca8
 800e9b0:	08011d28 	.word	0x08011d28

0800e9b4 <__multadd>:
 800e9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9b8:	690d      	ldr	r5, [r1, #16]
 800e9ba:	4607      	mov	r7, r0
 800e9bc:	460c      	mov	r4, r1
 800e9be:	461e      	mov	r6, r3
 800e9c0:	f101 0c14 	add.w	ip, r1, #20
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	f8dc 3000 	ldr.w	r3, [ip]
 800e9ca:	b299      	uxth	r1, r3
 800e9cc:	fb02 6101 	mla	r1, r2, r1, r6
 800e9d0:	0c1e      	lsrs	r6, r3, #16
 800e9d2:	0c0b      	lsrs	r3, r1, #16
 800e9d4:	fb02 3306 	mla	r3, r2, r6, r3
 800e9d8:	b289      	uxth	r1, r1
 800e9da:	3001      	adds	r0, #1
 800e9dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e9e0:	4285      	cmp	r5, r0
 800e9e2:	f84c 1b04 	str.w	r1, [ip], #4
 800e9e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9ea:	dcec      	bgt.n	800e9c6 <__multadd+0x12>
 800e9ec:	b30e      	cbz	r6, 800ea32 <__multadd+0x7e>
 800e9ee:	68a3      	ldr	r3, [r4, #8]
 800e9f0:	42ab      	cmp	r3, r5
 800e9f2:	dc19      	bgt.n	800ea28 <__multadd+0x74>
 800e9f4:	6861      	ldr	r1, [r4, #4]
 800e9f6:	4638      	mov	r0, r7
 800e9f8:	3101      	adds	r1, #1
 800e9fa:	f7ff ff79 	bl	800e8f0 <_Balloc>
 800e9fe:	4680      	mov	r8, r0
 800ea00:	b928      	cbnz	r0, 800ea0e <__multadd+0x5a>
 800ea02:	4602      	mov	r2, r0
 800ea04:	4b0c      	ldr	r3, [pc, #48]	@ (800ea38 <__multadd+0x84>)
 800ea06:	480d      	ldr	r0, [pc, #52]	@ (800ea3c <__multadd+0x88>)
 800ea08:	21ba      	movs	r1, #186	@ 0xba
 800ea0a:	f002 fa41 	bl	8010e90 <__assert_func>
 800ea0e:	6922      	ldr	r2, [r4, #16]
 800ea10:	3202      	adds	r2, #2
 800ea12:	f104 010c 	add.w	r1, r4, #12
 800ea16:	0092      	lsls	r2, r2, #2
 800ea18:	300c      	adds	r0, #12
 800ea1a:	f7fe fffa 	bl	800da12 <memcpy>
 800ea1e:	4621      	mov	r1, r4
 800ea20:	4638      	mov	r0, r7
 800ea22:	f7ff ffa5 	bl	800e970 <_Bfree>
 800ea26:	4644      	mov	r4, r8
 800ea28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ea2c:	3501      	adds	r5, #1
 800ea2e:	615e      	str	r6, [r3, #20]
 800ea30:	6125      	str	r5, [r4, #16]
 800ea32:	4620      	mov	r0, r4
 800ea34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea38:	08011d17 	.word	0x08011d17
 800ea3c:	08011d28 	.word	0x08011d28

0800ea40 <__s2b>:
 800ea40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea44:	460c      	mov	r4, r1
 800ea46:	4615      	mov	r5, r2
 800ea48:	461f      	mov	r7, r3
 800ea4a:	2209      	movs	r2, #9
 800ea4c:	3308      	adds	r3, #8
 800ea4e:	4606      	mov	r6, r0
 800ea50:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea54:	2100      	movs	r1, #0
 800ea56:	2201      	movs	r2, #1
 800ea58:	429a      	cmp	r2, r3
 800ea5a:	db09      	blt.n	800ea70 <__s2b+0x30>
 800ea5c:	4630      	mov	r0, r6
 800ea5e:	f7ff ff47 	bl	800e8f0 <_Balloc>
 800ea62:	b940      	cbnz	r0, 800ea76 <__s2b+0x36>
 800ea64:	4602      	mov	r2, r0
 800ea66:	4b19      	ldr	r3, [pc, #100]	@ (800eacc <__s2b+0x8c>)
 800ea68:	4819      	ldr	r0, [pc, #100]	@ (800ead0 <__s2b+0x90>)
 800ea6a:	21d3      	movs	r1, #211	@ 0xd3
 800ea6c:	f002 fa10 	bl	8010e90 <__assert_func>
 800ea70:	0052      	lsls	r2, r2, #1
 800ea72:	3101      	adds	r1, #1
 800ea74:	e7f0      	b.n	800ea58 <__s2b+0x18>
 800ea76:	9b08      	ldr	r3, [sp, #32]
 800ea78:	6143      	str	r3, [r0, #20]
 800ea7a:	2d09      	cmp	r5, #9
 800ea7c:	f04f 0301 	mov.w	r3, #1
 800ea80:	6103      	str	r3, [r0, #16]
 800ea82:	dd16      	ble.n	800eab2 <__s2b+0x72>
 800ea84:	f104 0909 	add.w	r9, r4, #9
 800ea88:	46c8      	mov	r8, r9
 800ea8a:	442c      	add	r4, r5
 800ea8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ea90:	4601      	mov	r1, r0
 800ea92:	3b30      	subs	r3, #48	@ 0x30
 800ea94:	220a      	movs	r2, #10
 800ea96:	4630      	mov	r0, r6
 800ea98:	f7ff ff8c 	bl	800e9b4 <__multadd>
 800ea9c:	45a0      	cmp	r8, r4
 800ea9e:	d1f5      	bne.n	800ea8c <__s2b+0x4c>
 800eaa0:	f1a5 0408 	sub.w	r4, r5, #8
 800eaa4:	444c      	add	r4, r9
 800eaa6:	1b2d      	subs	r5, r5, r4
 800eaa8:	1963      	adds	r3, r4, r5
 800eaaa:	42bb      	cmp	r3, r7
 800eaac:	db04      	blt.n	800eab8 <__s2b+0x78>
 800eaae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eab2:	340a      	adds	r4, #10
 800eab4:	2509      	movs	r5, #9
 800eab6:	e7f6      	b.n	800eaa6 <__s2b+0x66>
 800eab8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800eabc:	4601      	mov	r1, r0
 800eabe:	3b30      	subs	r3, #48	@ 0x30
 800eac0:	220a      	movs	r2, #10
 800eac2:	4630      	mov	r0, r6
 800eac4:	f7ff ff76 	bl	800e9b4 <__multadd>
 800eac8:	e7ee      	b.n	800eaa8 <__s2b+0x68>
 800eaca:	bf00      	nop
 800eacc:	08011d17 	.word	0x08011d17
 800ead0:	08011d28 	.word	0x08011d28

0800ead4 <__hi0bits>:
 800ead4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ead8:	4603      	mov	r3, r0
 800eada:	bf36      	itet	cc
 800eadc:	0403      	lslcc	r3, r0, #16
 800eade:	2000      	movcs	r0, #0
 800eae0:	2010      	movcc	r0, #16
 800eae2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eae6:	bf3c      	itt	cc
 800eae8:	021b      	lslcc	r3, r3, #8
 800eaea:	3008      	addcc	r0, #8
 800eaec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eaf0:	bf3c      	itt	cc
 800eaf2:	011b      	lslcc	r3, r3, #4
 800eaf4:	3004      	addcc	r0, #4
 800eaf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eafa:	bf3c      	itt	cc
 800eafc:	009b      	lslcc	r3, r3, #2
 800eafe:	3002      	addcc	r0, #2
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	db05      	blt.n	800eb10 <__hi0bits+0x3c>
 800eb04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eb08:	f100 0001 	add.w	r0, r0, #1
 800eb0c:	bf08      	it	eq
 800eb0e:	2020      	moveq	r0, #32
 800eb10:	4770      	bx	lr

0800eb12 <__lo0bits>:
 800eb12:	6803      	ldr	r3, [r0, #0]
 800eb14:	4602      	mov	r2, r0
 800eb16:	f013 0007 	ands.w	r0, r3, #7
 800eb1a:	d00b      	beq.n	800eb34 <__lo0bits+0x22>
 800eb1c:	07d9      	lsls	r1, r3, #31
 800eb1e:	d421      	bmi.n	800eb64 <__lo0bits+0x52>
 800eb20:	0798      	lsls	r0, r3, #30
 800eb22:	bf49      	itett	mi
 800eb24:	085b      	lsrmi	r3, r3, #1
 800eb26:	089b      	lsrpl	r3, r3, #2
 800eb28:	2001      	movmi	r0, #1
 800eb2a:	6013      	strmi	r3, [r2, #0]
 800eb2c:	bf5c      	itt	pl
 800eb2e:	6013      	strpl	r3, [r2, #0]
 800eb30:	2002      	movpl	r0, #2
 800eb32:	4770      	bx	lr
 800eb34:	b299      	uxth	r1, r3
 800eb36:	b909      	cbnz	r1, 800eb3c <__lo0bits+0x2a>
 800eb38:	0c1b      	lsrs	r3, r3, #16
 800eb3a:	2010      	movs	r0, #16
 800eb3c:	b2d9      	uxtb	r1, r3
 800eb3e:	b909      	cbnz	r1, 800eb44 <__lo0bits+0x32>
 800eb40:	3008      	adds	r0, #8
 800eb42:	0a1b      	lsrs	r3, r3, #8
 800eb44:	0719      	lsls	r1, r3, #28
 800eb46:	bf04      	itt	eq
 800eb48:	091b      	lsreq	r3, r3, #4
 800eb4a:	3004      	addeq	r0, #4
 800eb4c:	0799      	lsls	r1, r3, #30
 800eb4e:	bf04      	itt	eq
 800eb50:	089b      	lsreq	r3, r3, #2
 800eb52:	3002      	addeq	r0, #2
 800eb54:	07d9      	lsls	r1, r3, #31
 800eb56:	d403      	bmi.n	800eb60 <__lo0bits+0x4e>
 800eb58:	085b      	lsrs	r3, r3, #1
 800eb5a:	f100 0001 	add.w	r0, r0, #1
 800eb5e:	d003      	beq.n	800eb68 <__lo0bits+0x56>
 800eb60:	6013      	str	r3, [r2, #0]
 800eb62:	4770      	bx	lr
 800eb64:	2000      	movs	r0, #0
 800eb66:	4770      	bx	lr
 800eb68:	2020      	movs	r0, #32
 800eb6a:	4770      	bx	lr

0800eb6c <__i2b>:
 800eb6c:	b510      	push	{r4, lr}
 800eb6e:	460c      	mov	r4, r1
 800eb70:	2101      	movs	r1, #1
 800eb72:	f7ff febd 	bl	800e8f0 <_Balloc>
 800eb76:	4602      	mov	r2, r0
 800eb78:	b928      	cbnz	r0, 800eb86 <__i2b+0x1a>
 800eb7a:	4b05      	ldr	r3, [pc, #20]	@ (800eb90 <__i2b+0x24>)
 800eb7c:	4805      	ldr	r0, [pc, #20]	@ (800eb94 <__i2b+0x28>)
 800eb7e:	f240 1145 	movw	r1, #325	@ 0x145
 800eb82:	f002 f985 	bl	8010e90 <__assert_func>
 800eb86:	2301      	movs	r3, #1
 800eb88:	6144      	str	r4, [r0, #20]
 800eb8a:	6103      	str	r3, [r0, #16]
 800eb8c:	bd10      	pop	{r4, pc}
 800eb8e:	bf00      	nop
 800eb90:	08011d17 	.word	0x08011d17
 800eb94:	08011d28 	.word	0x08011d28

0800eb98 <__multiply>:
 800eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb9c:	4617      	mov	r7, r2
 800eb9e:	690a      	ldr	r2, [r1, #16]
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	429a      	cmp	r2, r3
 800eba4:	bfa8      	it	ge
 800eba6:	463b      	movge	r3, r7
 800eba8:	4689      	mov	r9, r1
 800ebaa:	bfa4      	itt	ge
 800ebac:	460f      	movge	r7, r1
 800ebae:	4699      	movge	r9, r3
 800ebb0:	693d      	ldr	r5, [r7, #16]
 800ebb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	6879      	ldr	r1, [r7, #4]
 800ebba:	eb05 060a 	add.w	r6, r5, sl
 800ebbe:	42b3      	cmp	r3, r6
 800ebc0:	b085      	sub	sp, #20
 800ebc2:	bfb8      	it	lt
 800ebc4:	3101      	addlt	r1, #1
 800ebc6:	f7ff fe93 	bl	800e8f0 <_Balloc>
 800ebca:	b930      	cbnz	r0, 800ebda <__multiply+0x42>
 800ebcc:	4602      	mov	r2, r0
 800ebce:	4b41      	ldr	r3, [pc, #260]	@ (800ecd4 <__multiply+0x13c>)
 800ebd0:	4841      	ldr	r0, [pc, #260]	@ (800ecd8 <__multiply+0x140>)
 800ebd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ebd6:	f002 f95b 	bl	8010e90 <__assert_func>
 800ebda:	f100 0414 	add.w	r4, r0, #20
 800ebde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ebe2:	4623      	mov	r3, r4
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	4573      	cmp	r3, lr
 800ebe8:	d320      	bcc.n	800ec2c <__multiply+0x94>
 800ebea:	f107 0814 	add.w	r8, r7, #20
 800ebee:	f109 0114 	add.w	r1, r9, #20
 800ebf2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ebf6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ebfa:	9302      	str	r3, [sp, #8]
 800ebfc:	1beb      	subs	r3, r5, r7
 800ebfe:	3b15      	subs	r3, #21
 800ec00:	f023 0303 	bic.w	r3, r3, #3
 800ec04:	3304      	adds	r3, #4
 800ec06:	3715      	adds	r7, #21
 800ec08:	42bd      	cmp	r5, r7
 800ec0a:	bf38      	it	cc
 800ec0c:	2304      	movcc	r3, #4
 800ec0e:	9301      	str	r3, [sp, #4]
 800ec10:	9b02      	ldr	r3, [sp, #8]
 800ec12:	9103      	str	r1, [sp, #12]
 800ec14:	428b      	cmp	r3, r1
 800ec16:	d80c      	bhi.n	800ec32 <__multiply+0x9a>
 800ec18:	2e00      	cmp	r6, #0
 800ec1a:	dd03      	ble.n	800ec24 <__multiply+0x8c>
 800ec1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d055      	beq.n	800ecd0 <__multiply+0x138>
 800ec24:	6106      	str	r6, [r0, #16]
 800ec26:	b005      	add	sp, #20
 800ec28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec2c:	f843 2b04 	str.w	r2, [r3], #4
 800ec30:	e7d9      	b.n	800ebe6 <__multiply+0x4e>
 800ec32:	f8b1 a000 	ldrh.w	sl, [r1]
 800ec36:	f1ba 0f00 	cmp.w	sl, #0
 800ec3a:	d01f      	beq.n	800ec7c <__multiply+0xe4>
 800ec3c:	46c4      	mov	ip, r8
 800ec3e:	46a1      	mov	r9, r4
 800ec40:	2700      	movs	r7, #0
 800ec42:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec46:	f8d9 3000 	ldr.w	r3, [r9]
 800ec4a:	fa1f fb82 	uxth.w	fp, r2
 800ec4e:	b29b      	uxth	r3, r3
 800ec50:	fb0a 330b 	mla	r3, sl, fp, r3
 800ec54:	443b      	add	r3, r7
 800ec56:	f8d9 7000 	ldr.w	r7, [r9]
 800ec5a:	0c12      	lsrs	r2, r2, #16
 800ec5c:	0c3f      	lsrs	r7, r7, #16
 800ec5e:	fb0a 7202 	mla	r2, sl, r2, r7
 800ec62:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec6c:	4565      	cmp	r5, ip
 800ec6e:	f849 3b04 	str.w	r3, [r9], #4
 800ec72:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ec76:	d8e4      	bhi.n	800ec42 <__multiply+0xaa>
 800ec78:	9b01      	ldr	r3, [sp, #4]
 800ec7a:	50e7      	str	r7, [r4, r3]
 800ec7c:	9b03      	ldr	r3, [sp, #12]
 800ec7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ec82:	3104      	adds	r1, #4
 800ec84:	f1b9 0f00 	cmp.w	r9, #0
 800ec88:	d020      	beq.n	800eccc <__multiply+0x134>
 800ec8a:	6823      	ldr	r3, [r4, #0]
 800ec8c:	4647      	mov	r7, r8
 800ec8e:	46a4      	mov	ip, r4
 800ec90:	f04f 0a00 	mov.w	sl, #0
 800ec94:	f8b7 b000 	ldrh.w	fp, [r7]
 800ec98:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ec9c:	fb09 220b 	mla	r2, r9, fp, r2
 800eca0:	4452      	add	r2, sl
 800eca2:	b29b      	uxth	r3, r3
 800eca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eca8:	f84c 3b04 	str.w	r3, [ip], #4
 800ecac:	f857 3b04 	ldr.w	r3, [r7], #4
 800ecb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecb4:	f8bc 3000 	ldrh.w	r3, [ip]
 800ecb8:	fb09 330a 	mla	r3, r9, sl, r3
 800ecbc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ecc0:	42bd      	cmp	r5, r7
 800ecc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecc6:	d8e5      	bhi.n	800ec94 <__multiply+0xfc>
 800ecc8:	9a01      	ldr	r2, [sp, #4]
 800ecca:	50a3      	str	r3, [r4, r2]
 800eccc:	3404      	adds	r4, #4
 800ecce:	e79f      	b.n	800ec10 <__multiply+0x78>
 800ecd0:	3e01      	subs	r6, #1
 800ecd2:	e7a1      	b.n	800ec18 <__multiply+0x80>
 800ecd4:	08011d17 	.word	0x08011d17
 800ecd8:	08011d28 	.word	0x08011d28

0800ecdc <__pow5mult>:
 800ecdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ece0:	4615      	mov	r5, r2
 800ece2:	f012 0203 	ands.w	r2, r2, #3
 800ece6:	4607      	mov	r7, r0
 800ece8:	460e      	mov	r6, r1
 800ecea:	d007      	beq.n	800ecfc <__pow5mult+0x20>
 800ecec:	4c25      	ldr	r4, [pc, #148]	@ (800ed84 <__pow5mult+0xa8>)
 800ecee:	3a01      	subs	r2, #1
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ecf6:	f7ff fe5d 	bl	800e9b4 <__multadd>
 800ecfa:	4606      	mov	r6, r0
 800ecfc:	10ad      	asrs	r5, r5, #2
 800ecfe:	d03d      	beq.n	800ed7c <__pow5mult+0xa0>
 800ed00:	69fc      	ldr	r4, [r7, #28]
 800ed02:	b97c      	cbnz	r4, 800ed24 <__pow5mult+0x48>
 800ed04:	2010      	movs	r0, #16
 800ed06:	f7ff fd3d 	bl	800e784 <malloc>
 800ed0a:	4602      	mov	r2, r0
 800ed0c:	61f8      	str	r0, [r7, #28]
 800ed0e:	b928      	cbnz	r0, 800ed1c <__pow5mult+0x40>
 800ed10:	4b1d      	ldr	r3, [pc, #116]	@ (800ed88 <__pow5mult+0xac>)
 800ed12:	481e      	ldr	r0, [pc, #120]	@ (800ed8c <__pow5mult+0xb0>)
 800ed14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ed18:	f002 f8ba 	bl	8010e90 <__assert_func>
 800ed1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ed20:	6004      	str	r4, [r0, #0]
 800ed22:	60c4      	str	r4, [r0, #12]
 800ed24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ed28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed2c:	b94c      	cbnz	r4, 800ed42 <__pow5mult+0x66>
 800ed2e:	f240 2171 	movw	r1, #625	@ 0x271
 800ed32:	4638      	mov	r0, r7
 800ed34:	f7ff ff1a 	bl	800eb6c <__i2b>
 800ed38:	2300      	movs	r3, #0
 800ed3a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed3e:	4604      	mov	r4, r0
 800ed40:	6003      	str	r3, [r0, #0]
 800ed42:	f04f 0900 	mov.w	r9, #0
 800ed46:	07eb      	lsls	r3, r5, #31
 800ed48:	d50a      	bpl.n	800ed60 <__pow5mult+0x84>
 800ed4a:	4631      	mov	r1, r6
 800ed4c:	4622      	mov	r2, r4
 800ed4e:	4638      	mov	r0, r7
 800ed50:	f7ff ff22 	bl	800eb98 <__multiply>
 800ed54:	4631      	mov	r1, r6
 800ed56:	4680      	mov	r8, r0
 800ed58:	4638      	mov	r0, r7
 800ed5a:	f7ff fe09 	bl	800e970 <_Bfree>
 800ed5e:	4646      	mov	r6, r8
 800ed60:	106d      	asrs	r5, r5, #1
 800ed62:	d00b      	beq.n	800ed7c <__pow5mult+0xa0>
 800ed64:	6820      	ldr	r0, [r4, #0]
 800ed66:	b938      	cbnz	r0, 800ed78 <__pow5mult+0x9c>
 800ed68:	4622      	mov	r2, r4
 800ed6a:	4621      	mov	r1, r4
 800ed6c:	4638      	mov	r0, r7
 800ed6e:	f7ff ff13 	bl	800eb98 <__multiply>
 800ed72:	6020      	str	r0, [r4, #0]
 800ed74:	f8c0 9000 	str.w	r9, [r0]
 800ed78:	4604      	mov	r4, r0
 800ed7a:	e7e4      	b.n	800ed46 <__pow5mult+0x6a>
 800ed7c:	4630      	mov	r0, r6
 800ed7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed82:	bf00      	nop
 800ed84:	08011e54 	.word	0x08011e54
 800ed88:	08011ca8 	.word	0x08011ca8
 800ed8c:	08011d28 	.word	0x08011d28

0800ed90 <__lshift>:
 800ed90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed94:	460c      	mov	r4, r1
 800ed96:	6849      	ldr	r1, [r1, #4]
 800ed98:	6923      	ldr	r3, [r4, #16]
 800ed9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed9e:	68a3      	ldr	r3, [r4, #8]
 800eda0:	4607      	mov	r7, r0
 800eda2:	4691      	mov	r9, r2
 800eda4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eda8:	f108 0601 	add.w	r6, r8, #1
 800edac:	42b3      	cmp	r3, r6
 800edae:	db0b      	blt.n	800edc8 <__lshift+0x38>
 800edb0:	4638      	mov	r0, r7
 800edb2:	f7ff fd9d 	bl	800e8f0 <_Balloc>
 800edb6:	4605      	mov	r5, r0
 800edb8:	b948      	cbnz	r0, 800edce <__lshift+0x3e>
 800edba:	4602      	mov	r2, r0
 800edbc:	4b28      	ldr	r3, [pc, #160]	@ (800ee60 <__lshift+0xd0>)
 800edbe:	4829      	ldr	r0, [pc, #164]	@ (800ee64 <__lshift+0xd4>)
 800edc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800edc4:	f002 f864 	bl	8010e90 <__assert_func>
 800edc8:	3101      	adds	r1, #1
 800edca:	005b      	lsls	r3, r3, #1
 800edcc:	e7ee      	b.n	800edac <__lshift+0x1c>
 800edce:	2300      	movs	r3, #0
 800edd0:	f100 0114 	add.w	r1, r0, #20
 800edd4:	f100 0210 	add.w	r2, r0, #16
 800edd8:	4618      	mov	r0, r3
 800edda:	4553      	cmp	r3, sl
 800eddc:	db33      	blt.n	800ee46 <__lshift+0xb6>
 800edde:	6920      	ldr	r0, [r4, #16]
 800ede0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ede4:	f104 0314 	add.w	r3, r4, #20
 800ede8:	f019 091f 	ands.w	r9, r9, #31
 800edec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800edf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800edf4:	d02b      	beq.n	800ee4e <__lshift+0xbe>
 800edf6:	f1c9 0e20 	rsb	lr, r9, #32
 800edfa:	468a      	mov	sl, r1
 800edfc:	2200      	movs	r2, #0
 800edfe:	6818      	ldr	r0, [r3, #0]
 800ee00:	fa00 f009 	lsl.w	r0, r0, r9
 800ee04:	4310      	orrs	r0, r2
 800ee06:	f84a 0b04 	str.w	r0, [sl], #4
 800ee0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee0e:	459c      	cmp	ip, r3
 800ee10:	fa22 f20e 	lsr.w	r2, r2, lr
 800ee14:	d8f3      	bhi.n	800edfe <__lshift+0x6e>
 800ee16:	ebac 0304 	sub.w	r3, ip, r4
 800ee1a:	3b15      	subs	r3, #21
 800ee1c:	f023 0303 	bic.w	r3, r3, #3
 800ee20:	3304      	adds	r3, #4
 800ee22:	f104 0015 	add.w	r0, r4, #21
 800ee26:	4560      	cmp	r0, ip
 800ee28:	bf88      	it	hi
 800ee2a:	2304      	movhi	r3, #4
 800ee2c:	50ca      	str	r2, [r1, r3]
 800ee2e:	b10a      	cbz	r2, 800ee34 <__lshift+0xa4>
 800ee30:	f108 0602 	add.w	r6, r8, #2
 800ee34:	3e01      	subs	r6, #1
 800ee36:	4638      	mov	r0, r7
 800ee38:	612e      	str	r6, [r5, #16]
 800ee3a:	4621      	mov	r1, r4
 800ee3c:	f7ff fd98 	bl	800e970 <_Bfree>
 800ee40:	4628      	mov	r0, r5
 800ee42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee46:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee4a:	3301      	adds	r3, #1
 800ee4c:	e7c5      	b.n	800edda <__lshift+0x4a>
 800ee4e:	3904      	subs	r1, #4
 800ee50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee54:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee58:	459c      	cmp	ip, r3
 800ee5a:	d8f9      	bhi.n	800ee50 <__lshift+0xc0>
 800ee5c:	e7ea      	b.n	800ee34 <__lshift+0xa4>
 800ee5e:	bf00      	nop
 800ee60:	08011d17 	.word	0x08011d17
 800ee64:	08011d28 	.word	0x08011d28

0800ee68 <__mcmp>:
 800ee68:	690a      	ldr	r2, [r1, #16]
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	6900      	ldr	r0, [r0, #16]
 800ee6e:	1a80      	subs	r0, r0, r2
 800ee70:	b530      	push	{r4, r5, lr}
 800ee72:	d10e      	bne.n	800ee92 <__mcmp+0x2a>
 800ee74:	3314      	adds	r3, #20
 800ee76:	3114      	adds	r1, #20
 800ee78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ee7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ee80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ee84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ee88:	4295      	cmp	r5, r2
 800ee8a:	d003      	beq.n	800ee94 <__mcmp+0x2c>
 800ee8c:	d205      	bcs.n	800ee9a <__mcmp+0x32>
 800ee8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ee92:	bd30      	pop	{r4, r5, pc}
 800ee94:	42a3      	cmp	r3, r4
 800ee96:	d3f3      	bcc.n	800ee80 <__mcmp+0x18>
 800ee98:	e7fb      	b.n	800ee92 <__mcmp+0x2a>
 800ee9a:	2001      	movs	r0, #1
 800ee9c:	e7f9      	b.n	800ee92 <__mcmp+0x2a>
	...

0800eea0 <__mdiff>:
 800eea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea4:	4689      	mov	r9, r1
 800eea6:	4606      	mov	r6, r0
 800eea8:	4611      	mov	r1, r2
 800eeaa:	4648      	mov	r0, r9
 800eeac:	4614      	mov	r4, r2
 800eeae:	f7ff ffdb 	bl	800ee68 <__mcmp>
 800eeb2:	1e05      	subs	r5, r0, #0
 800eeb4:	d112      	bne.n	800eedc <__mdiff+0x3c>
 800eeb6:	4629      	mov	r1, r5
 800eeb8:	4630      	mov	r0, r6
 800eeba:	f7ff fd19 	bl	800e8f0 <_Balloc>
 800eebe:	4602      	mov	r2, r0
 800eec0:	b928      	cbnz	r0, 800eece <__mdiff+0x2e>
 800eec2:	4b3f      	ldr	r3, [pc, #252]	@ (800efc0 <__mdiff+0x120>)
 800eec4:	f240 2137 	movw	r1, #567	@ 0x237
 800eec8:	483e      	ldr	r0, [pc, #248]	@ (800efc4 <__mdiff+0x124>)
 800eeca:	f001 ffe1 	bl	8010e90 <__assert_func>
 800eece:	2301      	movs	r3, #1
 800eed0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eed4:	4610      	mov	r0, r2
 800eed6:	b003      	add	sp, #12
 800eed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eedc:	bfbc      	itt	lt
 800eede:	464b      	movlt	r3, r9
 800eee0:	46a1      	movlt	r9, r4
 800eee2:	4630      	mov	r0, r6
 800eee4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eee8:	bfba      	itte	lt
 800eeea:	461c      	movlt	r4, r3
 800eeec:	2501      	movlt	r5, #1
 800eeee:	2500      	movge	r5, #0
 800eef0:	f7ff fcfe 	bl	800e8f0 <_Balloc>
 800eef4:	4602      	mov	r2, r0
 800eef6:	b918      	cbnz	r0, 800ef00 <__mdiff+0x60>
 800eef8:	4b31      	ldr	r3, [pc, #196]	@ (800efc0 <__mdiff+0x120>)
 800eefa:	f240 2145 	movw	r1, #581	@ 0x245
 800eefe:	e7e3      	b.n	800eec8 <__mdiff+0x28>
 800ef00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ef04:	6926      	ldr	r6, [r4, #16]
 800ef06:	60c5      	str	r5, [r0, #12]
 800ef08:	f109 0310 	add.w	r3, r9, #16
 800ef0c:	f109 0514 	add.w	r5, r9, #20
 800ef10:	f104 0e14 	add.w	lr, r4, #20
 800ef14:	f100 0b14 	add.w	fp, r0, #20
 800ef18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ef1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ef20:	9301      	str	r3, [sp, #4]
 800ef22:	46d9      	mov	r9, fp
 800ef24:	f04f 0c00 	mov.w	ip, #0
 800ef28:	9b01      	ldr	r3, [sp, #4]
 800ef2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ef2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ef32:	9301      	str	r3, [sp, #4]
 800ef34:	fa1f f38a 	uxth.w	r3, sl
 800ef38:	4619      	mov	r1, r3
 800ef3a:	b283      	uxth	r3, r0
 800ef3c:	1acb      	subs	r3, r1, r3
 800ef3e:	0c00      	lsrs	r0, r0, #16
 800ef40:	4463      	add	r3, ip
 800ef42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ef46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ef4a:	b29b      	uxth	r3, r3
 800ef4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ef50:	4576      	cmp	r6, lr
 800ef52:	f849 3b04 	str.w	r3, [r9], #4
 800ef56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef5a:	d8e5      	bhi.n	800ef28 <__mdiff+0x88>
 800ef5c:	1b33      	subs	r3, r6, r4
 800ef5e:	3b15      	subs	r3, #21
 800ef60:	f023 0303 	bic.w	r3, r3, #3
 800ef64:	3415      	adds	r4, #21
 800ef66:	3304      	adds	r3, #4
 800ef68:	42a6      	cmp	r6, r4
 800ef6a:	bf38      	it	cc
 800ef6c:	2304      	movcc	r3, #4
 800ef6e:	441d      	add	r5, r3
 800ef70:	445b      	add	r3, fp
 800ef72:	461e      	mov	r6, r3
 800ef74:	462c      	mov	r4, r5
 800ef76:	4544      	cmp	r4, r8
 800ef78:	d30e      	bcc.n	800ef98 <__mdiff+0xf8>
 800ef7a:	f108 0103 	add.w	r1, r8, #3
 800ef7e:	1b49      	subs	r1, r1, r5
 800ef80:	f021 0103 	bic.w	r1, r1, #3
 800ef84:	3d03      	subs	r5, #3
 800ef86:	45a8      	cmp	r8, r5
 800ef88:	bf38      	it	cc
 800ef8a:	2100      	movcc	r1, #0
 800ef8c:	440b      	add	r3, r1
 800ef8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ef92:	b191      	cbz	r1, 800efba <__mdiff+0x11a>
 800ef94:	6117      	str	r7, [r2, #16]
 800ef96:	e79d      	b.n	800eed4 <__mdiff+0x34>
 800ef98:	f854 1b04 	ldr.w	r1, [r4], #4
 800ef9c:	46e6      	mov	lr, ip
 800ef9e:	0c08      	lsrs	r0, r1, #16
 800efa0:	fa1c fc81 	uxtah	ip, ip, r1
 800efa4:	4471      	add	r1, lr
 800efa6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800efaa:	b289      	uxth	r1, r1
 800efac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800efb0:	f846 1b04 	str.w	r1, [r6], #4
 800efb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800efb8:	e7dd      	b.n	800ef76 <__mdiff+0xd6>
 800efba:	3f01      	subs	r7, #1
 800efbc:	e7e7      	b.n	800ef8e <__mdiff+0xee>
 800efbe:	bf00      	nop
 800efc0:	08011d17 	.word	0x08011d17
 800efc4:	08011d28 	.word	0x08011d28

0800efc8 <__ulp>:
 800efc8:	b082      	sub	sp, #8
 800efca:	ed8d 0b00 	vstr	d0, [sp]
 800efce:	9a01      	ldr	r2, [sp, #4]
 800efd0:	4b0f      	ldr	r3, [pc, #60]	@ (800f010 <__ulp+0x48>)
 800efd2:	4013      	ands	r3, r2
 800efd4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800efd8:	2b00      	cmp	r3, #0
 800efda:	dc08      	bgt.n	800efee <__ulp+0x26>
 800efdc:	425b      	negs	r3, r3
 800efde:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800efe2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800efe6:	da04      	bge.n	800eff2 <__ulp+0x2a>
 800efe8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800efec:	4113      	asrs	r3, r2
 800efee:	2200      	movs	r2, #0
 800eff0:	e008      	b.n	800f004 <__ulp+0x3c>
 800eff2:	f1a2 0314 	sub.w	r3, r2, #20
 800eff6:	2b1e      	cmp	r3, #30
 800eff8:	bfda      	itte	le
 800effa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800effe:	40da      	lsrle	r2, r3
 800f000:	2201      	movgt	r2, #1
 800f002:	2300      	movs	r3, #0
 800f004:	4619      	mov	r1, r3
 800f006:	4610      	mov	r0, r2
 800f008:	ec41 0b10 	vmov	d0, r0, r1
 800f00c:	b002      	add	sp, #8
 800f00e:	4770      	bx	lr
 800f010:	7ff00000 	.word	0x7ff00000

0800f014 <__b2d>:
 800f014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f018:	6906      	ldr	r6, [r0, #16]
 800f01a:	f100 0814 	add.w	r8, r0, #20
 800f01e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f022:	1f37      	subs	r7, r6, #4
 800f024:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f028:	4610      	mov	r0, r2
 800f02a:	f7ff fd53 	bl	800ead4 <__hi0bits>
 800f02e:	f1c0 0320 	rsb	r3, r0, #32
 800f032:	280a      	cmp	r0, #10
 800f034:	600b      	str	r3, [r1, #0]
 800f036:	491b      	ldr	r1, [pc, #108]	@ (800f0a4 <__b2d+0x90>)
 800f038:	dc15      	bgt.n	800f066 <__b2d+0x52>
 800f03a:	f1c0 0c0b 	rsb	ip, r0, #11
 800f03e:	fa22 f30c 	lsr.w	r3, r2, ip
 800f042:	45b8      	cmp	r8, r7
 800f044:	ea43 0501 	orr.w	r5, r3, r1
 800f048:	bf34      	ite	cc
 800f04a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f04e:	2300      	movcs	r3, #0
 800f050:	3015      	adds	r0, #21
 800f052:	fa02 f000 	lsl.w	r0, r2, r0
 800f056:	fa23 f30c 	lsr.w	r3, r3, ip
 800f05a:	4303      	orrs	r3, r0
 800f05c:	461c      	mov	r4, r3
 800f05e:	ec45 4b10 	vmov	d0, r4, r5
 800f062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f066:	45b8      	cmp	r8, r7
 800f068:	bf3a      	itte	cc
 800f06a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f06e:	f1a6 0708 	subcc.w	r7, r6, #8
 800f072:	2300      	movcs	r3, #0
 800f074:	380b      	subs	r0, #11
 800f076:	d012      	beq.n	800f09e <__b2d+0x8a>
 800f078:	f1c0 0120 	rsb	r1, r0, #32
 800f07c:	fa23 f401 	lsr.w	r4, r3, r1
 800f080:	4082      	lsls	r2, r0
 800f082:	4322      	orrs	r2, r4
 800f084:	4547      	cmp	r7, r8
 800f086:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f08a:	bf8c      	ite	hi
 800f08c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f090:	2200      	movls	r2, #0
 800f092:	4083      	lsls	r3, r0
 800f094:	40ca      	lsrs	r2, r1
 800f096:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f09a:	4313      	orrs	r3, r2
 800f09c:	e7de      	b.n	800f05c <__b2d+0x48>
 800f09e:	ea42 0501 	orr.w	r5, r2, r1
 800f0a2:	e7db      	b.n	800f05c <__b2d+0x48>
 800f0a4:	3ff00000 	.word	0x3ff00000

0800f0a8 <__d2b>:
 800f0a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f0ac:	460f      	mov	r7, r1
 800f0ae:	2101      	movs	r1, #1
 800f0b0:	ec59 8b10 	vmov	r8, r9, d0
 800f0b4:	4616      	mov	r6, r2
 800f0b6:	f7ff fc1b 	bl	800e8f0 <_Balloc>
 800f0ba:	4604      	mov	r4, r0
 800f0bc:	b930      	cbnz	r0, 800f0cc <__d2b+0x24>
 800f0be:	4602      	mov	r2, r0
 800f0c0:	4b23      	ldr	r3, [pc, #140]	@ (800f150 <__d2b+0xa8>)
 800f0c2:	4824      	ldr	r0, [pc, #144]	@ (800f154 <__d2b+0xac>)
 800f0c4:	f240 310f 	movw	r1, #783	@ 0x30f
 800f0c8:	f001 fee2 	bl	8010e90 <__assert_func>
 800f0cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f0d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f0d4:	b10d      	cbz	r5, 800f0da <__d2b+0x32>
 800f0d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f0da:	9301      	str	r3, [sp, #4]
 800f0dc:	f1b8 0300 	subs.w	r3, r8, #0
 800f0e0:	d023      	beq.n	800f12a <__d2b+0x82>
 800f0e2:	4668      	mov	r0, sp
 800f0e4:	9300      	str	r3, [sp, #0]
 800f0e6:	f7ff fd14 	bl	800eb12 <__lo0bits>
 800f0ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f0ee:	b1d0      	cbz	r0, 800f126 <__d2b+0x7e>
 800f0f0:	f1c0 0320 	rsb	r3, r0, #32
 800f0f4:	fa02 f303 	lsl.w	r3, r2, r3
 800f0f8:	430b      	orrs	r3, r1
 800f0fa:	40c2      	lsrs	r2, r0
 800f0fc:	6163      	str	r3, [r4, #20]
 800f0fe:	9201      	str	r2, [sp, #4]
 800f100:	9b01      	ldr	r3, [sp, #4]
 800f102:	61a3      	str	r3, [r4, #24]
 800f104:	2b00      	cmp	r3, #0
 800f106:	bf0c      	ite	eq
 800f108:	2201      	moveq	r2, #1
 800f10a:	2202      	movne	r2, #2
 800f10c:	6122      	str	r2, [r4, #16]
 800f10e:	b1a5      	cbz	r5, 800f13a <__d2b+0x92>
 800f110:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f114:	4405      	add	r5, r0
 800f116:	603d      	str	r5, [r7, #0]
 800f118:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f11c:	6030      	str	r0, [r6, #0]
 800f11e:	4620      	mov	r0, r4
 800f120:	b003      	add	sp, #12
 800f122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f126:	6161      	str	r1, [r4, #20]
 800f128:	e7ea      	b.n	800f100 <__d2b+0x58>
 800f12a:	a801      	add	r0, sp, #4
 800f12c:	f7ff fcf1 	bl	800eb12 <__lo0bits>
 800f130:	9b01      	ldr	r3, [sp, #4]
 800f132:	6163      	str	r3, [r4, #20]
 800f134:	3020      	adds	r0, #32
 800f136:	2201      	movs	r2, #1
 800f138:	e7e8      	b.n	800f10c <__d2b+0x64>
 800f13a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f13e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f142:	6038      	str	r0, [r7, #0]
 800f144:	6918      	ldr	r0, [r3, #16]
 800f146:	f7ff fcc5 	bl	800ead4 <__hi0bits>
 800f14a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f14e:	e7e5      	b.n	800f11c <__d2b+0x74>
 800f150:	08011d17 	.word	0x08011d17
 800f154:	08011d28 	.word	0x08011d28

0800f158 <__ratio>:
 800f158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f15c:	b085      	sub	sp, #20
 800f15e:	e9cd 1000 	strd	r1, r0, [sp]
 800f162:	a902      	add	r1, sp, #8
 800f164:	f7ff ff56 	bl	800f014 <__b2d>
 800f168:	9800      	ldr	r0, [sp, #0]
 800f16a:	a903      	add	r1, sp, #12
 800f16c:	ec55 4b10 	vmov	r4, r5, d0
 800f170:	f7ff ff50 	bl	800f014 <__b2d>
 800f174:	9b01      	ldr	r3, [sp, #4]
 800f176:	6919      	ldr	r1, [r3, #16]
 800f178:	9b00      	ldr	r3, [sp, #0]
 800f17a:	691b      	ldr	r3, [r3, #16]
 800f17c:	1ac9      	subs	r1, r1, r3
 800f17e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f182:	1a9b      	subs	r3, r3, r2
 800f184:	ec5b ab10 	vmov	sl, fp, d0
 800f188:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	bfce      	itee	gt
 800f190:	462a      	movgt	r2, r5
 800f192:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f196:	465a      	movle	r2, fp
 800f198:	462f      	mov	r7, r5
 800f19a:	46d9      	mov	r9, fp
 800f19c:	bfcc      	ite	gt
 800f19e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f1a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f1a6:	464b      	mov	r3, r9
 800f1a8:	4652      	mov	r2, sl
 800f1aa:	4620      	mov	r0, r4
 800f1ac:	4639      	mov	r1, r7
 800f1ae:	f7f1 fb6d 	bl	800088c <__aeabi_ddiv>
 800f1b2:	ec41 0b10 	vmov	d0, r0, r1
 800f1b6:	b005      	add	sp, #20
 800f1b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f1bc <__copybits>:
 800f1bc:	3901      	subs	r1, #1
 800f1be:	b570      	push	{r4, r5, r6, lr}
 800f1c0:	1149      	asrs	r1, r1, #5
 800f1c2:	6914      	ldr	r4, [r2, #16]
 800f1c4:	3101      	adds	r1, #1
 800f1c6:	f102 0314 	add.w	r3, r2, #20
 800f1ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f1ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f1d2:	1f05      	subs	r5, r0, #4
 800f1d4:	42a3      	cmp	r3, r4
 800f1d6:	d30c      	bcc.n	800f1f2 <__copybits+0x36>
 800f1d8:	1aa3      	subs	r3, r4, r2
 800f1da:	3b11      	subs	r3, #17
 800f1dc:	f023 0303 	bic.w	r3, r3, #3
 800f1e0:	3211      	adds	r2, #17
 800f1e2:	42a2      	cmp	r2, r4
 800f1e4:	bf88      	it	hi
 800f1e6:	2300      	movhi	r3, #0
 800f1e8:	4418      	add	r0, r3
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	4288      	cmp	r0, r1
 800f1ee:	d305      	bcc.n	800f1fc <__copybits+0x40>
 800f1f0:	bd70      	pop	{r4, r5, r6, pc}
 800f1f2:	f853 6b04 	ldr.w	r6, [r3], #4
 800f1f6:	f845 6f04 	str.w	r6, [r5, #4]!
 800f1fa:	e7eb      	b.n	800f1d4 <__copybits+0x18>
 800f1fc:	f840 3b04 	str.w	r3, [r0], #4
 800f200:	e7f4      	b.n	800f1ec <__copybits+0x30>

0800f202 <__any_on>:
 800f202:	f100 0214 	add.w	r2, r0, #20
 800f206:	6900      	ldr	r0, [r0, #16]
 800f208:	114b      	asrs	r3, r1, #5
 800f20a:	4298      	cmp	r0, r3
 800f20c:	b510      	push	{r4, lr}
 800f20e:	db11      	blt.n	800f234 <__any_on+0x32>
 800f210:	dd0a      	ble.n	800f228 <__any_on+0x26>
 800f212:	f011 011f 	ands.w	r1, r1, #31
 800f216:	d007      	beq.n	800f228 <__any_on+0x26>
 800f218:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f21c:	fa24 f001 	lsr.w	r0, r4, r1
 800f220:	fa00 f101 	lsl.w	r1, r0, r1
 800f224:	428c      	cmp	r4, r1
 800f226:	d10b      	bne.n	800f240 <__any_on+0x3e>
 800f228:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d803      	bhi.n	800f238 <__any_on+0x36>
 800f230:	2000      	movs	r0, #0
 800f232:	bd10      	pop	{r4, pc}
 800f234:	4603      	mov	r3, r0
 800f236:	e7f7      	b.n	800f228 <__any_on+0x26>
 800f238:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f23c:	2900      	cmp	r1, #0
 800f23e:	d0f5      	beq.n	800f22c <__any_on+0x2a>
 800f240:	2001      	movs	r0, #1
 800f242:	e7f6      	b.n	800f232 <__any_on+0x30>

0800f244 <sulp>:
 800f244:	b570      	push	{r4, r5, r6, lr}
 800f246:	4604      	mov	r4, r0
 800f248:	460d      	mov	r5, r1
 800f24a:	ec45 4b10 	vmov	d0, r4, r5
 800f24e:	4616      	mov	r6, r2
 800f250:	f7ff feba 	bl	800efc8 <__ulp>
 800f254:	ec51 0b10 	vmov	r0, r1, d0
 800f258:	b17e      	cbz	r6, 800f27a <sulp+0x36>
 800f25a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f25e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f262:	2b00      	cmp	r3, #0
 800f264:	dd09      	ble.n	800f27a <sulp+0x36>
 800f266:	051b      	lsls	r3, r3, #20
 800f268:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f26c:	2400      	movs	r4, #0
 800f26e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f272:	4622      	mov	r2, r4
 800f274:	462b      	mov	r3, r5
 800f276:	f7f1 f9df 	bl	8000638 <__aeabi_dmul>
 800f27a:	ec41 0b10 	vmov	d0, r0, r1
 800f27e:	bd70      	pop	{r4, r5, r6, pc}

0800f280 <_strtod_l>:
 800f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f284:	b09f      	sub	sp, #124	@ 0x7c
 800f286:	460c      	mov	r4, r1
 800f288:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f28a:	2200      	movs	r2, #0
 800f28c:	921a      	str	r2, [sp, #104]	@ 0x68
 800f28e:	9005      	str	r0, [sp, #20]
 800f290:	f04f 0a00 	mov.w	sl, #0
 800f294:	f04f 0b00 	mov.w	fp, #0
 800f298:	460a      	mov	r2, r1
 800f29a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f29c:	7811      	ldrb	r1, [r2, #0]
 800f29e:	292b      	cmp	r1, #43	@ 0x2b
 800f2a0:	d04a      	beq.n	800f338 <_strtod_l+0xb8>
 800f2a2:	d838      	bhi.n	800f316 <_strtod_l+0x96>
 800f2a4:	290d      	cmp	r1, #13
 800f2a6:	d832      	bhi.n	800f30e <_strtod_l+0x8e>
 800f2a8:	2908      	cmp	r1, #8
 800f2aa:	d832      	bhi.n	800f312 <_strtod_l+0x92>
 800f2ac:	2900      	cmp	r1, #0
 800f2ae:	d03b      	beq.n	800f328 <_strtod_l+0xa8>
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800f2b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f2b6:	782a      	ldrb	r2, [r5, #0]
 800f2b8:	2a30      	cmp	r2, #48	@ 0x30
 800f2ba:	f040 80b2 	bne.w	800f422 <_strtod_l+0x1a2>
 800f2be:	786a      	ldrb	r2, [r5, #1]
 800f2c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f2c4:	2a58      	cmp	r2, #88	@ 0x58
 800f2c6:	d16e      	bne.n	800f3a6 <_strtod_l+0x126>
 800f2c8:	9302      	str	r3, [sp, #8]
 800f2ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2cc:	9301      	str	r3, [sp, #4]
 800f2ce:	ab1a      	add	r3, sp, #104	@ 0x68
 800f2d0:	9300      	str	r3, [sp, #0]
 800f2d2:	4a8f      	ldr	r2, [pc, #572]	@ (800f510 <_strtod_l+0x290>)
 800f2d4:	9805      	ldr	r0, [sp, #20]
 800f2d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f2d8:	a919      	add	r1, sp, #100	@ 0x64
 800f2da:	f001 fe73 	bl	8010fc4 <__gethex>
 800f2de:	f010 060f 	ands.w	r6, r0, #15
 800f2e2:	4604      	mov	r4, r0
 800f2e4:	d005      	beq.n	800f2f2 <_strtod_l+0x72>
 800f2e6:	2e06      	cmp	r6, #6
 800f2e8:	d128      	bne.n	800f33c <_strtod_l+0xbc>
 800f2ea:	3501      	adds	r5, #1
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800f2f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800f2f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	f040 858e 	bne.w	800fe16 <_strtod_l+0xb96>
 800f2fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2fc:	b1cb      	cbz	r3, 800f332 <_strtod_l+0xb2>
 800f2fe:	4652      	mov	r2, sl
 800f300:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f304:	ec43 2b10 	vmov	d0, r2, r3
 800f308:	b01f      	add	sp, #124	@ 0x7c
 800f30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30e:	2920      	cmp	r1, #32
 800f310:	d1ce      	bne.n	800f2b0 <_strtod_l+0x30>
 800f312:	3201      	adds	r2, #1
 800f314:	e7c1      	b.n	800f29a <_strtod_l+0x1a>
 800f316:	292d      	cmp	r1, #45	@ 0x2d
 800f318:	d1ca      	bne.n	800f2b0 <_strtod_l+0x30>
 800f31a:	2101      	movs	r1, #1
 800f31c:	910e      	str	r1, [sp, #56]	@ 0x38
 800f31e:	1c51      	adds	r1, r2, #1
 800f320:	9119      	str	r1, [sp, #100]	@ 0x64
 800f322:	7852      	ldrb	r2, [r2, #1]
 800f324:	2a00      	cmp	r2, #0
 800f326:	d1c5      	bne.n	800f2b4 <_strtod_l+0x34>
 800f328:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f32a:	9419      	str	r4, [sp, #100]	@ 0x64
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	f040 8570 	bne.w	800fe12 <_strtod_l+0xb92>
 800f332:	4652      	mov	r2, sl
 800f334:	465b      	mov	r3, fp
 800f336:	e7e5      	b.n	800f304 <_strtod_l+0x84>
 800f338:	2100      	movs	r1, #0
 800f33a:	e7ef      	b.n	800f31c <_strtod_l+0x9c>
 800f33c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f33e:	b13a      	cbz	r2, 800f350 <_strtod_l+0xd0>
 800f340:	2135      	movs	r1, #53	@ 0x35
 800f342:	a81c      	add	r0, sp, #112	@ 0x70
 800f344:	f7ff ff3a 	bl	800f1bc <__copybits>
 800f348:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f34a:	9805      	ldr	r0, [sp, #20]
 800f34c:	f7ff fb10 	bl	800e970 <_Bfree>
 800f350:	3e01      	subs	r6, #1
 800f352:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f354:	2e04      	cmp	r6, #4
 800f356:	d806      	bhi.n	800f366 <_strtod_l+0xe6>
 800f358:	e8df f006 	tbb	[pc, r6]
 800f35c:	201d0314 	.word	0x201d0314
 800f360:	14          	.byte	0x14
 800f361:	00          	.byte	0x00
 800f362:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f366:	05e1      	lsls	r1, r4, #23
 800f368:	bf48      	it	mi
 800f36a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f36e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f372:	0d1b      	lsrs	r3, r3, #20
 800f374:	051b      	lsls	r3, r3, #20
 800f376:	2b00      	cmp	r3, #0
 800f378:	d1bb      	bne.n	800f2f2 <_strtod_l+0x72>
 800f37a:	f7fe fb1d 	bl	800d9b8 <__errno>
 800f37e:	2322      	movs	r3, #34	@ 0x22
 800f380:	6003      	str	r3, [r0, #0]
 800f382:	e7b6      	b.n	800f2f2 <_strtod_l+0x72>
 800f384:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f388:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f38c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f390:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f394:	e7e7      	b.n	800f366 <_strtod_l+0xe6>
 800f396:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f518 <_strtod_l+0x298>
 800f39a:	e7e4      	b.n	800f366 <_strtod_l+0xe6>
 800f39c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f3a0:	f04f 3aff 	mov.w	sl, #4294967295
 800f3a4:	e7df      	b.n	800f366 <_strtod_l+0xe6>
 800f3a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3a8:	1c5a      	adds	r2, r3, #1
 800f3aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800f3ac:	785b      	ldrb	r3, [r3, #1]
 800f3ae:	2b30      	cmp	r3, #48	@ 0x30
 800f3b0:	d0f9      	beq.n	800f3a6 <_strtod_l+0x126>
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d09d      	beq.n	800f2f2 <_strtod_l+0x72>
 800f3b6:	2301      	movs	r3, #1
 800f3b8:	2700      	movs	r7, #0
 800f3ba:	9308      	str	r3, [sp, #32]
 800f3bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3be:	930c      	str	r3, [sp, #48]	@ 0x30
 800f3c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f3c2:	46b9      	mov	r9, r7
 800f3c4:	220a      	movs	r2, #10
 800f3c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f3c8:	7805      	ldrb	r5, [r0, #0]
 800f3ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f3ce:	b2d9      	uxtb	r1, r3
 800f3d0:	2909      	cmp	r1, #9
 800f3d2:	d928      	bls.n	800f426 <_strtod_l+0x1a6>
 800f3d4:	494f      	ldr	r1, [pc, #316]	@ (800f514 <_strtod_l+0x294>)
 800f3d6:	2201      	movs	r2, #1
 800f3d8:	f001 fd0b 	bl	8010df2 <strncmp>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	d032      	beq.n	800f446 <_strtod_l+0x1c6>
 800f3e0:	2000      	movs	r0, #0
 800f3e2:	462a      	mov	r2, r5
 800f3e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f3e6:	464d      	mov	r5, r9
 800f3e8:	4603      	mov	r3, r0
 800f3ea:	2a65      	cmp	r2, #101	@ 0x65
 800f3ec:	d001      	beq.n	800f3f2 <_strtod_l+0x172>
 800f3ee:	2a45      	cmp	r2, #69	@ 0x45
 800f3f0:	d114      	bne.n	800f41c <_strtod_l+0x19c>
 800f3f2:	b91d      	cbnz	r5, 800f3fc <_strtod_l+0x17c>
 800f3f4:	9a08      	ldr	r2, [sp, #32]
 800f3f6:	4302      	orrs	r2, r0
 800f3f8:	d096      	beq.n	800f328 <_strtod_l+0xa8>
 800f3fa:	2500      	movs	r5, #0
 800f3fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f3fe:	1c62      	adds	r2, r4, #1
 800f400:	9219      	str	r2, [sp, #100]	@ 0x64
 800f402:	7862      	ldrb	r2, [r4, #1]
 800f404:	2a2b      	cmp	r2, #43	@ 0x2b
 800f406:	d07a      	beq.n	800f4fe <_strtod_l+0x27e>
 800f408:	2a2d      	cmp	r2, #45	@ 0x2d
 800f40a:	d07e      	beq.n	800f50a <_strtod_l+0x28a>
 800f40c:	f04f 0c00 	mov.w	ip, #0
 800f410:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f414:	2909      	cmp	r1, #9
 800f416:	f240 8085 	bls.w	800f524 <_strtod_l+0x2a4>
 800f41a:	9419      	str	r4, [sp, #100]	@ 0x64
 800f41c:	f04f 0800 	mov.w	r8, #0
 800f420:	e0a5      	b.n	800f56e <_strtod_l+0x2ee>
 800f422:	2300      	movs	r3, #0
 800f424:	e7c8      	b.n	800f3b8 <_strtod_l+0x138>
 800f426:	f1b9 0f08 	cmp.w	r9, #8
 800f42a:	bfd8      	it	le
 800f42c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f42e:	f100 0001 	add.w	r0, r0, #1
 800f432:	bfda      	itte	le
 800f434:	fb02 3301 	mlale	r3, r2, r1, r3
 800f438:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f43a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f43e:	f109 0901 	add.w	r9, r9, #1
 800f442:	9019      	str	r0, [sp, #100]	@ 0x64
 800f444:	e7bf      	b.n	800f3c6 <_strtod_l+0x146>
 800f446:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f448:	1c5a      	adds	r2, r3, #1
 800f44a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f44c:	785a      	ldrb	r2, [r3, #1]
 800f44e:	f1b9 0f00 	cmp.w	r9, #0
 800f452:	d03b      	beq.n	800f4cc <_strtod_l+0x24c>
 800f454:	900a      	str	r0, [sp, #40]	@ 0x28
 800f456:	464d      	mov	r5, r9
 800f458:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f45c:	2b09      	cmp	r3, #9
 800f45e:	d912      	bls.n	800f486 <_strtod_l+0x206>
 800f460:	2301      	movs	r3, #1
 800f462:	e7c2      	b.n	800f3ea <_strtod_l+0x16a>
 800f464:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f466:	1c5a      	adds	r2, r3, #1
 800f468:	9219      	str	r2, [sp, #100]	@ 0x64
 800f46a:	785a      	ldrb	r2, [r3, #1]
 800f46c:	3001      	adds	r0, #1
 800f46e:	2a30      	cmp	r2, #48	@ 0x30
 800f470:	d0f8      	beq.n	800f464 <_strtod_l+0x1e4>
 800f472:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f476:	2b08      	cmp	r3, #8
 800f478:	f200 84d2 	bhi.w	800fe20 <_strtod_l+0xba0>
 800f47c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f47e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f480:	2000      	movs	r0, #0
 800f482:	930c      	str	r3, [sp, #48]	@ 0x30
 800f484:	4605      	mov	r5, r0
 800f486:	3a30      	subs	r2, #48	@ 0x30
 800f488:	f100 0301 	add.w	r3, r0, #1
 800f48c:	d018      	beq.n	800f4c0 <_strtod_l+0x240>
 800f48e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f490:	4419      	add	r1, r3
 800f492:	910a      	str	r1, [sp, #40]	@ 0x28
 800f494:	462e      	mov	r6, r5
 800f496:	f04f 0e0a 	mov.w	lr, #10
 800f49a:	1c71      	adds	r1, r6, #1
 800f49c:	eba1 0c05 	sub.w	ip, r1, r5
 800f4a0:	4563      	cmp	r3, ip
 800f4a2:	dc15      	bgt.n	800f4d0 <_strtod_l+0x250>
 800f4a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f4a8:	182b      	adds	r3, r5, r0
 800f4aa:	2b08      	cmp	r3, #8
 800f4ac:	f105 0501 	add.w	r5, r5, #1
 800f4b0:	4405      	add	r5, r0
 800f4b2:	dc1a      	bgt.n	800f4ea <_strtod_l+0x26a>
 800f4b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f4b6:	230a      	movs	r3, #10
 800f4b8:	fb03 2301 	mla	r3, r3, r1, r2
 800f4bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4be:	2300      	movs	r3, #0
 800f4c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f4c2:	1c51      	adds	r1, r2, #1
 800f4c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800f4c6:	7852      	ldrb	r2, [r2, #1]
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	e7c5      	b.n	800f458 <_strtod_l+0x1d8>
 800f4cc:	4648      	mov	r0, r9
 800f4ce:	e7ce      	b.n	800f46e <_strtod_l+0x1ee>
 800f4d0:	2e08      	cmp	r6, #8
 800f4d2:	dc05      	bgt.n	800f4e0 <_strtod_l+0x260>
 800f4d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f4d6:	fb0e f606 	mul.w	r6, lr, r6
 800f4da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f4dc:	460e      	mov	r6, r1
 800f4de:	e7dc      	b.n	800f49a <_strtod_l+0x21a>
 800f4e0:	2910      	cmp	r1, #16
 800f4e2:	bfd8      	it	le
 800f4e4:	fb0e f707 	mulle.w	r7, lr, r7
 800f4e8:	e7f8      	b.n	800f4dc <_strtod_l+0x25c>
 800f4ea:	2b0f      	cmp	r3, #15
 800f4ec:	bfdc      	itt	le
 800f4ee:	230a      	movle	r3, #10
 800f4f0:	fb03 2707 	mlale	r7, r3, r7, r2
 800f4f4:	e7e3      	b.n	800f4be <_strtod_l+0x23e>
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4fa:	2301      	movs	r3, #1
 800f4fc:	e77a      	b.n	800f3f4 <_strtod_l+0x174>
 800f4fe:	f04f 0c00 	mov.w	ip, #0
 800f502:	1ca2      	adds	r2, r4, #2
 800f504:	9219      	str	r2, [sp, #100]	@ 0x64
 800f506:	78a2      	ldrb	r2, [r4, #2]
 800f508:	e782      	b.n	800f410 <_strtod_l+0x190>
 800f50a:	f04f 0c01 	mov.w	ip, #1
 800f50e:	e7f8      	b.n	800f502 <_strtod_l+0x282>
 800f510:	08011f64 	.word	0x08011f64
 800f514:	08011d81 	.word	0x08011d81
 800f518:	7ff00000 	.word	0x7ff00000
 800f51c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f51e:	1c51      	adds	r1, r2, #1
 800f520:	9119      	str	r1, [sp, #100]	@ 0x64
 800f522:	7852      	ldrb	r2, [r2, #1]
 800f524:	2a30      	cmp	r2, #48	@ 0x30
 800f526:	d0f9      	beq.n	800f51c <_strtod_l+0x29c>
 800f528:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f52c:	2908      	cmp	r1, #8
 800f52e:	f63f af75 	bhi.w	800f41c <_strtod_l+0x19c>
 800f532:	3a30      	subs	r2, #48	@ 0x30
 800f534:	9209      	str	r2, [sp, #36]	@ 0x24
 800f536:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f538:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f53a:	f04f 080a 	mov.w	r8, #10
 800f53e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f540:	1c56      	adds	r6, r2, #1
 800f542:	9619      	str	r6, [sp, #100]	@ 0x64
 800f544:	7852      	ldrb	r2, [r2, #1]
 800f546:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f54a:	f1be 0f09 	cmp.w	lr, #9
 800f54e:	d939      	bls.n	800f5c4 <_strtod_l+0x344>
 800f550:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f552:	1a76      	subs	r6, r6, r1
 800f554:	2e08      	cmp	r6, #8
 800f556:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f55a:	dc03      	bgt.n	800f564 <_strtod_l+0x2e4>
 800f55c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f55e:	4588      	cmp	r8, r1
 800f560:	bfa8      	it	ge
 800f562:	4688      	movge	r8, r1
 800f564:	f1bc 0f00 	cmp.w	ip, #0
 800f568:	d001      	beq.n	800f56e <_strtod_l+0x2ee>
 800f56a:	f1c8 0800 	rsb	r8, r8, #0
 800f56e:	2d00      	cmp	r5, #0
 800f570:	d14e      	bne.n	800f610 <_strtod_l+0x390>
 800f572:	9908      	ldr	r1, [sp, #32]
 800f574:	4308      	orrs	r0, r1
 800f576:	f47f aebc 	bne.w	800f2f2 <_strtod_l+0x72>
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f47f aed4 	bne.w	800f328 <_strtod_l+0xa8>
 800f580:	2a69      	cmp	r2, #105	@ 0x69
 800f582:	d028      	beq.n	800f5d6 <_strtod_l+0x356>
 800f584:	dc25      	bgt.n	800f5d2 <_strtod_l+0x352>
 800f586:	2a49      	cmp	r2, #73	@ 0x49
 800f588:	d025      	beq.n	800f5d6 <_strtod_l+0x356>
 800f58a:	2a4e      	cmp	r2, #78	@ 0x4e
 800f58c:	f47f aecc 	bne.w	800f328 <_strtod_l+0xa8>
 800f590:	499a      	ldr	r1, [pc, #616]	@ (800f7fc <_strtod_l+0x57c>)
 800f592:	a819      	add	r0, sp, #100	@ 0x64
 800f594:	f001 ff38 	bl	8011408 <__match>
 800f598:	2800      	cmp	r0, #0
 800f59a:	f43f aec5 	beq.w	800f328 <_strtod_l+0xa8>
 800f59e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5a0:	781b      	ldrb	r3, [r3, #0]
 800f5a2:	2b28      	cmp	r3, #40	@ 0x28
 800f5a4:	d12e      	bne.n	800f604 <_strtod_l+0x384>
 800f5a6:	4996      	ldr	r1, [pc, #600]	@ (800f800 <_strtod_l+0x580>)
 800f5a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800f5aa:	a819      	add	r0, sp, #100	@ 0x64
 800f5ac:	f001 ff40 	bl	8011430 <__hexnan>
 800f5b0:	2805      	cmp	r0, #5
 800f5b2:	d127      	bne.n	800f604 <_strtod_l+0x384>
 800f5b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f5b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f5ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f5be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f5c2:	e696      	b.n	800f2f2 <_strtod_l+0x72>
 800f5c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f5c6:	fb08 2101 	mla	r1, r8, r1, r2
 800f5ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f5ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800f5d0:	e7b5      	b.n	800f53e <_strtod_l+0x2be>
 800f5d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800f5d4:	e7da      	b.n	800f58c <_strtod_l+0x30c>
 800f5d6:	498b      	ldr	r1, [pc, #556]	@ (800f804 <_strtod_l+0x584>)
 800f5d8:	a819      	add	r0, sp, #100	@ 0x64
 800f5da:	f001 ff15 	bl	8011408 <__match>
 800f5de:	2800      	cmp	r0, #0
 800f5e0:	f43f aea2 	beq.w	800f328 <_strtod_l+0xa8>
 800f5e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5e6:	4988      	ldr	r1, [pc, #544]	@ (800f808 <_strtod_l+0x588>)
 800f5e8:	3b01      	subs	r3, #1
 800f5ea:	a819      	add	r0, sp, #100	@ 0x64
 800f5ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800f5ee:	f001 ff0b 	bl	8011408 <__match>
 800f5f2:	b910      	cbnz	r0, 800f5fa <_strtod_l+0x37a>
 800f5f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5f6:	3301      	adds	r3, #1
 800f5f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800f5fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f818 <_strtod_l+0x598>
 800f5fe:	f04f 0a00 	mov.w	sl, #0
 800f602:	e676      	b.n	800f2f2 <_strtod_l+0x72>
 800f604:	4881      	ldr	r0, [pc, #516]	@ (800f80c <_strtod_l+0x58c>)
 800f606:	f001 fc3b 	bl	8010e80 <nan>
 800f60a:	ec5b ab10 	vmov	sl, fp, d0
 800f60e:	e670      	b.n	800f2f2 <_strtod_l+0x72>
 800f610:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f612:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f614:	eba8 0303 	sub.w	r3, r8, r3
 800f618:	f1b9 0f00 	cmp.w	r9, #0
 800f61c:	bf08      	it	eq
 800f61e:	46a9      	moveq	r9, r5
 800f620:	2d10      	cmp	r5, #16
 800f622:	9309      	str	r3, [sp, #36]	@ 0x24
 800f624:	462c      	mov	r4, r5
 800f626:	bfa8      	it	ge
 800f628:	2410      	movge	r4, #16
 800f62a:	f7f0 ff8b 	bl	8000544 <__aeabi_ui2d>
 800f62e:	2d09      	cmp	r5, #9
 800f630:	4682      	mov	sl, r0
 800f632:	468b      	mov	fp, r1
 800f634:	dc13      	bgt.n	800f65e <_strtod_l+0x3de>
 800f636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f638:	2b00      	cmp	r3, #0
 800f63a:	f43f ae5a 	beq.w	800f2f2 <_strtod_l+0x72>
 800f63e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f640:	dd78      	ble.n	800f734 <_strtod_l+0x4b4>
 800f642:	2b16      	cmp	r3, #22
 800f644:	dc5f      	bgt.n	800f706 <_strtod_l+0x486>
 800f646:	4972      	ldr	r1, [pc, #456]	@ (800f810 <_strtod_l+0x590>)
 800f648:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f64c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f650:	4652      	mov	r2, sl
 800f652:	465b      	mov	r3, fp
 800f654:	f7f0 fff0 	bl	8000638 <__aeabi_dmul>
 800f658:	4682      	mov	sl, r0
 800f65a:	468b      	mov	fp, r1
 800f65c:	e649      	b.n	800f2f2 <_strtod_l+0x72>
 800f65e:	4b6c      	ldr	r3, [pc, #432]	@ (800f810 <_strtod_l+0x590>)
 800f660:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f664:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f668:	f7f0 ffe6 	bl	8000638 <__aeabi_dmul>
 800f66c:	4682      	mov	sl, r0
 800f66e:	4638      	mov	r0, r7
 800f670:	468b      	mov	fp, r1
 800f672:	f7f0 ff67 	bl	8000544 <__aeabi_ui2d>
 800f676:	4602      	mov	r2, r0
 800f678:	460b      	mov	r3, r1
 800f67a:	4650      	mov	r0, sl
 800f67c:	4659      	mov	r1, fp
 800f67e:	f7f0 fe25 	bl	80002cc <__adddf3>
 800f682:	2d0f      	cmp	r5, #15
 800f684:	4682      	mov	sl, r0
 800f686:	468b      	mov	fp, r1
 800f688:	ddd5      	ble.n	800f636 <_strtod_l+0x3b6>
 800f68a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f68c:	1b2c      	subs	r4, r5, r4
 800f68e:	441c      	add	r4, r3
 800f690:	2c00      	cmp	r4, #0
 800f692:	f340 8093 	ble.w	800f7bc <_strtod_l+0x53c>
 800f696:	f014 030f 	ands.w	r3, r4, #15
 800f69a:	d00a      	beq.n	800f6b2 <_strtod_l+0x432>
 800f69c:	495c      	ldr	r1, [pc, #368]	@ (800f810 <_strtod_l+0x590>)
 800f69e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f6a2:	4652      	mov	r2, sl
 800f6a4:	465b      	mov	r3, fp
 800f6a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6aa:	f7f0 ffc5 	bl	8000638 <__aeabi_dmul>
 800f6ae:	4682      	mov	sl, r0
 800f6b0:	468b      	mov	fp, r1
 800f6b2:	f034 040f 	bics.w	r4, r4, #15
 800f6b6:	d073      	beq.n	800f7a0 <_strtod_l+0x520>
 800f6b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f6bc:	dd49      	ble.n	800f752 <_strtod_l+0x4d2>
 800f6be:	2400      	movs	r4, #0
 800f6c0:	46a0      	mov	r8, r4
 800f6c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f6c4:	46a1      	mov	r9, r4
 800f6c6:	9a05      	ldr	r2, [sp, #20]
 800f6c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f818 <_strtod_l+0x598>
 800f6cc:	2322      	movs	r3, #34	@ 0x22
 800f6ce:	6013      	str	r3, [r2, #0]
 800f6d0:	f04f 0a00 	mov.w	sl, #0
 800f6d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f43f ae0b 	beq.w	800f2f2 <_strtod_l+0x72>
 800f6dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f6de:	9805      	ldr	r0, [sp, #20]
 800f6e0:	f7ff f946 	bl	800e970 <_Bfree>
 800f6e4:	9805      	ldr	r0, [sp, #20]
 800f6e6:	4649      	mov	r1, r9
 800f6e8:	f7ff f942 	bl	800e970 <_Bfree>
 800f6ec:	9805      	ldr	r0, [sp, #20]
 800f6ee:	4641      	mov	r1, r8
 800f6f0:	f7ff f93e 	bl	800e970 <_Bfree>
 800f6f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f6f6:	9805      	ldr	r0, [sp, #20]
 800f6f8:	f7ff f93a 	bl	800e970 <_Bfree>
 800f6fc:	9805      	ldr	r0, [sp, #20]
 800f6fe:	4621      	mov	r1, r4
 800f700:	f7ff f936 	bl	800e970 <_Bfree>
 800f704:	e5f5      	b.n	800f2f2 <_strtod_l+0x72>
 800f706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f708:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f70c:	4293      	cmp	r3, r2
 800f70e:	dbbc      	blt.n	800f68a <_strtod_l+0x40a>
 800f710:	4c3f      	ldr	r4, [pc, #252]	@ (800f810 <_strtod_l+0x590>)
 800f712:	f1c5 050f 	rsb	r5, r5, #15
 800f716:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f71a:	4652      	mov	r2, sl
 800f71c:	465b      	mov	r3, fp
 800f71e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f722:	f7f0 ff89 	bl	8000638 <__aeabi_dmul>
 800f726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f728:	1b5d      	subs	r5, r3, r5
 800f72a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f72e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f732:	e78f      	b.n	800f654 <_strtod_l+0x3d4>
 800f734:	3316      	adds	r3, #22
 800f736:	dba8      	blt.n	800f68a <_strtod_l+0x40a>
 800f738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f73a:	eba3 0808 	sub.w	r8, r3, r8
 800f73e:	4b34      	ldr	r3, [pc, #208]	@ (800f810 <_strtod_l+0x590>)
 800f740:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f744:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f748:	4650      	mov	r0, sl
 800f74a:	4659      	mov	r1, fp
 800f74c:	f7f1 f89e 	bl	800088c <__aeabi_ddiv>
 800f750:	e782      	b.n	800f658 <_strtod_l+0x3d8>
 800f752:	2300      	movs	r3, #0
 800f754:	4f2f      	ldr	r7, [pc, #188]	@ (800f814 <_strtod_l+0x594>)
 800f756:	1124      	asrs	r4, r4, #4
 800f758:	4650      	mov	r0, sl
 800f75a:	4659      	mov	r1, fp
 800f75c:	461e      	mov	r6, r3
 800f75e:	2c01      	cmp	r4, #1
 800f760:	dc21      	bgt.n	800f7a6 <_strtod_l+0x526>
 800f762:	b10b      	cbz	r3, 800f768 <_strtod_l+0x4e8>
 800f764:	4682      	mov	sl, r0
 800f766:	468b      	mov	fp, r1
 800f768:	492a      	ldr	r1, [pc, #168]	@ (800f814 <_strtod_l+0x594>)
 800f76a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f76e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f772:	4652      	mov	r2, sl
 800f774:	465b      	mov	r3, fp
 800f776:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f77a:	f7f0 ff5d 	bl	8000638 <__aeabi_dmul>
 800f77e:	4b26      	ldr	r3, [pc, #152]	@ (800f818 <_strtod_l+0x598>)
 800f780:	460a      	mov	r2, r1
 800f782:	400b      	ands	r3, r1
 800f784:	4925      	ldr	r1, [pc, #148]	@ (800f81c <_strtod_l+0x59c>)
 800f786:	428b      	cmp	r3, r1
 800f788:	4682      	mov	sl, r0
 800f78a:	d898      	bhi.n	800f6be <_strtod_l+0x43e>
 800f78c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f790:	428b      	cmp	r3, r1
 800f792:	bf86      	itte	hi
 800f794:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f820 <_strtod_l+0x5a0>
 800f798:	f04f 3aff 	movhi.w	sl, #4294967295
 800f79c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	9308      	str	r3, [sp, #32]
 800f7a4:	e076      	b.n	800f894 <_strtod_l+0x614>
 800f7a6:	07e2      	lsls	r2, r4, #31
 800f7a8:	d504      	bpl.n	800f7b4 <_strtod_l+0x534>
 800f7aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7ae:	f7f0 ff43 	bl	8000638 <__aeabi_dmul>
 800f7b2:	2301      	movs	r3, #1
 800f7b4:	3601      	adds	r6, #1
 800f7b6:	1064      	asrs	r4, r4, #1
 800f7b8:	3708      	adds	r7, #8
 800f7ba:	e7d0      	b.n	800f75e <_strtod_l+0x4de>
 800f7bc:	d0f0      	beq.n	800f7a0 <_strtod_l+0x520>
 800f7be:	4264      	negs	r4, r4
 800f7c0:	f014 020f 	ands.w	r2, r4, #15
 800f7c4:	d00a      	beq.n	800f7dc <_strtod_l+0x55c>
 800f7c6:	4b12      	ldr	r3, [pc, #72]	@ (800f810 <_strtod_l+0x590>)
 800f7c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f7cc:	4650      	mov	r0, sl
 800f7ce:	4659      	mov	r1, fp
 800f7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d4:	f7f1 f85a 	bl	800088c <__aeabi_ddiv>
 800f7d8:	4682      	mov	sl, r0
 800f7da:	468b      	mov	fp, r1
 800f7dc:	1124      	asrs	r4, r4, #4
 800f7de:	d0df      	beq.n	800f7a0 <_strtod_l+0x520>
 800f7e0:	2c1f      	cmp	r4, #31
 800f7e2:	dd1f      	ble.n	800f824 <_strtod_l+0x5a4>
 800f7e4:	2400      	movs	r4, #0
 800f7e6:	46a0      	mov	r8, r4
 800f7e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f7ea:	46a1      	mov	r9, r4
 800f7ec:	9a05      	ldr	r2, [sp, #20]
 800f7ee:	2322      	movs	r3, #34	@ 0x22
 800f7f0:	f04f 0a00 	mov.w	sl, #0
 800f7f4:	f04f 0b00 	mov.w	fp, #0
 800f7f8:	6013      	str	r3, [r2, #0]
 800f7fa:	e76b      	b.n	800f6d4 <_strtod_l+0x454>
 800f7fc:	08011c71 	.word	0x08011c71
 800f800:	08011f50 	.word	0x08011f50
 800f804:	08011c69 	.word	0x08011c69
 800f808:	08011c9e 	.word	0x08011c9e
 800f80c:	08011df2 	.word	0x08011df2
 800f810:	08011e88 	.word	0x08011e88
 800f814:	08011e60 	.word	0x08011e60
 800f818:	7ff00000 	.word	0x7ff00000
 800f81c:	7ca00000 	.word	0x7ca00000
 800f820:	7fefffff 	.word	0x7fefffff
 800f824:	f014 0310 	ands.w	r3, r4, #16
 800f828:	bf18      	it	ne
 800f82a:	236a      	movne	r3, #106	@ 0x6a
 800f82c:	4ea9      	ldr	r6, [pc, #676]	@ (800fad4 <_strtod_l+0x854>)
 800f82e:	9308      	str	r3, [sp, #32]
 800f830:	4650      	mov	r0, sl
 800f832:	4659      	mov	r1, fp
 800f834:	2300      	movs	r3, #0
 800f836:	07e7      	lsls	r7, r4, #31
 800f838:	d504      	bpl.n	800f844 <_strtod_l+0x5c4>
 800f83a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f83e:	f7f0 fefb 	bl	8000638 <__aeabi_dmul>
 800f842:	2301      	movs	r3, #1
 800f844:	1064      	asrs	r4, r4, #1
 800f846:	f106 0608 	add.w	r6, r6, #8
 800f84a:	d1f4      	bne.n	800f836 <_strtod_l+0x5b6>
 800f84c:	b10b      	cbz	r3, 800f852 <_strtod_l+0x5d2>
 800f84e:	4682      	mov	sl, r0
 800f850:	468b      	mov	fp, r1
 800f852:	9b08      	ldr	r3, [sp, #32]
 800f854:	b1b3      	cbz	r3, 800f884 <_strtod_l+0x604>
 800f856:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f85a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f85e:	2b00      	cmp	r3, #0
 800f860:	4659      	mov	r1, fp
 800f862:	dd0f      	ble.n	800f884 <_strtod_l+0x604>
 800f864:	2b1f      	cmp	r3, #31
 800f866:	dd56      	ble.n	800f916 <_strtod_l+0x696>
 800f868:	2b34      	cmp	r3, #52	@ 0x34
 800f86a:	bfde      	ittt	le
 800f86c:	f04f 33ff 	movle.w	r3, #4294967295
 800f870:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f874:	4093      	lslle	r3, r2
 800f876:	f04f 0a00 	mov.w	sl, #0
 800f87a:	bfcc      	ite	gt
 800f87c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f880:	ea03 0b01 	andle.w	fp, r3, r1
 800f884:	2200      	movs	r2, #0
 800f886:	2300      	movs	r3, #0
 800f888:	4650      	mov	r0, sl
 800f88a:	4659      	mov	r1, fp
 800f88c:	f7f1 f93c 	bl	8000b08 <__aeabi_dcmpeq>
 800f890:	2800      	cmp	r0, #0
 800f892:	d1a7      	bne.n	800f7e4 <_strtod_l+0x564>
 800f894:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f896:	9300      	str	r3, [sp, #0]
 800f898:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f89a:	9805      	ldr	r0, [sp, #20]
 800f89c:	462b      	mov	r3, r5
 800f89e:	464a      	mov	r2, r9
 800f8a0:	f7ff f8ce 	bl	800ea40 <__s2b>
 800f8a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f8a6:	2800      	cmp	r0, #0
 800f8a8:	f43f af09 	beq.w	800f6be <_strtod_l+0x43e>
 800f8ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f8ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8b0:	2a00      	cmp	r2, #0
 800f8b2:	eba3 0308 	sub.w	r3, r3, r8
 800f8b6:	bfa8      	it	ge
 800f8b8:	2300      	movge	r3, #0
 800f8ba:	9312      	str	r3, [sp, #72]	@ 0x48
 800f8bc:	2400      	movs	r4, #0
 800f8be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f8c2:	9316      	str	r3, [sp, #88]	@ 0x58
 800f8c4:	46a0      	mov	r8, r4
 800f8c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8c8:	9805      	ldr	r0, [sp, #20]
 800f8ca:	6859      	ldr	r1, [r3, #4]
 800f8cc:	f7ff f810 	bl	800e8f0 <_Balloc>
 800f8d0:	4681      	mov	r9, r0
 800f8d2:	2800      	cmp	r0, #0
 800f8d4:	f43f aef7 	beq.w	800f6c6 <_strtod_l+0x446>
 800f8d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8da:	691a      	ldr	r2, [r3, #16]
 800f8dc:	3202      	adds	r2, #2
 800f8de:	f103 010c 	add.w	r1, r3, #12
 800f8e2:	0092      	lsls	r2, r2, #2
 800f8e4:	300c      	adds	r0, #12
 800f8e6:	f7fe f894 	bl	800da12 <memcpy>
 800f8ea:	ec4b ab10 	vmov	d0, sl, fp
 800f8ee:	9805      	ldr	r0, [sp, #20]
 800f8f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800f8f2:	a91b      	add	r1, sp, #108	@ 0x6c
 800f8f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f8f8:	f7ff fbd6 	bl	800f0a8 <__d2b>
 800f8fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800f8fe:	2800      	cmp	r0, #0
 800f900:	f43f aee1 	beq.w	800f6c6 <_strtod_l+0x446>
 800f904:	9805      	ldr	r0, [sp, #20]
 800f906:	2101      	movs	r1, #1
 800f908:	f7ff f930 	bl	800eb6c <__i2b>
 800f90c:	4680      	mov	r8, r0
 800f90e:	b948      	cbnz	r0, 800f924 <_strtod_l+0x6a4>
 800f910:	f04f 0800 	mov.w	r8, #0
 800f914:	e6d7      	b.n	800f6c6 <_strtod_l+0x446>
 800f916:	f04f 32ff 	mov.w	r2, #4294967295
 800f91a:	fa02 f303 	lsl.w	r3, r2, r3
 800f91e:	ea03 0a0a 	and.w	sl, r3, sl
 800f922:	e7af      	b.n	800f884 <_strtod_l+0x604>
 800f924:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f926:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f928:	2d00      	cmp	r5, #0
 800f92a:	bfab      	itete	ge
 800f92c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f92e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f930:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f932:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f934:	bfac      	ite	ge
 800f936:	18ef      	addge	r7, r5, r3
 800f938:	1b5e      	sublt	r6, r3, r5
 800f93a:	9b08      	ldr	r3, [sp, #32]
 800f93c:	1aed      	subs	r5, r5, r3
 800f93e:	4415      	add	r5, r2
 800f940:	4b65      	ldr	r3, [pc, #404]	@ (800fad8 <_strtod_l+0x858>)
 800f942:	3d01      	subs	r5, #1
 800f944:	429d      	cmp	r5, r3
 800f946:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f94a:	da50      	bge.n	800f9ee <_strtod_l+0x76e>
 800f94c:	1b5b      	subs	r3, r3, r5
 800f94e:	2b1f      	cmp	r3, #31
 800f950:	eba2 0203 	sub.w	r2, r2, r3
 800f954:	f04f 0101 	mov.w	r1, #1
 800f958:	dc3d      	bgt.n	800f9d6 <_strtod_l+0x756>
 800f95a:	fa01 f303 	lsl.w	r3, r1, r3
 800f95e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f960:	2300      	movs	r3, #0
 800f962:	9310      	str	r3, [sp, #64]	@ 0x40
 800f964:	18bd      	adds	r5, r7, r2
 800f966:	9b08      	ldr	r3, [sp, #32]
 800f968:	42af      	cmp	r7, r5
 800f96a:	4416      	add	r6, r2
 800f96c:	441e      	add	r6, r3
 800f96e:	463b      	mov	r3, r7
 800f970:	bfa8      	it	ge
 800f972:	462b      	movge	r3, r5
 800f974:	42b3      	cmp	r3, r6
 800f976:	bfa8      	it	ge
 800f978:	4633      	movge	r3, r6
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	bfc2      	ittt	gt
 800f97e:	1aed      	subgt	r5, r5, r3
 800f980:	1af6      	subgt	r6, r6, r3
 800f982:	1aff      	subgt	r7, r7, r3
 800f984:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f986:	2b00      	cmp	r3, #0
 800f988:	dd16      	ble.n	800f9b8 <_strtod_l+0x738>
 800f98a:	4641      	mov	r1, r8
 800f98c:	9805      	ldr	r0, [sp, #20]
 800f98e:	461a      	mov	r2, r3
 800f990:	f7ff f9a4 	bl	800ecdc <__pow5mult>
 800f994:	4680      	mov	r8, r0
 800f996:	2800      	cmp	r0, #0
 800f998:	d0ba      	beq.n	800f910 <_strtod_l+0x690>
 800f99a:	4601      	mov	r1, r0
 800f99c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f99e:	9805      	ldr	r0, [sp, #20]
 800f9a0:	f7ff f8fa 	bl	800eb98 <__multiply>
 800f9a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f9a6:	2800      	cmp	r0, #0
 800f9a8:	f43f ae8d 	beq.w	800f6c6 <_strtod_l+0x446>
 800f9ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9ae:	9805      	ldr	r0, [sp, #20]
 800f9b0:	f7fe ffde 	bl	800e970 <_Bfree>
 800f9b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800f9b8:	2d00      	cmp	r5, #0
 800f9ba:	dc1d      	bgt.n	800f9f8 <_strtod_l+0x778>
 800f9bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	dd23      	ble.n	800fa0a <_strtod_l+0x78a>
 800f9c2:	4649      	mov	r1, r9
 800f9c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f9c6:	9805      	ldr	r0, [sp, #20]
 800f9c8:	f7ff f988 	bl	800ecdc <__pow5mult>
 800f9cc:	4681      	mov	r9, r0
 800f9ce:	b9e0      	cbnz	r0, 800fa0a <_strtod_l+0x78a>
 800f9d0:	f04f 0900 	mov.w	r9, #0
 800f9d4:	e677      	b.n	800f6c6 <_strtod_l+0x446>
 800f9d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f9da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f9de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f9e2:	35e2      	adds	r5, #226	@ 0xe2
 800f9e4:	fa01 f305 	lsl.w	r3, r1, r5
 800f9e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f9ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f9ec:	e7ba      	b.n	800f964 <_strtod_l+0x6e4>
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f9f6:	e7b5      	b.n	800f964 <_strtod_l+0x6e4>
 800f9f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9fa:	9805      	ldr	r0, [sp, #20]
 800f9fc:	462a      	mov	r2, r5
 800f9fe:	f7ff f9c7 	bl	800ed90 <__lshift>
 800fa02:	901a      	str	r0, [sp, #104]	@ 0x68
 800fa04:	2800      	cmp	r0, #0
 800fa06:	d1d9      	bne.n	800f9bc <_strtod_l+0x73c>
 800fa08:	e65d      	b.n	800f6c6 <_strtod_l+0x446>
 800fa0a:	2e00      	cmp	r6, #0
 800fa0c:	dd07      	ble.n	800fa1e <_strtod_l+0x79e>
 800fa0e:	4649      	mov	r1, r9
 800fa10:	9805      	ldr	r0, [sp, #20]
 800fa12:	4632      	mov	r2, r6
 800fa14:	f7ff f9bc 	bl	800ed90 <__lshift>
 800fa18:	4681      	mov	r9, r0
 800fa1a:	2800      	cmp	r0, #0
 800fa1c:	d0d8      	beq.n	800f9d0 <_strtod_l+0x750>
 800fa1e:	2f00      	cmp	r7, #0
 800fa20:	dd08      	ble.n	800fa34 <_strtod_l+0x7b4>
 800fa22:	4641      	mov	r1, r8
 800fa24:	9805      	ldr	r0, [sp, #20]
 800fa26:	463a      	mov	r2, r7
 800fa28:	f7ff f9b2 	bl	800ed90 <__lshift>
 800fa2c:	4680      	mov	r8, r0
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	f43f ae49 	beq.w	800f6c6 <_strtod_l+0x446>
 800fa34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fa36:	9805      	ldr	r0, [sp, #20]
 800fa38:	464a      	mov	r2, r9
 800fa3a:	f7ff fa31 	bl	800eea0 <__mdiff>
 800fa3e:	4604      	mov	r4, r0
 800fa40:	2800      	cmp	r0, #0
 800fa42:	f43f ae40 	beq.w	800f6c6 <_strtod_l+0x446>
 800fa46:	68c3      	ldr	r3, [r0, #12]
 800fa48:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	60c3      	str	r3, [r0, #12]
 800fa4e:	4641      	mov	r1, r8
 800fa50:	f7ff fa0a 	bl	800ee68 <__mcmp>
 800fa54:	2800      	cmp	r0, #0
 800fa56:	da45      	bge.n	800fae4 <_strtod_l+0x864>
 800fa58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa5a:	ea53 030a 	orrs.w	r3, r3, sl
 800fa5e:	d16b      	bne.n	800fb38 <_strtod_l+0x8b8>
 800fa60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d167      	bne.n	800fb38 <_strtod_l+0x8b8>
 800fa68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa6c:	0d1b      	lsrs	r3, r3, #20
 800fa6e:	051b      	lsls	r3, r3, #20
 800fa70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800fa74:	d960      	bls.n	800fb38 <_strtod_l+0x8b8>
 800fa76:	6963      	ldr	r3, [r4, #20]
 800fa78:	b913      	cbnz	r3, 800fa80 <_strtod_l+0x800>
 800fa7a:	6923      	ldr	r3, [r4, #16]
 800fa7c:	2b01      	cmp	r3, #1
 800fa7e:	dd5b      	ble.n	800fb38 <_strtod_l+0x8b8>
 800fa80:	4621      	mov	r1, r4
 800fa82:	2201      	movs	r2, #1
 800fa84:	9805      	ldr	r0, [sp, #20]
 800fa86:	f7ff f983 	bl	800ed90 <__lshift>
 800fa8a:	4641      	mov	r1, r8
 800fa8c:	4604      	mov	r4, r0
 800fa8e:	f7ff f9eb 	bl	800ee68 <__mcmp>
 800fa92:	2800      	cmp	r0, #0
 800fa94:	dd50      	ble.n	800fb38 <_strtod_l+0x8b8>
 800fa96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa9a:	9a08      	ldr	r2, [sp, #32]
 800fa9c:	0d1b      	lsrs	r3, r3, #20
 800fa9e:	051b      	lsls	r3, r3, #20
 800faa0:	2a00      	cmp	r2, #0
 800faa2:	d06a      	beq.n	800fb7a <_strtod_l+0x8fa>
 800faa4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800faa8:	d867      	bhi.n	800fb7a <_strtod_l+0x8fa>
 800faaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800faae:	f67f ae9d 	bls.w	800f7ec <_strtod_l+0x56c>
 800fab2:	4b0a      	ldr	r3, [pc, #40]	@ (800fadc <_strtod_l+0x85c>)
 800fab4:	4650      	mov	r0, sl
 800fab6:	4659      	mov	r1, fp
 800fab8:	2200      	movs	r2, #0
 800faba:	f7f0 fdbd 	bl	8000638 <__aeabi_dmul>
 800fabe:	4b08      	ldr	r3, [pc, #32]	@ (800fae0 <_strtod_l+0x860>)
 800fac0:	400b      	ands	r3, r1
 800fac2:	4682      	mov	sl, r0
 800fac4:	468b      	mov	fp, r1
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	f47f ae08 	bne.w	800f6dc <_strtod_l+0x45c>
 800facc:	9a05      	ldr	r2, [sp, #20]
 800face:	2322      	movs	r3, #34	@ 0x22
 800fad0:	6013      	str	r3, [r2, #0]
 800fad2:	e603      	b.n	800f6dc <_strtod_l+0x45c>
 800fad4:	08011f78 	.word	0x08011f78
 800fad8:	fffffc02 	.word	0xfffffc02
 800fadc:	39500000 	.word	0x39500000
 800fae0:	7ff00000 	.word	0x7ff00000
 800fae4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fae8:	d165      	bne.n	800fbb6 <_strtod_l+0x936>
 800faea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800faec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800faf0:	b35a      	cbz	r2, 800fb4a <_strtod_l+0x8ca>
 800faf2:	4a9f      	ldr	r2, [pc, #636]	@ (800fd70 <_strtod_l+0xaf0>)
 800faf4:	4293      	cmp	r3, r2
 800faf6:	d12b      	bne.n	800fb50 <_strtod_l+0x8d0>
 800faf8:	9b08      	ldr	r3, [sp, #32]
 800fafa:	4651      	mov	r1, sl
 800fafc:	b303      	cbz	r3, 800fb40 <_strtod_l+0x8c0>
 800fafe:	4b9d      	ldr	r3, [pc, #628]	@ (800fd74 <_strtod_l+0xaf4>)
 800fb00:	465a      	mov	r2, fp
 800fb02:	4013      	ands	r3, r2
 800fb04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800fb08:	f04f 32ff 	mov.w	r2, #4294967295
 800fb0c:	d81b      	bhi.n	800fb46 <_strtod_l+0x8c6>
 800fb0e:	0d1b      	lsrs	r3, r3, #20
 800fb10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fb14:	fa02 f303 	lsl.w	r3, r2, r3
 800fb18:	4299      	cmp	r1, r3
 800fb1a:	d119      	bne.n	800fb50 <_strtod_l+0x8d0>
 800fb1c:	4b96      	ldr	r3, [pc, #600]	@ (800fd78 <_strtod_l+0xaf8>)
 800fb1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb20:	429a      	cmp	r2, r3
 800fb22:	d102      	bne.n	800fb2a <_strtod_l+0x8aa>
 800fb24:	3101      	adds	r1, #1
 800fb26:	f43f adce 	beq.w	800f6c6 <_strtod_l+0x446>
 800fb2a:	4b92      	ldr	r3, [pc, #584]	@ (800fd74 <_strtod_l+0xaf4>)
 800fb2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb2e:	401a      	ands	r2, r3
 800fb30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800fb34:	f04f 0a00 	mov.w	sl, #0
 800fb38:	9b08      	ldr	r3, [sp, #32]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d1b9      	bne.n	800fab2 <_strtod_l+0x832>
 800fb3e:	e5cd      	b.n	800f6dc <_strtod_l+0x45c>
 800fb40:	f04f 33ff 	mov.w	r3, #4294967295
 800fb44:	e7e8      	b.n	800fb18 <_strtod_l+0x898>
 800fb46:	4613      	mov	r3, r2
 800fb48:	e7e6      	b.n	800fb18 <_strtod_l+0x898>
 800fb4a:	ea53 030a 	orrs.w	r3, r3, sl
 800fb4e:	d0a2      	beq.n	800fa96 <_strtod_l+0x816>
 800fb50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fb52:	b1db      	cbz	r3, 800fb8c <_strtod_l+0x90c>
 800fb54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb56:	4213      	tst	r3, r2
 800fb58:	d0ee      	beq.n	800fb38 <_strtod_l+0x8b8>
 800fb5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb5c:	9a08      	ldr	r2, [sp, #32]
 800fb5e:	4650      	mov	r0, sl
 800fb60:	4659      	mov	r1, fp
 800fb62:	b1bb      	cbz	r3, 800fb94 <_strtod_l+0x914>
 800fb64:	f7ff fb6e 	bl	800f244 <sulp>
 800fb68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb6c:	ec53 2b10 	vmov	r2, r3, d0
 800fb70:	f7f0 fbac 	bl	80002cc <__adddf3>
 800fb74:	4682      	mov	sl, r0
 800fb76:	468b      	mov	fp, r1
 800fb78:	e7de      	b.n	800fb38 <_strtod_l+0x8b8>
 800fb7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800fb7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fb82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fb86:	f04f 3aff 	mov.w	sl, #4294967295
 800fb8a:	e7d5      	b.n	800fb38 <_strtod_l+0x8b8>
 800fb8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800fb8e:	ea13 0f0a 	tst.w	r3, sl
 800fb92:	e7e1      	b.n	800fb58 <_strtod_l+0x8d8>
 800fb94:	f7ff fb56 	bl	800f244 <sulp>
 800fb98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb9c:	ec53 2b10 	vmov	r2, r3, d0
 800fba0:	f7f0 fb92 	bl	80002c8 <__aeabi_dsub>
 800fba4:	2200      	movs	r2, #0
 800fba6:	2300      	movs	r3, #0
 800fba8:	4682      	mov	sl, r0
 800fbaa:	468b      	mov	fp, r1
 800fbac:	f7f0 ffac 	bl	8000b08 <__aeabi_dcmpeq>
 800fbb0:	2800      	cmp	r0, #0
 800fbb2:	d0c1      	beq.n	800fb38 <_strtod_l+0x8b8>
 800fbb4:	e61a      	b.n	800f7ec <_strtod_l+0x56c>
 800fbb6:	4641      	mov	r1, r8
 800fbb8:	4620      	mov	r0, r4
 800fbba:	f7ff facd 	bl	800f158 <__ratio>
 800fbbe:	ec57 6b10 	vmov	r6, r7, d0
 800fbc2:	2200      	movs	r2, #0
 800fbc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fbc8:	4630      	mov	r0, r6
 800fbca:	4639      	mov	r1, r7
 800fbcc:	f7f0 ffb0 	bl	8000b30 <__aeabi_dcmple>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d06f      	beq.n	800fcb4 <_strtod_l+0xa34>
 800fbd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d17a      	bne.n	800fcd0 <_strtod_l+0xa50>
 800fbda:	f1ba 0f00 	cmp.w	sl, #0
 800fbde:	d158      	bne.n	800fc92 <_strtod_l+0xa12>
 800fbe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d15a      	bne.n	800fca0 <_strtod_l+0xa20>
 800fbea:	4b64      	ldr	r3, [pc, #400]	@ (800fd7c <_strtod_l+0xafc>)
 800fbec:	2200      	movs	r2, #0
 800fbee:	4630      	mov	r0, r6
 800fbf0:	4639      	mov	r1, r7
 800fbf2:	f7f0 ff93 	bl	8000b1c <__aeabi_dcmplt>
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	d159      	bne.n	800fcae <_strtod_l+0xa2e>
 800fbfa:	4630      	mov	r0, r6
 800fbfc:	4639      	mov	r1, r7
 800fbfe:	4b60      	ldr	r3, [pc, #384]	@ (800fd80 <_strtod_l+0xb00>)
 800fc00:	2200      	movs	r2, #0
 800fc02:	f7f0 fd19 	bl	8000638 <__aeabi_dmul>
 800fc06:	4606      	mov	r6, r0
 800fc08:	460f      	mov	r7, r1
 800fc0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fc0e:	9606      	str	r6, [sp, #24]
 800fc10:	9307      	str	r3, [sp, #28]
 800fc12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc16:	4d57      	ldr	r5, [pc, #348]	@ (800fd74 <_strtod_l+0xaf4>)
 800fc18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fc1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc1e:	401d      	ands	r5, r3
 800fc20:	4b58      	ldr	r3, [pc, #352]	@ (800fd84 <_strtod_l+0xb04>)
 800fc22:	429d      	cmp	r5, r3
 800fc24:	f040 80b2 	bne.w	800fd8c <_strtod_l+0xb0c>
 800fc28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fc2e:	ec4b ab10 	vmov	d0, sl, fp
 800fc32:	f7ff f9c9 	bl	800efc8 <__ulp>
 800fc36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc3a:	ec51 0b10 	vmov	r0, r1, d0
 800fc3e:	f7f0 fcfb 	bl	8000638 <__aeabi_dmul>
 800fc42:	4652      	mov	r2, sl
 800fc44:	465b      	mov	r3, fp
 800fc46:	f7f0 fb41 	bl	80002cc <__adddf3>
 800fc4a:	460b      	mov	r3, r1
 800fc4c:	4949      	ldr	r1, [pc, #292]	@ (800fd74 <_strtod_l+0xaf4>)
 800fc4e:	4a4e      	ldr	r2, [pc, #312]	@ (800fd88 <_strtod_l+0xb08>)
 800fc50:	4019      	ands	r1, r3
 800fc52:	4291      	cmp	r1, r2
 800fc54:	4682      	mov	sl, r0
 800fc56:	d942      	bls.n	800fcde <_strtod_l+0xa5e>
 800fc58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fc5a:	4b47      	ldr	r3, [pc, #284]	@ (800fd78 <_strtod_l+0xaf8>)
 800fc5c:	429a      	cmp	r2, r3
 800fc5e:	d103      	bne.n	800fc68 <_strtod_l+0x9e8>
 800fc60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fc62:	3301      	adds	r3, #1
 800fc64:	f43f ad2f 	beq.w	800f6c6 <_strtod_l+0x446>
 800fc68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fd78 <_strtod_l+0xaf8>
 800fc6c:	f04f 3aff 	mov.w	sl, #4294967295
 800fc70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fc72:	9805      	ldr	r0, [sp, #20]
 800fc74:	f7fe fe7c 	bl	800e970 <_Bfree>
 800fc78:	9805      	ldr	r0, [sp, #20]
 800fc7a:	4649      	mov	r1, r9
 800fc7c:	f7fe fe78 	bl	800e970 <_Bfree>
 800fc80:	9805      	ldr	r0, [sp, #20]
 800fc82:	4641      	mov	r1, r8
 800fc84:	f7fe fe74 	bl	800e970 <_Bfree>
 800fc88:	9805      	ldr	r0, [sp, #20]
 800fc8a:	4621      	mov	r1, r4
 800fc8c:	f7fe fe70 	bl	800e970 <_Bfree>
 800fc90:	e619      	b.n	800f8c6 <_strtod_l+0x646>
 800fc92:	f1ba 0f01 	cmp.w	sl, #1
 800fc96:	d103      	bne.n	800fca0 <_strtod_l+0xa20>
 800fc98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	f43f ada6 	beq.w	800f7ec <_strtod_l+0x56c>
 800fca0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800fd50 <_strtod_l+0xad0>
 800fca4:	4f35      	ldr	r7, [pc, #212]	@ (800fd7c <_strtod_l+0xafc>)
 800fca6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcaa:	2600      	movs	r6, #0
 800fcac:	e7b1      	b.n	800fc12 <_strtod_l+0x992>
 800fcae:	4f34      	ldr	r7, [pc, #208]	@ (800fd80 <_strtod_l+0xb00>)
 800fcb0:	2600      	movs	r6, #0
 800fcb2:	e7aa      	b.n	800fc0a <_strtod_l+0x98a>
 800fcb4:	4b32      	ldr	r3, [pc, #200]	@ (800fd80 <_strtod_l+0xb00>)
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	4639      	mov	r1, r7
 800fcba:	2200      	movs	r2, #0
 800fcbc:	f7f0 fcbc 	bl	8000638 <__aeabi_dmul>
 800fcc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fcc2:	4606      	mov	r6, r0
 800fcc4:	460f      	mov	r7, r1
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d09f      	beq.n	800fc0a <_strtod_l+0x98a>
 800fcca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fcce:	e7a0      	b.n	800fc12 <_strtod_l+0x992>
 800fcd0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fd58 <_strtod_l+0xad8>
 800fcd4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcd8:	ec57 6b17 	vmov	r6, r7, d7
 800fcdc:	e799      	b.n	800fc12 <_strtod_l+0x992>
 800fcde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fce2:	9b08      	ldr	r3, [sp, #32]
 800fce4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d1c1      	bne.n	800fc70 <_strtod_l+0x9f0>
 800fcec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fcf0:	0d1b      	lsrs	r3, r3, #20
 800fcf2:	051b      	lsls	r3, r3, #20
 800fcf4:	429d      	cmp	r5, r3
 800fcf6:	d1bb      	bne.n	800fc70 <_strtod_l+0x9f0>
 800fcf8:	4630      	mov	r0, r6
 800fcfa:	4639      	mov	r1, r7
 800fcfc:	f7f0 fffc 	bl	8000cf8 <__aeabi_d2lz>
 800fd00:	f7f0 fc6c 	bl	80005dc <__aeabi_l2d>
 800fd04:	4602      	mov	r2, r0
 800fd06:	460b      	mov	r3, r1
 800fd08:	4630      	mov	r0, r6
 800fd0a:	4639      	mov	r1, r7
 800fd0c:	f7f0 fadc 	bl	80002c8 <__aeabi_dsub>
 800fd10:	460b      	mov	r3, r1
 800fd12:	4602      	mov	r2, r0
 800fd14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fd18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fd1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd1e:	ea46 060a 	orr.w	r6, r6, sl
 800fd22:	431e      	orrs	r6, r3
 800fd24:	d06f      	beq.n	800fe06 <_strtod_l+0xb86>
 800fd26:	a30e      	add	r3, pc, #56	@ (adr r3, 800fd60 <_strtod_l+0xae0>)
 800fd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2c:	f7f0 fef6 	bl	8000b1c <__aeabi_dcmplt>
 800fd30:	2800      	cmp	r0, #0
 800fd32:	f47f acd3 	bne.w	800f6dc <_strtod_l+0x45c>
 800fd36:	a30c      	add	r3, pc, #48	@ (adr r3, 800fd68 <_strtod_l+0xae8>)
 800fd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fd40:	f7f0 ff0a 	bl	8000b58 <__aeabi_dcmpgt>
 800fd44:	2800      	cmp	r0, #0
 800fd46:	d093      	beq.n	800fc70 <_strtod_l+0x9f0>
 800fd48:	e4c8      	b.n	800f6dc <_strtod_l+0x45c>
 800fd4a:	bf00      	nop
 800fd4c:	f3af 8000 	nop.w
 800fd50:	00000000 	.word	0x00000000
 800fd54:	bff00000 	.word	0xbff00000
 800fd58:	00000000 	.word	0x00000000
 800fd5c:	3ff00000 	.word	0x3ff00000
 800fd60:	94a03595 	.word	0x94a03595
 800fd64:	3fdfffff 	.word	0x3fdfffff
 800fd68:	35afe535 	.word	0x35afe535
 800fd6c:	3fe00000 	.word	0x3fe00000
 800fd70:	000fffff 	.word	0x000fffff
 800fd74:	7ff00000 	.word	0x7ff00000
 800fd78:	7fefffff 	.word	0x7fefffff
 800fd7c:	3ff00000 	.word	0x3ff00000
 800fd80:	3fe00000 	.word	0x3fe00000
 800fd84:	7fe00000 	.word	0x7fe00000
 800fd88:	7c9fffff 	.word	0x7c9fffff
 800fd8c:	9b08      	ldr	r3, [sp, #32]
 800fd8e:	b323      	cbz	r3, 800fdda <_strtod_l+0xb5a>
 800fd90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fd94:	d821      	bhi.n	800fdda <_strtod_l+0xb5a>
 800fd96:	a328      	add	r3, pc, #160	@ (adr r3, 800fe38 <_strtod_l+0xbb8>)
 800fd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd9c:	4630      	mov	r0, r6
 800fd9e:	4639      	mov	r1, r7
 800fda0:	f7f0 fec6 	bl	8000b30 <__aeabi_dcmple>
 800fda4:	b1a0      	cbz	r0, 800fdd0 <_strtod_l+0xb50>
 800fda6:	4639      	mov	r1, r7
 800fda8:	4630      	mov	r0, r6
 800fdaa:	f7f0 ff1d 	bl	8000be8 <__aeabi_d2uiz>
 800fdae:	2801      	cmp	r0, #1
 800fdb0:	bf38      	it	cc
 800fdb2:	2001      	movcc	r0, #1
 800fdb4:	f7f0 fbc6 	bl	8000544 <__aeabi_ui2d>
 800fdb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdba:	4606      	mov	r6, r0
 800fdbc:	460f      	mov	r7, r1
 800fdbe:	b9fb      	cbnz	r3, 800fe00 <_strtod_l+0xb80>
 800fdc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdc4:	9014      	str	r0, [sp, #80]	@ 0x50
 800fdc6:	9315      	str	r3, [sp, #84]	@ 0x54
 800fdc8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fdcc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fdd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fdd2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fdd6:	1b5b      	subs	r3, r3, r5
 800fdd8:	9311      	str	r3, [sp, #68]	@ 0x44
 800fdda:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fdde:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fde2:	f7ff f8f1 	bl	800efc8 <__ulp>
 800fde6:	4650      	mov	r0, sl
 800fde8:	ec53 2b10 	vmov	r2, r3, d0
 800fdec:	4659      	mov	r1, fp
 800fdee:	f7f0 fc23 	bl	8000638 <__aeabi_dmul>
 800fdf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fdf6:	f7f0 fa69 	bl	80002cc <__adddf3>
 800fdfa:	4682      	mov	sl, r0
 800fdfc:	468b      	mov	fp, r1
 800fdfe:	e770      	b.n	800fce2 <_strtod_l+0xa62>
 800fe00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fe04:	e7e0      	b.n	800fdc8 <_strtod_l+0xb48>
 800fe06:	a30e      	add	r3, pc, #56	@ (adr r3, 800fe40 <_strtod_l+0xbc0>)
 800fe08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0c:	f7f0 fe86 	bl	8000b1c <__aeabi_dcmplt>
 800fe10:	e798      	b.n	800fd44 <_strtod_l+0xac4>
 800fe12:	2300      	movs	r3, #0
 800fe14:	930e      	str	r3, [sp, #56]	@ 0x38
 800fe16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fe18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fe1a:	6013      	str	r3, [r2, #0]
 800fe1c:	f7ff ba6d 	b.w	800f2fa <_strtod_l+0x7a>
 800fe20:	2a65      	cmp	r2, #101	@ 0x65
 800fe22:	f43f ab68 	beq.w	800f4f6 <_strtod_l+0x276>
 800fe26:	2a45      	cmp	r2, #69	@ 0x45
 800fe28:	f43f ab65 	beq.w	800f4f6 <_strtod_l+0x276>
 800fe2c:	2301      	movs	r3, #1
 800fe2e:	f7ff bba0 	b.w	800f572 <_strtod_l+0x2f2>
 800fe32:	bf00      	nop
 800fe34:	f3af 8000 	nop.w
 800fe38:	ffc00000 	.word	0xffc00000
 800fe3c:	41dfffff 	.word	0x41dfffff
 800fe40:	94a03595 	.word	0x94a03595
 800fe44:	3fcfffff 	.word	0x3fcfffff

0800fe48 <_strtod_r>:
 800fe48:	4b01      	ldr	r3, [pc, #4]	@ (800fe50 <_strtod_r+0x8>)
 800fe4a:	f7ff ba19 	b.w	800f280 <_strtod_l>
 800fe4e:	bf00      	nop
 800fe50:	20000080 	.word	0x20000080

0800fe54 <_strtol_l.isra.0>:
 800fe54:	2b24      	cmp	r3, #36	@ 0x24
 800fe56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe5a:	4686      	mov	lr, r0
 800fe5c:	4690      	mov	r8, r2
 800fe5e:	d801      	bhi.n	800fe64 <_strtol_l.isra.0+0x10>
 800fe60:	2b01      	cmp	r3, #1
 800fe62:	d106      	bne.n	800fe72 <_strtol_l.isra.0+0x1e>
 800fe64:	f7fd fda8 	bl	800d9b8 <__errno>
 800fe68:	2316      	movs	r3, #22
 800fe6a:	6003      	str	r3, [r0, #0]
 800fe6c:	2000      	movs	r0, #0
 800fe6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe72:	4834      	ldr	r0, [pc, #208]	@ (800ff44 <_strtol_l.isra.0+0xf0>)
 800fe74:	460d      	mov	r5, r1
 800fe76:	462a      	mov	r2, r5
 800fe78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fe7c:	5d06      	ldrb	r6, [r0, r4]
 800fe7e:	f016 0608 	ands.w	r6, r6, #8
 800fe82:	d1f8      	bne.n	800fe76 <_strtol_l.isra.0+0x22>
 800fe84:	2c2d      	cmp	r4, #45	@ 0x2d
 800fe86:	d110      	bne.n	800feaa <_strtol_l.isra.0+0x56>
 800fe88:	782c      	ldrb	r4, [r5, #0]
 800fe8a:	2601      	movs	r6, #1
 800fe8c:	1c95      	adds	r5, r2, #2
 800fe8e:	f033 0210 	bics.w	r2, r3, #16
 800fe92:	d115      	bne.n	800fec0 <_strtol_l.isra.0+0x6c>
 800fe94:	2c30      	cmp	r4, #48	@ 0x30
 800fe96:	d10d      	bne.n	800feb4 <_strtol_l.isra.0+0x60>
 800fe98:	782a      	ldrb	r2, [r5, #0]
 800fe9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fe9e:	2a58      	cmp	r2, #88	@ 0x58
 800fea0:	d108      	bne.n	800feb4 <_strtol_l.isra.0+0x60>
 800fea2:	786c      	ldrb	r4, [r5, #1]
 800fea4:	3502      	adds	r5, #2
 800fea6:	2310      	movs	r3, #16
 800fea8:	e00a      	b.n	800fec0 <_strtol_l.isra.0+0x6c>
 800feaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800feac:	bf04      	itt	eq
 800feae:	782c      	ldrbeq	r4, [r5, #0]
 800feb0:	1c95      	addeq	r5, r2, #2
 800feb2:	e7ec      	b.n	800fe8e <_strtol_l.isra.0+0x3a>
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d1f6      	bne.n	800fea6 <_strtol_l.isra.0+0x52>
 800feb8:	2c30      	cmp	r4, #48	@ 0x30
 800feba:	bf14      	ite	ne
 800febc:	230a      	movne	r3, #10
 800febe:	2308      	moveq	r3, #8
 800fec0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fec4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fec8:	2200      	movs	r2, #0
 800feca:	fbbc f9f3 	udiv	r9, ip, r3
 800fece:	4610      	mov	r0, r2
 800fed0:	fb03 ca19 	mls	sl, r3, r9, ip
 800fed4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fed8:	2f09      	cmp	r7, #9
 800feda:	d80f      	bhi.n	800fefc <_strtol_l.isra.0+0xa8>
 800fedc:	463c      	mov	r4, r7
 800fede:	42a3      	cmp	r3, r4
 800fee0:	dd1b      	ble.n	800ff1a <_strtol_l.isra.0+0xc6>
 800fee2:	1c57      	adds	r7, r2, #1
 800fee4:	d007      	beq.n	800fef6 <_strtol_l.isra.0+0xa2>
 800fee6:	4581      	cmp	r9, r0
 800fee8:	d314      	bcc.n	800ff14 <_strtol_l.isra.0+0xc0>
 800feea:	d101      	bne.n	800fef0 <_strtol_l.isra.0+0x9c>
 800feec:	45a2      	cmp	sl, r4
 800feee:	db11      	blt.n	800ff14 <_strtol_l.isra.0+0xc0>
 800fef0:	fb00 4003 	mla	r0, r0, r3, r4
 800fef4:	2201      	movs	r2, #1
 800fef6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fefa:	e7eb      	b.n	800fed4 <_strtol_l.isra.0+0x80>
 800fefc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ff00:	2f19      	cmp	r7, #25
 800ff02:	d801      	bhi.n	800ff08 <_strtol_l.isra.0+0xb4>
 800ff04:	3c37      	subs	r4, #55	@ 0x37
 800ff06:	e7ea      	b.n	800fede <_strtol_l.isra.0+0x8a>
 800ff08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ff0c:	2f19      	cmp	r7, #25
 800ff0e:	d804      	bhi.n	800ff1a <_strtol_l.isra.0+0xc6>
 800ff10:	3c57      	subs	r4, #87	@ 0x57
 800ff12:	e7e4      	b.n	800fede <_strtol_l.isra.0+0x8a>
 800ff14:	f04f 32ff 	mov.w	r2, #4294967295
 800ff18:	e7ed      	b.n	800fef6 <_strtol_l.isra.0+0xa2>
 800ff1a:	1c53      	adds	r3, r2, #1
 800ff1c:	d108      	bne.n	800ff30 <_strtol_l.isra.0+0xdc>
 800ff1e:	2322      	movs	r3, #34	@ 0x22
 800ff20:	f8ce 3000 	str.w	r3, [lr]
 800ff24:	4660      	mov	r0, ip
 800ff26:	f1b8 0f00 	cmp.w	r8, #0
 800ff2a:	d0a0      	beq.n	800fe6e <_strtol_l.isra.0+0x1a>
 800ff2c:	1e69      	subs	r1, r5, #1
 800ff2e:	e006      	b.n	800ff3e <_strtol_l.isra.0+0xea>
 800ff30:	b106      	cbz	r6, 800ff34 <_strtol_l.isra.0+0xe0>
 800ff32:	4240      	negs	r0, r0
 800ff34:	f1b8 0f00 	cmp.w	r8, #0
 800ff38:	d099      	beq.n	800fe6e <_strtol_l.isra.0+0x1a>
 800ff3a:	2a00      	cmp	r2, #0
 800ff3c:	d1f6      	bne.n	800ff2c <_strtol_l.isra.0+0xd8>
 800ff3e:	f8c8 1000 	str.w	r1, [r8]
 800ff42:	e794      	b.n	800fe6e <_strtol_l.isra.0+0x1a>
 800ff44:	08011fa1 	.word	0x08011fa1

0800ff48 <_strtol_r>:
 800ff48:	f7ff bf84 	b.w	800fe54 <_strtol_l.isra.0>

0800ff4c <__ssputs_r>:
 800ff4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff50:	688e      	ldr	r6, [r1, #8]
 800ff52:	461f      	mov	r7, r3
 800ff54:	42be      	cmp	r6, r7
 800ff56:	680b      	ldr	r3, [r1, #0]
 800ff58:	4682      	mov	sl, r0
 800ff5a:	460c      	mov	r4, r1
 800ff5c:	4690      	mov	r8, r2
 800ff5e:	d82d      	bhi.n	800ffbc <__ssputs_r+0x70>
 800ff60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ff68:	d026      	beq.n	800ffb8 <__ssputs_r+0x6c>
 800ff6a:	6965      	ldr	r5, [r4, #20]
 800ff6c:	6909      	ldr	r1, [r1, #16]
 800ff6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff72:	eba3 0901 	sub.w	r9, r3, r1
 800ff76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff7a:	1c7b      	adds	r3, r7, #1
 800ff7c:	444b      	add	r3, r9
 800ff7e:	106d      	asrs	r5, r5, #1
 800ff80:	429d      	cmp	r5, r3
 800ff82:	bf38      	it	cc
 800ff84:	461d      	movcc	r5, r3
 800ff86:	0553      	lsls	r3, r2, #21
 800ff88:	d527      	bpl.n	800ffda <__ssputs_r+0x8e>
 800ff8a:	4629      	mov	r1, r5
 800ff8c:	f7fe fc24 	bl	800e7d8 <_malloc_r>
 800ff90:	4606      	mov	r6, r0
 800ff92:	b360      	cbz	r0, 800ffee <__ssputs_r+0xa2>
 800ff94:	6921      	ldr	r1, [r4, #16]
 800ff96:	464a      	mov	r2, r9
 800ff98:	f7fd fd3b 	bl	800da12 <memcpy>
 800ff9c:	89a3      	ldrh	r3, [r4, #12]
 800ff9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ffa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ffa6:	81a3      	strh	r3, [r4, #12]
 800ffa8:	6126      	str	r6, [r4, #16]
 800ffaa:	6165      	str	r5, [r4, #20]
 800ffac:	444e      	add	r6, r9
 800ffae:	eba5 0509 	sub.w	r5, r5, r9
 800ffb2:	6026      	str	r6, [r4, #0]
 800ffb4:	60a5      	str	r5, [r4, #8]
 800ffb6:	463e      	mov	r6, r7
 800ffb8:	42be      	cmp	r6, r7
 800ffba:	d900      	bls.n	800ffbe <__ssputs_r+0x72>
 800ffbc:	463e      	mov	r6, r7
 800ffbe:	6820      	ldr	r0, [r4, #0]
 800ffc0:	4632      	mov	r2, r6
 800ffc2:	4641      	mov	r1, r8
 800ffc4:	f000 fefb 	bl	8010dbe <memmove>
 800ffc8:	68a3      	ldr	r3, [r4, #8]
 800ffca:	1b9b      	subs	r3, r3, r6
 800ffcc:	60a3      	str	r3, [r4, #8]
 800ffce:	6823      	ldr	r3, [r4, #0]
 800ffd0:	4433      	add	r3, r6
 800ffd2:	6023      	str	r3, [r4, #0]
 800ffd4:	2000      	movs	r0, #0
 800ffd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffda:	462a      	mov	r2, r5
 800ffdc:	f001 fad5 	bl	801158a <_realloc_r>
 800ffe0:	4606      	mov	r6, r0
 800ffe2:	2800      	cmp	r0, #0
 800ffe4:	d1e0      	bne.n	800ffa8 <__ssputs_r+0x5c>
 800ffe6:	6921      	ldr	r1, [r4, #16]
 800ffe8:	4650      	mov	r0, sl
 800ffea:	f7fe fb81 	bl	800e6f0 <_free_r>
 800ffee:	230c      	movs	r3, #12
 800fff0:	f8ca 3000 	str.w	r3, [sl]
 800fff4:	89a3      	ldrh	r3, [r4, #12]
 800fff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fffa:	81a3      	strh	r3, [r4, #12]
 800fffc:	f04f 30ff 	mov.w	r0, #4294967295
 8010000:	e7e9      	b.n	800ffd6 <__ssputs_r+0x8a>
	...

08010004 <_svfiprintf_r>:
 8010004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010008:	4698      	mov	r8, r3
 801000a:	898b      	ldrh	r3, [r1, #12]
 801000c:	061b      	lsls	r3, r3, #24
 801000e:	b09d      	sub	sp, #116	@ 0x74
 8010010:	4607      	mov	r7, r0
 8010012:	460d      	mov	r5, r1
 8010014:	4614      	mov	r4, r2
 8010016:	d510      	bpl.n	801003a <_svfiprintf_r+0x36>
 8010018:	690b      	ldr	r3, [r1, #16]
 801001a:	b973      	cbnz	r3, 801003a <_svfiprintf_r+0x36>
 801001c:	2140      	movs	r1, #64	@ 0x40
 801001e:	f7fe fbdb 	bl	800e7d8 <_malloc_r>
 8010022:	6028      	str	r0, [r5, #0]
 8010024:	6128      	str	r0, [r5, #16]
 8010026:	b930      	cbnz	r0, 8010036 <_svfiprintf_r+0x32>
 8010028:	230c      	movs	r3, #12
 801002a:	603b      	str	r3, [r7, #0]
 801002c:	f04f 30ff 	mov.w	r0, #4294967295
 8010030:	b01d      	add	sp, #116	@ 0x74
 8010032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010036:	2340      	movs	r3, #64	@ 0x40
 8010038:	616b      	str	r3, [r5, #20]
 801003a:	2300      	movs	r3, #0
 801003c:	9309      	str	r3, [sp, #36]	@ 0x24
 801003e:	2320      	movs	r3, #32
 8010040:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010044:	f8cd 800c 	str.w	r8, [sp, #12]
 8010048:	2330      	movs	r3, #48	@ 0x30
 801004a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80101e8 <_svfiprintf_r+0x1e4>
 801004e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010052:	f04f 0901 	mov.w	r9, #1
 8010056:	4623      	mov	r3, r4
 8010058:	469a      	mov	sl, r3
 801005a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801005e:	b10a      	cbz	r2, 8010064 <_svfiprintf_r+0x60>
 8010060:	2a25      	cmp	r2, #37	@ 0x25
 8010062:	d1f9      	bne.n	8010058 <_svfiprintf_r+0x54>
 8010064:	ebba 0b04 	subs.w	fp, sl, r4
 8010068:	d00b      	beq.n	8010082 <_svfiprintf_r+0x7e>
 801006a:	465b      	mov	r3, fp
 801006c:	4622      	mov	r2, r4
 801006e:	4629      	mov	r1, r5
 8010070:	4638      	mov	r0, r7
 8010072:	f7ff ff6b 	bl	800ff4c <__ssputs_r>
 8010076:	3001      	adds	r0, #1
 8010078:	f000 80a7 	beq.w	80101ca <_svfiprintf_r+0x1c6>
 801007c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801007e:	445a      	add	r2, fp
 8010080:	9209      	str	r2, [sp, #36]	@ 0x24
 8010082:	f89a 3000 	ldrb.w	r3, [sl]
 8010086:	2b00      	cmp	r3, #0
 8010088:	f000 809f 	beq.w	80101ca <_svfiprintf_r+0x1c6>
 801008c:	2300      	movs	r3, #0
 801008e:	f04f 32ff 	mov.w	r2, #4294967295
 8010092:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010096:	f10a 0a01 	add.w	sl, sl, #1
 801009a:	9304      	str	r3, [sp, #16]
 801009c:	9307      	str	r3, [sp, #28]
 801009e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80100a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80100a4:	4654      	mov	r4, sl
 80100a6:	2205      	movs	r2, #5
 80100a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ac:	484e      	ldr	r0, [pc, #312]	@ (80101e8 <_svfiprintf_r+0x1e4>)
 80100ae:	f7f0 f8af 	bl	8000210 <memchr>
 80100b2:	9a04      	ldr	r2, [sp, #16]
 80100b4:	b9d8      	cbnz	r0, 80100ee <_svfiprintf_r+0xea>
 80100b6:	06d0      	lsls	r0, r2, #27
 80100b8:	bf44      	itt	mi
 80100ba:	2320      	movmi	r3, #32
 80100bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100c0:	0711      	lsls	r1, r2, #28
 80100c2:	bf44      	itt	mi
 80100c4:	232b      	movmi	r3, #43	@ 0x2b
 80100c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100ca:	f89a 3000 	ldrb.w	r3, [sl]
 80100ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80100d0:	d015      	beq.n	80100fe <_svfiprintf_r+0xfa>
 80100d2:	9a07      	ldr	r2, [sp, #28]
 80100d4:	4654      	mov	r4, sl
 80100d6:	2000      	movs	r0, #0
 80100d8:	f04f 0c0a 	mov.w	ip, #10
 80100dc:	4621      	mov	r1, r4
 80100de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100e2:	3b30      	subs	r3, #48	@ 0x30
 80100e4:	2b09      	cmp	r3, #9
 80100e6:	d94b      	bls.n	8010180 <_svfiprintf_r+0x17c>
 80100e8:	b1b0      	cbz	r0, 8010118 <_svfiprintf_r+0x114>
 80100ea:	9207      	str	r2, [sp, #28]
 80100ec:	e014      	b.n	8010118 <_svfiprintf_r+0x114>
 80100ee:	eba0 0308 	sub.w	r3, r0, r8
 80100f2:	fa09 f303 	lsl.w	r3, r9, r3
 80100f6:	4313      	orrs	r3, r2
 80100f8:	9304      	str	r3, [sp, #16]
 80100fa:	46a2      	mov	sl, r4
 80100fc:	e7d2      	b.n	80100a4 <_svfiprintf_r+0xa0>
 80100fe:	9b03      	ldr	r3, [sp, #12]
 8010100:	1d19      	adds	r1, r3, #4
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	9103      	str	r1, [sp, #12]
 8010106:	2b00      	cmp	r3, #0
 8010108:	bfbb      	ittet	lt
 801010a:	425b      	neglt	r3, r3
 801010c:	f042 0202 	orrlt.w	r2, r2, #2
 8010110:	9307      	strge	r3, [sp, #28]
 8010112:	9307      	strlt	r3, [sp, #28]
 8010114:	bfb8      	it	lt
 8010116:	9204      	strlt	r2, [sp, #16]
 8010118:	7823      	ldrb	r3, [r4, #0]
 801011a:	2b2e      	cmp	r3, #46	@ 0x2e
 801011c:	d10a      	bne.n	8010134 <_svfiprintf_r+0x130>
 801011e:	7863      	ldrb	r3, [r4, #1]
 8010120:	2b2a      	cmp	r3, #42	@ 0x2a
 8010122:	d132      	bne.n	801018a <_svfiprintf_r+0x186>
 8010124:	9b03      	ldr	r3, [sp, #12]
 8010126:	1d1a      	adds	r2, r3, #4
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	9203      	str	r2, [sp, #12]
 801012c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010130:	3402      	adds	r4, #2
 8010132:	9305      	str	r3, [sp, #20]
 8010134:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80101f8 <_svfiprintf_r+0x1f4>
 8010138:	7821      	ldrb	r1, [r4, #0]
 801013a:	2203      	movs	r2, #3
 801013c:	4650      	mov	r0, sl
 801013e:	f7f0 f867 	bl	8000210 <memchr>
 8010142:	b138      	cbz	r0, 8010154 <_svfiprintf_r+0x150>
 8010144:	9b04      	ldr	r3, [sp, #16]
 8010146:	eba0 000a 	sub.w	r0, r0, sl
 801014a:	2240      	movs	r2, #64	@ 0x40
 801014c:	4082      	lsls	r2, r0
 801014e:	4313      	orrs	r3, r2
 8010150:	3401      	adds	r4, #1
 8010152:	9304      	str	r3, [sp, #16]
 8010154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010158:	4824      	ldr	r0, [pc, #144]	@ (80101ec <_svfiprintf_r+0x1e8>)
 801015a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801015e:	2206      	movs	r2, #6
 8010160:	f7f0 f856 	bl	8000210 <memchr>
 8010164:	2800      	cmp	r0, #0
 8010166:	d036      	beq.n	80101d6 <_svfiprintf_r+0x1d2>
 8010168:	4b21      	ldr	r3, [pc, #132]	@ (80101f0 <_svfiprintf_r+0x1ec>)
 801016a:	bb1b      	cbnz	r3, 80101b4 <_svfiprintf_r+0x1b0>
 801016c:	9b03      	ldr	r3, [sp, #12]
 801016e:	3307      	adds	r3, #7
 8010170:	f023 0307 	bic.w	r3, r3, #7
 8010174:	3308      	adds	r3, #8
 8010176:	9303      	str	r3, [sp, #12]
 8010178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801017a:	4433      	add	r3, r6
 801017c:	9309      	str	r3, [sp, #36]	@ 0x24
 801017e:	e76a      	b.n	8010056 <_svfiprintf_r+0x52>
 8010180:	fb0c 3202 	mla	r2, ip, r2, r3
 8010184:	460c      	mov	r4, r1
 8010186:	2001      	movs	r0, #1
 8010188:	e7a8      	b.n	80100dc <_svfiprintf_r+0xd8>
 801018a:	2300      	movs	r3, #0
 801018c:	3401      	adds	r4, #1
 801018e:	9305      	str	r3, [sp, #20]
 8010190:	4619      	mov	r1, r3
 8010192:	f04f 0c0a 	mov.w	ip, #10
 8010196:	4620      	mov	r0, r4
 8010198:	f810 2b01 	ldrb.w	r2, [r0], #1
 801019c:	3a30      	subs	r2, #48	@ 0x30
 801019e:	2a09      	cmp	r2, #9
 80101a0:	d903      	bls.n	80101aa <_svfiprintf_r+0x1a6>
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d0c6      	beq.n	8010134 <_svfiprintf_r+0x130>
 80101a6:	9105      	str	r1, [sp, #20]
 80101a8:	e7c4      	b.n	8010134 <_svfiprintf_r+0x130>
 80101aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80101ae:	4604      	mov	r4, r0
 80101b0:	2301      	movs	r3, #1
 80101b2:	e7f0      	b.n	8010196 <_svfiprintf_r+0x192>
 80101b4:	ab03      	add	r3, sp, #12
 80101b6:	9300      	str	r3, [sp, #0]
 80101b8:	462a      	mov	r2, r5
 80101ba:	4b0e      	ldr	r3, [pc, #56]	@ (80101f4 <_svfiprintf_r+0x1f0>)
 80101bc:	a904      	add	r1, sp, #16
 80101be:	4638      	mov	r0, r7
 80101c0:	f7fc fbc4 	bl	800c94c <_printf_float>
 80101c4:	1c42      	adds	r2, r0, #1
 80101c6:	4606      	mov	r6, r0
 80101c8:	d1d6      	bne.n	8010178 <_svfiprintf_r+0x174>
 80101ca:	89ab      	ldrh	r3, [r5, #12]
 80101cc:	065b      	lsls	r3, r3, #25
 80101ce:	f53f af2d 	bmi.w	801002c <_svfiprintf_r+0x28>
 80101d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80101d4:	e72c      	b.n	8010030 <_svfiprintf_r+0x2c>
 80101d6:	ab03      	add	r3, sp, #12
 80101d8:	9300      	str	r3, [sp, #0]
 80101da:	462a      	mov	r2, r5
 80101dc:	4b05      	ldr	r3, [pc, #20]	@ (80101f4 <_svfiprintf_r+0x1f0>)
 80101de:	a904      	add	r1, sp, #16
 80101e0:	4638      	mov	r0, r7
 80101e2:	f7fc fe4b 	bl	800ce7c <_printf_i>
 80101e6:	e7ed      	b.n	80101c4 <_svfiprintf_r+0x1c0>
 80101e8:	08011d83 	.word	0x08011d83
 80101ec:	08011d8d 	.word	0x08011d8d
 80101f0:	0800c94d 	.word	0x0800c94d
 80101f4:	0800ff4d 	.word	0x0800ff4d
 80101f8:	08011d89 	.word	0x08011d89

080101fc <_sungetc_r>:
 80101fc:	b538      	push	{r3, r4, r5, lr}
 80101fe:	1c4b      	adds	r3, r1, #1
 8010200:	4614      	mov	r4, r2
 8010202:	d103      	bne.n	801020c <_sungetc_r+0x10>
 8010204:	f04f 35ff 	mov.w	r5, #4294967295
 8010208:	4628      	mov	r0, r5
 801020a:	bd38      	pop	{r3, r4, r5, pc}
 801020c:	8993      	ldrh	r3, [r2, #12]
 801020e:	f023 0320 	bic.w	r3, r3, #32
 8010212:	8193      	strh	r3, [r2, #12]
 8010214:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010216:	6852      	ldr	r2, [r2, #4]
 8010218:	b2cd      	uxtb	r5, r1
 801021a:	b18b      	cbz	r3, 8010240 <_sungetc_r+0x44>
 801021c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801021e:	4293      	cmp	r3, r2
 8010220:	dd08      	ble.n	8010234 <_sungetc_r+0x38>
 8010222:	6823      	ldr	r3, [r4, #0]
 8010224:	1e5a      	subs	r2, r3, #1
 8010226:	6022      	str	r2, [r4, #0]
 8010228:	f803 5c01 	strb.w	r5, [r3, #-1]
 801022c:	6863      	ldr	r3, [r4, #4]
 801022e:	3301      	adds	r3, #1
 8010230:	6063      	str	r3, [r4, #4]
 8010232:	e7e9      	b.n	8010208 <_sungetc_r+0xc>
 8010234:	4621      	mov	r1, r4
 8010236:	f000 fd88 	bl	8010d4a <__submore>
 801023a:	2800      	cmp	r0, #0
 801023c:	d0f1      	beq.n	8010222 <_sungetc_r+0x26>
 801023e:	e7e1      	b.n	8010204 <_sungetc_r+0x8>
 8010240:	6921      	ldr	r1, [r4, #16]
 8010242:	6823      	ldr	r3, [r4, #0]
 8010244:	b151      	cbz	r1, 801025c <_sungetc_r+0x60>
 8010246:	4299      	cmp	r1, r3
 8010248:	d208      	bcs.n	801025c <_sungetc_r+0x60>
 801024a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801024e:	42a9      	cmp	r1, r5
 8010250:	d104      	bne.n	801025c <_sungetc_r+0x60>
 8010252:	3b01      	subs	r3, #1
 8010254:	3201      	adds	r2, #1
 8010256:	6023      	str	r3, [r4, #0]
 8010258:	6062      	str	r2, [r4, #4]
 801025a:	e7d5      	b.n	8010208 <_sungetc_r+0xc>
 801025c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8010260:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010264:	6363      	str	r3, [r4, #52]	@ 0x34
 8010266:	2303      	movs	r3, #3
 8010268:	63a3      	str	r3, [r4, #56]	@ 0x38
 801026a:	4623      	mov	r3, r4
 801026c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010270:	6023      	str	r3, [r4, #0]
 8010272:	2301      	movs	r3, #1
 8010274:	e7dc      	b.n	8010230 <_sungetc_r+0x34>

08010276 <__ssrefill_r>:
 8010276:	b510      	push	{r4, lr}
 8010278:	460c      	mov	r4, r1
 801027a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801027c:	b169      	cbz	r1, 801029a <__ssrefill_r+0x24>
 801027e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010282:	4299      	cmp	r1, r3
 8010284:	d001      	beq.n	801028a <__ssrefill_r+0x14>
 8010286:	f7fe fa33 	bl	800e6f0 <_free_r>
 801028a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801028c:	6063      	str	r3, [r4, #4]
 801028e:	2000      	movs	r0, #0
 8010290:	6360      	str	r0, [r4, #52]	@ 0x34
 8010292:	b113      	cbz	r3, 801029a <__ssrefill_r+0x24>
 8010294:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010296:	6023      	str	r3, [r4, #0]
 8010298:	bd10      	pop	{r4, pc}
 801029a:	6923      	ldr	r3, [r4, #16]
 801029c:	6023      	str	r3, [r4, #0]
 801029e:	2300      	movs	r3, #0
 80102a0:	6063      	str	r3, [r4, #4]
 80102a2:	89a3      	ldrh	r3, [r4, #12]
 80102a4:	f043 0320 	orr.w	r3, r3, #32
 80102a8:	81a3      	strh	r3, [r4, #12]
 80102aa:	f04f 30ff 	mov.w	r0, #4294967295
 80102ae:	e7f3      	b.n	8010298 <__ssrefill_r+0x22>

080102b0 <__ssvfiscanf_r>:
 80102b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102b4:	460c      	mov	r4, r1
 80102b6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80102ba:	2100      	movs	r1, #0
 80102bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80102c0:	49a6      	ldr	r1, [pc, #664]	@ (801055c <__ssvfiscanf_r+0x2ac>)
 80102c2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80102c4:	f10d 0804 	add.w	r8, sp, #4
 80102c8:	49a5      	ldr	r1, [pc, #660]	@ (8010560 <__ssvfiscanf_r+0x2b0>)
 80102ca:	4fa6      	ldr	r7, [pc, #664]	@ (8010564 <__ssvfiscanf_r+0x2b4>)
 80102cc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80102d0:	4606      	mov	r6, r0
 80102d2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80102d4:	9300      	str	r3, [sp, #0]
 80102d6:	f892 9000 	ldrb.w	r9, [r2]
 80102da:	f1b9 0f00 	cmp.w	r9, #0
 80102de:	f000 8158 	beq.w	8010592 <__ssvfiscanf_r+0x2e2>
 80102e2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80102e6:	f013 0308 	ands.w	r3, r3, #8
 80102ea:	f102 0501 	add.w	r5, r2, #1
 80102ee:	d019      	beq.n	8010324 <__ssvfiscanf_r+0x74>
 80102f0:	6863      	ldr	r3, [r4, #4]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	dd0f      	ble.n	8010316 <__ssvfiscanf_r+0x66>
 80102f6:	6823      	ldr	r3, [r4, #0]
 80102f8:	781a      	ldrb	r2, [r3, #0]
 80102fa:	5cba      	ldrb	r2, [r7, r2]
 80102fc:	0712      	lsls	r2, r2, #28
 80102fe:	d401      	bmi.n	8010304 <__ssvfiscanf_r+0x54>
 8010300:	462a      	mov	r2, r5
 8010302:	e7e8      	b.n	80102d6 <__ssvfiscanf_r+0x26>
 8010304:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010306:	3201      	adds	r2, #1
 8010308:	9245      	str	r2, [sp, #276]	@ 0x114
 801030a:	6862      	ldr	r2, [r4, #4]
 801030c:	3301      	adds	r3, #1
 801030e:	3a01      	subs	r2, #1
 8010310:	6062      	str	r2, [r4, #4]
 8010312:	6023      	str	r3, [r4, #0]
 8010314:	e7ec      	b.n	80102f0 <__ssvfiscanf_r+0x40>
 8010316:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010318:	4621      	mov	r1, r4
 801031a:	4630      	mov	r0, r6
 801031c:	4798      	blx	r3
 801031e:	2800      	cmp	r0, #0
 8010320:	d0e9      	beq.n	80102f6 <__ssvfiscanf_r+0x46>
 8010322:	e7ed      	b.n	8010300 <__ssvfiscanf_r+0x50>
 8010324:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8010328:	f040 8085 	bne.w	8010436 <__ssvfiscanf_r+0x186>
 801032c:	9341      	str	r3, [sp, #260]	@ 0x104
 801032e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8010330:	7853      	ldrb	r3, [r2, #1]
 8010332:	2b2a      	cmp	r3, #42	@ 0x2a
 8010334:	bf02      	ittt	eq
 8010336:	2310      	moveq	r3, #16
 8010338:	1c95      	addeq	r5, r2, #2
 801033a:	9341      	streq	r3, [sp, #260]	@ 0x104
 801033c:	220a      	movs	r2, #10
 801033e:	46aa      	mov	sl, r5
 8010340:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8010344:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8010348:	2b09      	cmp	r3, #9
 801034a:	d91e      	bls.n	801038a <__ssvfiscanf_r+0xda>
 801034c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8010568 <__ssvfiscanf_r+0x2b8>
 8010350:	2203      	movs	r2, #3
 8010352:	4658      	mov	r0, fp
 8010354:	f7ef ff5c 	bl	8000210 <memchr>
 8010358:	b138      	cbz	r0, 801036a <__ssvfiscanf_r+0xba>
 801035a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801035c:	eba0 000b 	sub.w	r0, r0, fp
 8010360:	2301      	movs	r3, #1
 8010362:	4083      	lsls	r3, r0
 8010364:	4313      	orrs	r3, r2
 8010366:	9341      	str	r3, [sp, #260]	@ 0x104
 8010368:	4655      	mov	r5, sl
 801036a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801036e:	2b78      	cmp	r3, #120	@ 0x78
 8010370:	d806      	bhi.n	8010380 <__ssvfiscanf_r+0xd0>
 8010372:	2b57      	cmp	r3, #87	@ 0x57
 8010374:	d810      	bhi.n	8010398 <__ssvfiscanf_r+0xe8>
 8010376:	2b25      	cmp	r3, #37	@ 0x25
 8010378:	d05d      	beq.n	8010436 <__ssvfiscanf_r+0x186>
 801037a:	d857      	bhi.n	801042c <__ssvfiscanf_r+0x17c>
 801037c:	2b00      	cmp	r3, #0
 801037e:	d075      	beq.n	801046c <__ssvfiscanf_r+0x1bc>
 8010380:	2303      	movs	r3, #3
 8010382:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010384:	230a      	movs	r3, #10
 8010386:	9342      	str	r3, [sp, #264]	@ 0x108
 8010388:	e088      	b.n	801049c <__ssvfiscanf_r+0x1ec>
 801038a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801038c:	fb02 1103 	mla	r1, r2, r3, r1
 8010390:	3930      	subs	r1, #48	@ 0x30
 8010392:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010394:	4655      	mov	r5, sl
 8010396:	e7d2      	b.n	801033e <__ssvfiscanf_r+0x8e>
 8010398:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801039c:	2a20      	cmp	r2, #32
 801039e:	d8ef      	bhi.n	8010380 <__ssvfiscanf_r+0xd0>
 80103a0:	a101      	add	r1, pc, #4	@ (adr r1, 80103a8 <__ssvfiscanf_r+0xf8>)
 80103a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80103a6:	bf00      	nop
 80103a8:	0801047b 	.word	0x0801047b
 80103ac:	08010381 	.word	0x08010381
 80103b0:	08010381 	.word	0x08010381
 80103b4:	080104d5 	.word	0x080104d5
 80103b8:	08010381 	.word	0x08010381
 80103bc:	08010381 	.word	0x08010381
 80103c0:	08010381 	.word	0x08010381
 80103c4:	08010381 	.word	0x08010381
 80103c8:	08010381 	.word	0x08010381
 80103cc:	08010381 	.word	0x08010381
 80103d0:	08010381 	.word	0x08010381
 80103d4:	080104eb 	.word	0x080104eb
 80103d8:	080104d1 	.word	0x080104d1
 80103dc:	08010433 	.word	0x08010433
 80103e0:	08010433 	.word	0x08010433
 80103e4:	08010433 	.word	0x08010433
 80103e8:	08010381 	.word	0x08010381
 80103ec:	0801048d 	.word	0x0801048d
 80103f0:	08010381 	.word	0x08010381
 80103f4:	08010381 	.word	0x08010381
 80103f8:	08010381 	.word	0x08010381
 80103fc:	08010381 	.word	0x08010381
 8010400:	080104fb 	.word	0x080104fb
 8010404:	08010495 	.word	0x08010495
 8010408:	08010473 	.word	0x08010473
 801040c:	08010381 	.word	0x08010381
 8010410:	08010381 	.word	0x08010381
 8010414:	080104f7 	.word	0x080104f7
 8010418:	08010381 	.word	0x08010381
 801041c:	080104d1 	.word	0x080104d1
 8010420:	08010381 	.word	0x08010381
 8010424:	08010381 	.word	0x08010381
 8010428:	0801047b 	.word	0x0801047b
 801042c:	3b45      	subs	r3, #69	@ 0x45
 801042e:	2b02      	cmp	r3, #2
 8010430:	d8a6      	bhi.n	8010380 <__ssvfiscanf_r+0xd0>
 8010432:	2305      	movs	r3, #5
 8010434:	e031      	b.n	801049a <__ssvfiscanf_r+0x1ea>
 8010436:	6863      	ldr	r3, [r4, #4]
 8010438:	2b00      	cmp	r3, #0
 801043a:	dd0d      	ble.n	8010458 <__ssvfiscanf_r+0x1a8>
 801043c:	6823      	ldr	r3, [r4, #0]
 801043e:	781a      	ldrb	r2, [r3, #0]
 8010440:	454a      	cmp	r2, r9
 8010442:	f040 80a6 	bne.w	8010592 <__ssvfiscanf_r+0x2e2>
 8010446:	3301      	adds	r3, #1
 8010448:	6862      	ldr	r2, [r4, #4]
 801044a:	6023      	str	r3, [r4, #0]
 801044c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801044e:	3a01      	subs	r2, #1
 8010450:	3301      	adds	r3, #1
 8010452:	6062      	str	r2, [r4, #4]
 8010454:	9345      	str	r3, [sp, #276]	@ 0x114
 8010456:	e753      	b.n	8010300 <__ssvfiscanf_r+0x50>
 8010458:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801045a:	4621      	mov	r1, r4
 801045c:	4630      	mov	r0, r6
 801045e:	4798      	blx	r3
 8010460:	2800      	cmp	r0, #0
 8010462:	d0eb      	beq.n	801043c <__ssvfiscanf_r+0x18c>
 8010464:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010466:	2800      	cmp	r0, #0
 8010468:	f040 808b 	bne.w	8010582 <__ssvfiscanf_r+0x2d2>
 801046c:	f04f 30ff 	mov.w	r0, #4294967295
 8010470:	e08b      	b.n	801058a <__ssvfiscanf_r+0x2da>
 8010472:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010474:	f042 0220 	orr.w	r2, r2, #32
 8010478:	9241      	str	r2, [sp, #260]	@ 0x104
 801047a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801047c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010480:	9241      	str	r2, [sp, #260]	@ 0x104
 8010482:	2210      	movs	r2, #16
 8010484:	2b6e      	cmp	r3, #110	@ 0x6e
 8010486:	9242      	str	r2, [sp, #264]	@ 0x108
 8010488:	d902      	bls.n	8010490 <__ssvfiscanf_r+0x1e0>
 801048a:	e005      	b.n	8010498 <__ssvfiscanf_r+0x1e8>
 801048c:	2300      	movs	r3, #0
 801048e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010490:	2303      	movs	r3, #3
 8010492:	e002      	b.n	801049a <__ssvfiscanf_r+0x1ea>
 8010494:	2308      	movs	r3, #8
 8010496:	9342      	str	r3, [sp, #264]	@ 0x108
 8010498:	2304      	movs	r3, #4
 801049a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801049c:	6863      	ldr	r3, [r4, #4]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	dd39      	ble.n	8010516 <__ssvfiscanf_r+0x266>
 80104a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80104a4:	0659      	lsls	r1, r3, #25
 80104a6:	d404      	bmi.n	80104b2 <__ssvfiscanf_r+0x202>
 80104a8:	6823      	ldr	r3, [r4, #0]
 80104aa:	781a      	ldrb	r2, [r3, #0]
 80104ac:	5cba      	ldrb	r2, [r7, r2]
 80104ae:	0712      	lsls	r2, r2, #28
 80104b0:	d438      	bmi.n	8010524 <__ssvfiscanf_r+0x274>
 80104b2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80104b4:	2b02      	cmp	r3, #2
 80104b6:	dc47      	bgt.n	8010548 <__ssvfiscanf_r+0x298>
 80104b8:	466b      	mov	r3, sp
 80104ba:	4622      	mov	r2, r4
 80104bc:	a941      	add	r1, sp, #260	@ 0x104
 80104be:	4630      	mov	r0, r6
 80104c0:	f000 f9ae 	bl	8010820 <_scanf_chars>
 80104c4:	2801      	cmp	r0, #1
 80104c6:	d064      	beq.n	8010592 <__ssvfiscanf_r+0x2e2>
 80104c8:	2802      	cmp	r0, #2
 80104ca:	f47f af19 	bne.w	8010300 <__ssvfiscanf_r+0x50>
 80104ce:	e7c9      	b.n	8010464 <__ssvfiscanf_r+0x1b4>
 80104d0:	220a      	movs	r2, #10
 80104d2:	e7d7      	b.n	8010484 <__ssvfiscanf_r+0x1d4>
 80104d4:	4629      	mov	r1, r5
 80104d6:	4640      	mov	r0, r8
 80104d8:	f000 fbfe 	bl	8010cd8 <__sccl>
 80104dc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80104de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104e2:	9341      	str	r3, [sp, #260]	@ 0x104
 80104e4:	4605      	mov	r5, r0
 80104e6:	2301      	movs	r3, #1
 80104e8:	e7d7      	b.n	801049a <__ssvfiscanf_r+0x1ea>
 80104ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80104ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104f0:	9341      	str	r3, [sp, #260]	@ 0x104
 80104f2:	2300      	movs	r3, #0
 80104f4:	e7d1      	b.n	801049a <__ssvfiscanf_r+0x1ea>
 80104f6:	2302      	movs	r3, #2
 80104f8:	e7cf      	b.n	801049a <__ssvfiscanf_r+0x1ea>
 80104fa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80104fc:	06c3      	lsls	r3, r0, #27
 80104fe:	f53f aeff 	bmi.w	8010300 <__ssvfiscanf_r+0x50>
 8010502:	9b00      	ldr	r3, [sp, #0]
 8010504:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010506:	1d19      	adds	r1, r3, #4
 8010508:	9100      	str	r1, [sp, #0]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	07c0      	lsls	r0, r0, #31
 801050e:	bf4c      	ite	mi
 8010510:	801a      	strhmi	r2, [r3, #0]
 8010512:	601a      	strpl	r2, [r3, #0]
 8010514:	e6f4      	b.n	8010300 <__ssvfiscanf_r+0x50>
 8010516:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010518:	4621      	mov	r1, r4
 801051a:	4630      	mov	r0, r6
 801051c:	4798      	blx	r3
 801051e:	2800      	cmp	r0, #0
 8010520:	d0bf      	beq.n	80104a2 <__ssvfiscanf_r+0x1f2>
 8010522:	e79f      	b.n	8010464 <__ssvfiscanf_r+0x1b4>
 8010524:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010526:	3201      	adds	r2, #1
 8010528:	9245      	str	r2, [sp, #276]	@ 0x114
 801052a:	6862      	ldr	r2, [r4, #4]
 801052c:	3a01      	subs	r2, #1
 801052e:	2a00      	cmp	r2, #0
 8010530:	6062      	str	r2, [r4, #4]
 8010532:	dd02      	ble.n	801053a <__ssvfiscanf_r+0x28a>
 8010534:	3301      	adds	r3, #1
 8010536:	6023      	str	r3, [r4, #0]
 8010538:	e7b6      	b.n	80104a8 <__ssvfiscanf_r+0x1f8>
 801053a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801053c:	4621      	mov	r1, r4
 801053e:	4630      	mov	r0, r6
 8010540:	4798      	blx	r3
 8010542:	2800      	cmp	r0, #0
 8010544:	d0b0      	beq.n	80104a8 <__ssvfiscanf_r+0x1f8>
 8010546:	e78d      	b.n	8010464 <__ssvfiscanf_r+0x1b4>
 8010548:	2b04      	cmp	r3, #4
 801054a:	dc0f      	bgt.n	801056c <__ssvfiscanf_r+0x2bc>
 801054c:	466b      	mov	r3, sp
 801054e:	4622      	mov	r2, r4
 8010550:	a941      	add	r1, sp, #260	@ 0x104
 8010552:	4630      	mov	r0, r6
 8010554:	f000 f9be 	bl	80108d4 <_scanf_i>
 8010558:	e7b4      	b.n	80104c4 <__ssvfiscanf_r+0x214>
 801055a:	bf00      	nop
 801055c:	080101fd 	.word	0x080101fd
 8010560:	08010277 	.word	0x08010277
 8010564:	08011fa1 	.word	0x08011fa1
 8010568:	08011d89 	.word	0x08011d89
 801056c:	4b0a      	ldr	r3, [pc, #40]	@ (8010598 <__ssvfiscanf_r+0x2e8>)
 801056e:	2b00      	cmp	r3, #0
 8010570:	f43f aec6 	beq.w	8010300 <__ssvfiscanf_r+0x50>
 8010574:	466b      	mov	r3, sp
 8010576:	4622      	mov	r2, r4
 8010578:	a941      	add	r1, sp, #260	@ 0x104
 801057a:	4630      	mov	r0, r6
 801057c:	f7fc fd9c 	bl	800d0b8 <_scanf_float>
 8010580:	e7a0      	b.n	80104c4 <__ssvfiscanf_r+0x214>
 8010582:	89a3      	ldrh	r3, [r4, #12]
 8010584:	065b      	lsls	r3, r3, #25
 8010586:	f53f af71 	bmi.w	801046c <__ssvfiscanf_r+0x1bc>
 801058a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801058e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010592:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010594:	e7f9      	b.n	801058a <__ssvfiscanf_r+0x2da>
 8010596:	bf00      	nop
 8010598:	0800d0b9 	.word	0x0800d0b9

0801059c <__sfputc_r>:
 801059c:	6893      	ldr	r3, [r2, #8]
 801059e:	3b01      	subs	r3, #1
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	b410      	push	{r4}
 80105a4:	6093      	str	r3, [r2, #8]
 80105a6:	da08      	bge.n	80105ba <__sfputc_r+0x1e>
 80105a8:	6994      	ldr	r4, [r2, #24]
 80105aa:	42a3      	cmp	r3, r4
 80105ac:	db01      	blt.n	80105b2 <__sfputc_r+0x16>
 80105ae:	290a      	cmp	r1, #10
 80105b0:	d103      	bne.n	80105ba <__sfputc_r+0x1e>
 80105b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105b6:	f7fd b918 	b.w	800d7ea <__swbuf_r>
 80105ba:	6813      	ldr	r3, [r2, #0]
 80105bc:	1c58      	adds	r0, r3, #1
 80105be:	6010      	str	r0, [r2, #0]
 80105c0:	7019      	strb	r1, [r3, #0]
 80105c2:	4608      	mov	r0, r1
 80105c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105c8:	4770      	bx	lr

080105ca <__sfputs_r>:
 80105ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105cc:	4606      	mov	r6, r0
 80105ce:	460f      	mov	r7, r1
 80105d0:	4614      	mov	r4, r2
 80105d2:	18d5      	adds	r5, r2, r3
 80105d4:	42ac      	cmp	r4, r5
 80105d6:	d101      	bne.n	80105dc <__sfputs_r+0x12>
 80105d8:	2000      	movs	r0, #0
 80105da:	e007      	b.n	80105ec <__sfputs_r+0x22>
 80105dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105e0:	463a      	mov	r2, r7
 80105e2:	4630      	mov	r0, r6
 80105e4:	f7ff ffda 	bl	801059c <__sfputc_r>
 80105e8:	1c43      	adds	r3, r0, #1
 80105ea:	d1f3      	bne.n	80105d4 <__sfputs_r+0xa>
 80105ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080105f0 <_vfiprintf_r>:
 80105f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105f4:	460d      	mov	r5, r1
 80105f6:	b09d      	sub	sp, #116	@ 0x74
 80105f8:	4614      	mov	r4, r2
 80105fa:	4698      	mov	r8, r3
 80105fc:	4606      	mov	r6, r0
 80105fe:	b118      	cbz	r0, 8010608 <_vfiprintf_r+0x18>
 8010600:	6a03      	ldr	r3, [r0, #32]
 8010602:	b90b      	cbnz	r3, 8010608 <_vfiprintf_r+0x18>
 8010604:	f7fc fff2 	bl	800d5ec <__sinit>
 8010608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801060a:	07d9      	lsls	r1, r3, #31
 801060c:	d405      	bmi.n	801061a <_vfiprintf_r+0x2a>
 801060e:	89ab      	ldrh	r3, [r5, #12]
 8010610:	059a      	lsls	r2, r3, #22
 8010612:	d402      	bmi.n	801061a <_vfiprintf_r+0x2a>
 8010614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010616:	f7fd f9fa 	bl	800da0e <__retarget_lock_acquire_recursive>
 801061a:	89ab      	ldrh	r3, [r5, #12]
 801061c:	071b      	lsls	r3, r3, #28
 801061e:	d501      	bpl.n	8010624 <_vfiprintf_r+0x34>
 8010620:	692b      	ldr	r3, [r5, #16]
 8010622:	b99b      	cbnz	r3, 801064c <_vfiprintf_r+0x5c>
 8010624:	4629      	mov	r1, r5
 8010626:	4630      	mov	r0, r6
 8010628:	f7fd f91e 	bl	800d868 <__swsetup_r>
 801062c:	b170      	cbz	r0, 801064c <_vfiprintf_r+0x5c>
 801062e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010630:	07dc      	lsls	r4, r3, #31
 8010632:	d504      	bpl.n	801063e <_vfiprintf_r+0x4e>
 8010634:	f04f 30ff 	mov.w	r0, #4294967295
 8010638:	b01d      	add	sp, #116	@ 0x74
 801063a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801063e:	89ab      	ldrh	r3, [r5, #12]
 8010640:	0598      	lsls	r0, r3, #22
 8010642:	d4f7      	bmi.n	8010634 <_vfiprintf_r+0x44>
 8010644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010646:	f7fd f9e3 	bl	800da10 <__retarget_lock_release_recursive>
 801064a:	e7f3      	b.n	8010634 <_vfiprintf_r+0x44>
 801064c:	2300      	movs	r3, #0
 801064e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010650:	2320      	movs	r3, #32
 8010652:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010656:	f8cd 800c 	str.w	r8, [sp, #12]
 801065a:	2330      	movs	r3, #48	@ 0x30
 801065c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801080c <_vfiprintf_r+0x21c>
 8010660:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010664:	f04f 0901 	mov.w	r9, #1
 8010668:	4623      	mov	r3, r4
 801066a:	469a      	mov	sl, r3
 801066c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010670:	b10a      	cbz	r2, 8010676 <_vfiprintf_r+0x86>
 8010672:	2a25      	cmp	r2, #37	@ 0x25
 8010674:	d1f9      	bne.n	801066a <_vfiprintf_r+0x7a>
 8010676:	ebba 0b04 	subs.w	fp, sl, r4
 801067a:	d00b      	beq.n	8010694 <_vfiprintf_r+0xa4>
 801067c:	465b      	mov	r3, fp
 801067e:	4622      	mov	r2, r4
 8010680:	4629      	mov	r1, r5
 8010682:	4630      	mov	r0, r6
 8010684:	f7ff ffa1 	bl	80105ca <__sfputs_r>
 8010688:	3001      	adds	r0, #1
 801068a:	f000 80a7 	beq.w	80107dc <_vfiprintf_r+0x1ec>
 801068e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010690:	445a      	add	r2, fp
 8010692:	9209      	str	r2, [sp, #36]	@ 0x24
 8010694:	f89a 3000 	ldrb.w	r3, [sl]
 8010698:	2b00      	cmp	r3, #0
 801069a:	f000 809f 	beq.w	80107dc <_vfiprintf_r+0x1ec>
 801069e:	2300      	movs	r3, #0
 80106a0:	f04f 32ff 	mov.w	r2, #4294967295
 80106a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106a8:	f10a 0a01 	add.w	sl, sl, #1
 80106ac:	9304      	str	r3, [sp, #16]
 80106ae:	9307      	str	r3, [sp, #28]
 80106b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80106b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80106b6:	4654      	mov	r4, sl
 80106b8:	2205      	movs	r2, #5
 80106ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106be:	4853      	ldr	r0, [pc, #332]	@ (801080c <_vfiprintf_r+0x21c>)
 80106c0:	f7ef fda6 	bl	8000210 <memchr>
 80106c4:	9a04      	ldr	r2, [sp, #16]
 80106c6:	b9d8      	cbnz	r0, 8010700 <_vfiprintf_r+0x110>
 80106c8:	06d1      	lsls	r1, r2, #27
 80106ca:	bf44      	itt	mi
 80106cc:	2320      	movmi	r3, #32
 80106ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106d2:	0713      	lsls	r3, r2, #28
 80106d4:	bf44      	itt	mi
 80106d6:	232b      	movmi	r3, #43	@ 0x2b
 80106d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106dc:	f89a 3000 	ldrb.w	r3, [sl]
 80106e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80106e2:	d015      	beq.n	8010710 <_vfiprintf_r+0x120>
 80106e4:	9a07      	ldr	r2, [sp, #28]
 80106e6:	4654      	mov	r4, sl
 80106e8:	2000      	movs	r0, #0
 80106ea:	f04f 0c0a 	mov.w	ip, #10
 80106ee:	4621      	mov	r1, r4
 80106f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106f4:	3b30      	subs	r3, #48	@ 0x30
 80106f6:	2b09      	cmp	r3, #9
 80106f8:	d94b      	bls.n	8010792 <_vfiprintf_r+0x1a2>
 80106fa:	b1b0      	cbz	r0, 801072a <_vfiprintf_r+0x13a>
 80106fc:	9207      	str	r2, [sp, #28]
 80106fe:	e014      	b.n	801072a <_vfiprintf_r+0x13a>
 8010700:	eba0 0308 	sub.w	r3, r0, r8
 8010704:	fa09 f303 	lsl.w	r3, r9, r3
 8010708:	4313      	orrs	r3, r2
 801070a:	9304      	str	r3, [sp, #16]
 801070c:	46a2      	mov	sl, r4
 801070e:	e7d2      	b.n	80106b6 <_vfiprintf_r+0xc6>
 8010710:	9b03      	ldr	r3, [sp, #12]
 8010712:	1d19      	adds	r1, r3, #4
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	9103      	str	r1, [sp, #12]
 8010718:	2b00      	cmp	r3, #0
 801071a:	bfbb      	ittet	lt
 801071c:	425b      	neglt	r3, r3
 801071e:	f042 0202 	orrlt.w	r2, r2, #2
 8010722:	9307      	strge	r3, [sp, #28]
 8010724:	9307      	strlt	r3, [sp, #28]
 8010726:	bfb8      	it	lt
 8010728:	9204      	strlt	r2, [sp, #16]
 801072a:	7823      	ldrb	r3, [r4, #0]
 801072c:	2b2e      	cmp	r3, #46	@ 0x2e
 801072e:	d10a      	bne.n	8010746 <_vfiprintf_r+0x156>
 8010730:	7863      	ldrb	r3, [r4, #1]
 8010732:	2b2a      	cmp	r3, #42	@ 0x2a
 8010734:	d132      	bne.n	801079c <_vfiprintf_r+0x1ac>
 8010736:	9b03      	ldr	r3, [sp, #12]
 8010738:	1d1a      	adds	r2, r3, #4
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	9203      	str	r2, [sp, #12]
 801073e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010742:	3402      	adds	r4, #2
 8010744:	9305      	str	r3, [sp, #20]
 8010746:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801081c <_vfiprintf_r+0x22c>
 801074a:	7821      	ldrb	r1, [r4, #0]
 801074c:	2203      	movs	r2, #3
 801074e:	4650      	mov	r0, sl
 8010750:	f7ef fd5e 	bl	8000210 <memchr>
 8010754:	b138      	cbz	r0, 8010766 <_vfiprintf_r+0x176>
 8010756:	9b04      	ldr	r3, [sp, #16]
 8010758:	eba0 000a 	sub.w	r0, r0, sl
 801075c:	2240      	movs	r2, #64	@ 0x40
 801075e:	4082      	lsls	r2, r0
 8010760:	4313      	orrs	r3, r2
 8010762:	3401      	adds	r4, #1
 8010764:	9304      	str	r3, [sp, #16]
 8010766:	f814 1b01 	ldrb.w	r1, [r4], #1
 801076a:	4829      	ldr	r0, [pc, #164]	@ (8010810 <_vfiprintf_r+0x220>)
 801076c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010770:	2206      	movs	r2, #6
 8010772:	f7ef fd4d 	bl	8000210 <memchr>
 8010776:	2800      	cmp	r0, #0
 8010778:	d03f      	beq.n	80107fa <_vfiprintf_r+0x20a>
 801077a:	4b26      	ldr	r3, [pc, #152]	@ (8010814 <_vfiprintf_r+0x224>)
 801077c:	bb1b      	cbnz	r3, 80107c6 <_vfiprintf_r+0x1d6>
 801077e:	9b03      	ldr	r3, [sp, #12]
 8010780:	3307      	adds	r3, #7
 8010782:	f023 0307 	bic.w	r3, r3, #7
 8010786:	3308      	adds	r3, #8
 8010788:	9303      	str	r3, [sp, #12]
 801078a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801078c:	443b      	add	r3, r7
 801078e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010790:	e76a      	b.n	8010668 <_vfiprintf_r+0x78>
 8010792:	fb0c 3202 	mla	r2, ip, r2, r3
 8010796:	460c      	mov	r4, r1
 8010798:	2001      	movs	r0, #1
 801079a:	e7a8      	b.n	80106ee <_vfiprintf_r+0xfe>
 801079c:	2300      	movs	r3, #0
 801079e:	3401      	adds	r4, #1
 80107a0:	9305      	str	r3, [sp, #20]
 80107a2:	4619      	mov	r1, r3
 80107a4:	f04f 0c0a 	mov.w	ip, #10
 80107a8:	4620      	mov	r0, r4
 80107aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107ae:	3a30      	subs	r2, #48	@ 0x30
 80107b0:	2a09      	cmp	r2, #9
 80107b2:	d903      	bls.n	80107bc <_vfiprintf_r+0x1cc>
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d0c6      	beq.n	8010746 <_vfiprintf_r+0x156>
 80107b8:	9105      	str	r1, [sp, #20]
 80107ba:	e7c4      	b.n	8010746 <_vfiprintf_r+0x156>
 80107bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80107c0:	4604      	mov	r4, r0
 80107c2:	2301      	movs	r3, #1
 80107c4:	e7f0      	b.n	80107a8 <_vfiprintf_r+0x1b8>
 80107c6:	ab03      	add	r3, sp, #12
 80107c8:	9300      	str	r3, [sp, #0]
 80107ca:	462a      	mov	r2, r5
 80107cc:	4b12      	ldr	r3, [pc, #72]	@ (8010818 <_vfiprintf_r+0x228>)
 80107ce:	a904      	add	r1, sp, #16
 80107d0:	4630      	mov	r0, r6
 80107d2:	f7fc f8bb 	bl	800c94c <_printf_float>
 80107d6:	4607      	mov	r7, r0
 80107d8:	1c78      	adds	r0, r7, #1
 80107da:	d1d6      	bne.n	801078a <_vfiprintf_r+0x19a>
 80107dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80107de:	07d9      	lsls	r1, r3, #31
 80107e0:	d405      	bmi.n	80107ee <_vfiprintf_r+0x1fe>
 80107e2:	89ab      	ldrh	r3, [r5, #12]
 80107e4:	059a      	lsls	r2, r3, #22
 80107e6:	d402      	bmi.n	80107ee <_vfiprintf_r+0x1fe>
 80107e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80107ea:	f7fd f911 	bl	800da10 <__retarget_lock_release_recursive>
 80107ee:	89ab      	ldrh	r3, [r5, #12]
 80107f0:	065b      	lsls	r3, r3, #25
 80107f2:	f53f af1f 	bmi.w	8010634 <_vfiprintf_r+0x44>
 80107f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80107f8:	e71e      	b.n	8010638 <_vfiprintf_r+0x48>
 80107fa:	ab03      	add	r3, sp, #12
 80107fc:	9300      	str	r3, [sp, #0]
 80107fe:	462a      	mov	r2, r5
 8010800:	4b05      	ldr	r3, [pc, #20]	@ (8010818 <_vfiprintf_r+0x228>)
 8010802:	a904      	add	r1, sp, #16
 8010804:	4630      	mov	r0, r6
 8010806:	f7fc fb39 	bl	800ce7c <_printf_i>
 801080a:	e7e4      	b.n	80107d6 <_vfiprintf_r+0x1e6>
 801080c:	08011d83 	.word	0x08011d83
 8010810:	08011d8d 	.word	0x08011d8d
 8010814:	0800c94d 	.word	0x0800c94d
 8010818:	080105cb 	.word	0x080105cb
 801081c:	08011d89 	.word	0x08011d89

08010820 <_scanf_chars>:
 8010820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010824:	4615      	mov	r5, r2
 8010826:	688a      	ldr	r2, [r1, #8]
 8010828:	4680      	mov	r8, r0
 801082a:	460c      	mov	r4, r1
 801082c:	b932      	cbnz	r2, 801083c <_scanf_chars+0x1c>
 801082e:	698a      	ldr	r2, [r1, #24]
 8010830:	2a00      	cmp	r2, #0
 8010832:	bf14      	ite	ne
 8010834:	f04f 32ff 	movne.w	r2, #4294967295
 8010838:	2201      	moveq	r2, #1
 801083a:	608a      	str	r2, [r1, #8]
 801083c:	6822      	ldr	r2, [r4, #0]
 801083e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80108d0 <_scanf_chars+0xb0>
 8010842:	06d1      	lsls	r1, r2, #27
 8010844:	bf5f      	itttt	pl
 8010846:	681a      	ldrpl	r2, [r3, #0]
 8010848:	1d11      	addpl	r1, r2, #4
 801084a:	6019      	strpl	r1, [r3, #0]
 801084c:	6816      	ldrpl	r6, [r2, #0]
 801084e:	2700      	movs	r7, #0
 8010850:	69a0      	ldr	r0, [r4, #24]
 8010852:	b188      	cbz	r0, 8010878 <_scanf_chars+0x58>
 8010854:	2801      	cmp	r0, #1
 8010856:	d107      	bne.n	8010868 <_scanf_chars+0x48>
 8010858:	682b      	ldr	r3, [r5, #0]
 801085a:	781a      	ldrb	r2, [r3, #0]
 801085c:	6963      	ldr	r3, [r4, #20]
 801085e:	5c9b      	ldrb	r3, [r3, r2]
 8010860:	b953      	cbnz	r3, 8010878 <_scanf_chars+0x58>
 8010862:	2f00      	cmp	r7, #0
 8010864:	d031      	beq.n	80108ca <_scanf_chars+0xaa>
 8010866:	e022      	b.n	80108ae <_scanf_chars+0x8e>
 8010868:	2802      	cmp	r0, #2
 801086a:	d120      	bne.n	80108ae <_scanf_chars+0x8e>
 801086c:	682b      	ldr	r3, [r5, #0]
 801086e:	781b      	ldrb	r3, [r3, #0]
 8010870:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010874:	071b      	lsls	r3, r3, #28
 8010876:	d41a      	bmi.n	80108ae <_scanf_chars+0x8e>
 8010878:	6823      	ldr	r3, [r4, #0]
 801087a:	06da      	lsls	r2, r3, #27
 801087c:	bf5e      	ittt	pl
 801087e:	682b      	ldrpl	r3, [r5, #0]
 8010880:	781b      	ldrbpl	r3, [r3, #0]
 8010882:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010886:	682a      	ldr	r2, [r5, #0]
 8010888:	686b      	ldr	r3, [r5, #4]
 801088a:	3201      	adds	r2, #1
 801088c:	602a      	str	r2, [r5, #0]
 801088e:	68a2      	ldr	r2, [r4, #8]
 8010890:	3b01      	subs	r3, #1
 8010892:	3a01      	subs	r2, #1
 8010894:	606b      	str	r3, [r5, #4]
 8010896:	3701      	adds	r7, #1
 8010898:	60a2      	str	r2, [r4, #8]
 801089a:	b142      	cbz	r2, 80108ae <_scanf_chars+0x8e>
 801089c:	2b00      	cmp	r3, #0
 801089e:	dcd7      	bgt.n	8010850 <_scanf_chars+0x30>
 80108a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80108a4:	4629      	mov	r1, r5
 80108a6:	4640      	mov	r0, r8
 80108a8:	4798      	blx	r3
 80108aa:	2800      	cmp	r0, #0
 80108ac:	d0d0      	beq.n	8010850 <_scanf_chars+0x30>
 80108ae:	6823      	ldr	r3, [r4, #0]
 80108b0:	f013 0310 	ands.w	r3, r3, #16
 80108b4:	d105      	bne.n	80108c2 <_scanf_chars+0xa2>
 80108b6:	68e2      	ldr	r2, [r4, #12]
 80108b8:	3201      	adds	r2, #1
 80108ba:	60e2      	str	r2, [r4, #12]
 80108bc:	69a2      	ldr	r2, [r4, #24]
 80108be:	b102      	cbz	r2, 80108c2 <_scanf_chars+0xa2>
 80108c0:	7033      	strb	r3, [r6, #0]
 80108c2:	6923      	ldr	r3, [r4, #16]
 80108c4:	443b      	add	r3, r7
 80108c6:	6123      	str	r3, [r4, #16]
 80108c8:	2000      	movs	r0, #0
 80108ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108ce:	bf00      	nop
 80108d0:	08011fa1 	.word	0x08011fa1

080108d4 <_scanf_i>:
 80108d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108d8:	4698      	mov	r8, r3
 80108da:	4b74      	ldr	r3, [pc, #464]	@ (8010aac <_scanf_i+0x1d8>)
 80108dc:	460c      	mov	r4, r1
 80108de:	4682      	mov	sl, r0
 80108e0:	4616      	mov	r6, r2
 80108e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80108e6:	b087      	sub	sp, #28
 80108e8:	ab03      	add	r3, sp, #12
 80108ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80108ee:	4b70      	ldr	r3, [pc, #448]	@ (8010ab0 <_scanf_i+0x1dc>)
 80108f0:	69a1      	ldr	r1, [r4, #24]
 80108f2:	4a70      	ldr	r2, [pc, #448]	@ (8010ab4 <_scanf_i+0x1e0>)
 80108f4:	2903      	cmp	r1, #3
 80108f6:	bf08      	it	eq
 80108f8:	461a      	moveq	r2, r3
 80108fa:	68a3      	ldr	r3, [r4, #8]
 80108fc:	9201      	str	r2, [sp, #4]
 80108fe:	1e5a      	subs	r2, r3, #1
 8010900:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010904:	bf88      	it	hi
 8010906:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801090a:	4627      	mov	r7, r4
 801090c:	bf82      	ittt	hi
 801090e:	eb03 0905 	addhi.w	r9, r3, r5
 8010912:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010916:	60a3      	strhi	r3, [r4, #8]
 8010918:	f857 3b1c 	ldr.w	r3, [r7], #28
 801091c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010920:	bf98      	it	ls
 8010922:	f04f 0900 	movls.w	r9, #0
 8010926:	6023      	str	r3, [r4, #0]
 8010928:	463d      	mov	r5, r7
 801092a:	f04f 0b00 	mov.w	fp, #0
 801092e:	6831      	ldr	r1, [r6, #0]
 8010930:	ab03      	add	r3, sp, #12
 8010932:	7809      	ldrb	r1, [r1, #0]
 8010934:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010938:	2202      	movs	r2, #2
 801093a:	f7ef fc69 	bl	8000210 <memchr>
 801093e:	b328      	cbz	r0, 801098c <_scanf_i+0xb8>
 8010940:	f1bb 0f01 	cmp.w	fp, #1
 8010944:	d159      	bne.n	80109fa <_scanf_i+0x126>
 8010946:	6862      	ldr	r2, [r4, #4]
 8010948:	b92a      	cbnz	r2, 8010956 <_scanf_i+0x82>
 801094a:	6822      	ldr	r2, [r4, #0]
 801094c:	2108      	movs	r1, #8
 801094e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010952:	6061      	str	r1, [r4, #4]
 8010954:	6022      	str	r2, [r4, #0]
 8010956:	6822      	ldr	r2, [r4, #0]
 8010958:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801095c:	6022      	str	r2, [r4, #0]
 801095e:	68a2      	ldr	r2, [r4, #8]
 8010960:	1e51      	subs	r1, r2, #1
 8010962:	60a1      	str	r1, [r4, #8]
 8010964:	b192      	cbz	r2, 801098c <_scanf_i+0xb8>
 8010966:	6832      	ldr	r2, [r6, #0]
 8010968:	1c51      	adds	r1, r2, #1
 801096a:	6031      	str	r1, [r6, #0]
 801096c:	7812      	ldrb	r2, [r2, #0]
 801096e:	f805 2b01 	strb.w	r2, [r5], #1
 8010972:	6872      	ldr	r2, [r6, #4]
 8010974:	3a01      	subs	r2, #1
 8010976:	2a00      	cmp	r2, #0
 8010978:	6072      	str	r2, [r6, #4]
 801097a:	dc07      	bgt.n	801098c <_scanf_i+0xb8>
 801097c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8010980:	4631      	mov	r1, r6
 8010982:	4650      	mov	r0, sl
 8010984:	4790      	blx	r2
 8010986:	2800      	cmp	r0, #0
 8010988:	f040 8085 	bne.w	8010a96 <_scanf_i+0x1c2>
 801098c:	f10b 0b01 	add.w	fp, fp, #1
 8010990:	f1bb 0f03 	cmp.w	fp, #3
 8010994:	d1cb      	bne.n	801092e <_scanf_i+0x5a>
 8010996:	6863      	ldr	r3, [r4, #4]
 8010998:	b90b      	cbnz	r3, 801099e <_scanf_i+0xca>
 801099a:	230a      	movs	r3, #10
 801099c:	6063      	str	r3, [r4, #4]
 801099e:	6863      	ldr	r3, [r4, #4]
 80109a0:	4945      	ldr	r1, [pc, #276]	@ (8010ab8 <_scanf_i+0x1e4>)
 80109a2:	6960      	ldr	r0, [r4, #20]
 80109a4:	1ac9      	subs	r1, r1, r3
 80109a6:	f000 f997 	bl	8010cd8 <__sccl>
 80109aa:	f04f 0b00 	mov.w	fp, #0
 80109ae:	68a3      	ldr	r3, [r4, #8]
 80109b0:	6822      	ldr	r2, [r4, #0]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d03d      	beq.n	8010a32 <_scanf_i+0x15e>
 80109b6:	6831      	ldr	r1, [r6, #0]
 80109b8:	6960      	ldr	r0, [r4, #20]
 80109ba:	f891 c000 	ldrb.w	ip, [r1]
 80109be:	f810 000c 	ldrb.w	r0, [r0, ip]
 80109c2:	2800      	cmp	r0, #0
 80109c4:	d035      	beq.n	8010a32 <_scanf_i+0x15e>
 80109c6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80109ca:	d124      	bne.n	8010a16 <_scanf_i+0x142>
 80109cc:	0510      	lsls	r0, r2, #20
 80109ce:	d522      	bpl.n	8010a16 <_scanf_i+0x142>
 80109d0:	f10b 0b01 	add.w	fp, fp, #1
 80109d4:	f1b9 0f00 	cmp.w	r9, #0
 80109d8:	d003      	beq.n	80109e2 <_scanf_i+0x10e>
 80109da:	3301      	adds	r3, #1
 80109dc:	f109 39ff 	add.w	r9, r9, #4294967295
 80109e0:	60a3      	str	r3, [r4, #8]
 80109e2:	6873      	ldr	r3, [r6, #4]
 80109e4:	3b01      	subs	r3, #1
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	6073      	str	r3, [r6, #4]
 80109ea:	dd1b      	ble.n	8010a24 <_scanf_i+0x150>
 80109ec:	6833      	ldr	r3, [r6, #0]
 80109ee:	3301      	adds	r3, #1
 80109f0:	6033      	str	r3, [r6, #0]
 80109f2:	68a3      	ldr	r3, [r4, #8]
 80109f4:	3b01      	subs	r3, #1
 80109f6:	60a3      	str	r3, [r4, #8]
 80109f8:	e7d9      	b.n	80109ae <_scanf_i+0xda>
 80109fa:	f1bb 0f02 	cmp.w	fp, #2
 80109fe:	d1ae      	bne.n	801095e <_scanf_i+0x8a>
 8010a00:	6822      	ldr	r2, [r4, #0]
 8010a02:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010a06:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010a0a:	d1c4      	bne.n	8010996 <_scanf_i+0xc2>
 8010a0c:	2110      	movs	r1, #16
 8010a0e:	6061      	str	r1, [r4, #4]
 8010a10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010a14:	e7a2      	b.n	801095c <_scanf_i+0x88>
 8010a16:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010a1a:	6022      	str	r2, [r4, #0]
 8010a1c:	780b      	ldrb	r3, [r1, #0]
 8010a1e:	f805 3b01 	strb.w	r3, [r5], #1
 8010a22:	e7de      	b.n	80109e2 <_scanf_i+0x10e>
 8010a24:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010a28:	4631      	mov	r1, r6
 8010a2a:	4650      	mov	r0, sl
 8010a2c:	4798      	blx	r3
 8010a2e:	2800      	cmp	r0, #0
 8010a30:	d0df      	beq.n	80109f2 <_scanf_i+0x11e>
 8010a32:	6823      	ldr	r3, [r4, #0]
 8010a34:	05d9      	lsls	r1, r3, #23
 8010a36:	d50d      	bpl.n	8010a54 <_scanf_i+0x180>
 8010a38:	42bd      	cmp	r5, r7
 8010a3a:	d909      	bls.n	8010a50 <_scanf_i+0x17c>
 8010a3c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010a40:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010a44:	4632      	mov	r2, r6
 8010a46:	4650      	mov	r0, sl
 8010a48:	4798      	blx	r3
 8010a4a:	f105 39ff 	add.w	r9, r5, #4294967295
 8010a4e:	464d      	mov	r5, r9
 8010a50:	42bd      	cmp	r5, r7
 8010a52:	d028      	beq.n	8010aa6 <_scanf_i+0x1d2>
 8010a54:	6822      	ldr	r2, [r4, #0]
 8010a56:	f012 0210 	ands.w	r2, r2, #16
 8010a5a:	d113      	bne.n	8010a84 <_scanf_i+0x1b0>
 8010a5c:	702a      	strb	r2, [r5, #0]
 8010a5e:	6863      	ldr	r3, [r4, #4]
 8010a60:	9e01      	ldr	r6, [sp, #4]
 8010a62:	4639      	mov	r1, r7
 8010a64:	4650      	mov	r0, sl
 8010a66:	47b0      	blx	r6
 8010a68:	f8d8 3000 	ldr.w	r3, [r8]
 8010a6c:	6821      	ldr	r1, [r4, #0]
 8010a6e:	1d1a      	adds	r2, r3, #4
 8010a70:	f8c8 2000 	str.w	r2, [r8]
 8010a74:	f011 0f20 	tst.w	r1, #32
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	d00f      	beq.n	8010a9c <_scanf_i+0x1c8>
 8010a7c:	6018      	str	r0, [r3, #0]
 8010a7e:	68e3      	ldr	r3, [r4, #12]
 8010a80:	3301      	adds	r3, #1
 8010a82:	60e3      	str	r3, [r4, #12]
 8010a84:	6923      	ldr	r3, [r4, #16]
 8010a86:	1bed      	subs	r5, r5, r7
 8010a88:	445d      	add	r5, fp
 8010a8a:	442b      	add	r3, r5
 8010a8c:	6123      	str	r3, [r4, #16]
 8010a8e:	2000      	movs	r0, #0
 8010a90:	b007      	add	sp, #28
 8010a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a96:	f04f 0b00 	mov.w	fp, #0
 8010a9a:	e7ca      	b.n	8010a32 <_scanf_i+0x15e>
 8010a9c:	07ca      	lsls	r2, r1, #31
 8010a9e:	bf4c      	ite	mi
 8010aa0:	8018      	strhmi	r0, [r3, #0]
 8010aa2:	6018      	strpl	r0, [r3, #0]
 8010aa4:	e7eb      	b.n	8010a7e <_scanf_i+0x1aa>
 8010aa6:	2001      	movs	r0, #1
 8010aa8:	e7f2      	b.n	8010a90 <_scanf_i+0x1bc>
 8010aaa:	bf00      	nop
 8010aac:	08011c30 	.word	0x08011c30
 8010ab0:	0800ff49 	.word	0x0800ff49
 8010ab4:	080116c5 	.word	0x080116c5
 8010ab8:	08011da4 	.word	0x08011da4

08010abc <__sflush_r>:
 8010abc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ac4:	0716      	lsls	r6, r2, #28
 8010ac6:	4605      	mov	r5, r0
 8010ac8:	460c      	mov	r4, r1
 8010aca:	d454      	bmi.n	8010b76 <__sflush_r+0xba>
 8010acc:	684b      	ldr	r3, [r1, #4]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	dc02      	bgt.n	8010ad8 <__sflush_r+0x1c>
 8010ad2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	dd48      	ble.n	8010b6a <__sflush_r+0xae>
 8010ad8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010ada:	2e00      	cmp	r6, #0
 8010adc:	d045      	beq.n	8010b6a <__sflush_r+0xae>
 8010ade:	2300      	movs	r3, #0
 8010ae0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010ae4:	682f      	ldr	r7, [r5, #0]
 8010ae6:	6a21      	ldr	r1, [r4, #32]
 8010ae8:	602b      	str	r3, [r5, #0]
 8010aea:	d030      	beq.n	8010b4e <__sflush_r+0x92>
 8010aec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010aee:	89a3      	ldrh	r3, [r4, #12]
 8010af0:	0759      	lsls	r1, r3, #29
 8010af2:	d505      	bpl.n	8010b00 <__sflush_r+0x44>
 8010af4:	6863      	ldr	r3, [r4, #4]
 8010af6:	1ad2      	subs	r2, r2, r3
 8010af8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010afa:	b10b      	cbz	r3, 8010b00 <__sflush_r+0x44>
 8010afc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010afe:	1ad2      	subs	r2, r2, r3
 8010b00:	2300      	movs	r3, #0
 8010b02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b04:	6a21      	ldr	r1, [r4, #32]
 8010b06:	4628      	mov	r0, r5
 8010b08:	47b0      	blx	r6
 8010b0a:	1c43      	adds	r3, r0, #1
 8010b0c:	89a3      	ldrh	r3, [r4, #12]
 8010b0e:	d106      	bne.n	8010b1e <__sflush_r+0x62>
 8010b10:	6829      	ldr	r1, [r5, #0]
 8010b12:	291d      	cmp	r1, #29
 8010b14:	d82b      	bhi.n	8010b6e <__sflush_r+0xb2>
 8010b16:	4a2a      	ldr	r2, [pc, #168]	@ (8010bc0 <__sflush_r+0x104>)
 8010b18:	40ca      	lsrs	r2, r1
 8010b1a:	07d6      	lsls	r6, r2, #31
 8010b1c:	d527      	bpl.n	8010b6e <__sflush_r+0xb2>
 8010b1e:	2200      	movs	r2, #0
 8010b20:	6062      	str	r2, [r4, #4]
 8010b22:	04d9      	lsls	r1, r3, #19
 8010b24:	6922      	ldr	r2, [r4, #16]
 8010b26:	6022      	str	r2, [r4, #0]
 8010b28:	d504      	bpl.n	8010b34 <__sflush_r+0x78>
 8010b2a:	1c42      	adds	r2, r0, #1
 8010b2c:	d101      	bne.n	8010b32 <__sflush_r+0x76>
 8010b2e:	682b      	ldr	r3, [r5, #0]
 8010b30:	b903      	cbnz	r3, 8010b34 <__sflush_r+0x78>
 8010b32:	6560      	str	r0, [r4, #84]	@ 0x54
 8010b34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010b36:	602f      	str	r7, [r5, #0]
 8010b38:	b1b9      	cbz	r1, 8010b6a <__sflush_r+0xae>
 8010b3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010b3e:	4299      	cmp	r1, r3
 8010b40:	d002      	beq.n	8010b48 <__sflush_r+0x8c>
 8010b42:	4628      	mov	r0, r5
 8010b44:	f7fd fdd4 	bl	800e6f0 <_free_r>
 8010b48:	2300      	movs	r3, #0
 8010b4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8010b4c:	e00d      	b.n	8010b6a <__sflush_r+0xae>
 8010b4e:	2301      	movs	r3, #1
 8010b50:	4628      	mov	r0, r5
 8010b52:	47b0      	blx	r6
 8010b54:	4602      	mov	r2, r0
 8010b56:	1c50      	adds	r0, r2, #1
 8010b58:	d1c9      	bne.n	8010aee <__sflush_r+0x32>
 8010b5a:	682b      	ldr	r3, [r5, #0]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d0c6      	beq.n	8010aee <__sflush_r+0x32>
 8010b60:	2b1d      	cmp	r3, #29
 8010b62:	d001      	beq.n	8010b68 <__sflush_r+0xac>
 8010b64:	2b16      	cmp	r3, #22
 8010b66:	d11e      	bne.n	8010ba6 <__sflush_r+0xea>
 8010b68:	602f      	str	r7, [r5, #0]
 8010b6a:	2000      	movs	r0, #0
 8010b6c:	e022      	b.n	8010bb4 <__sflush_r+0xf8>
 8010b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b72:	b21b      	sxth	r3, r3
 8010b74:	e01b      	b.n	8010bae <__sflush_r+0xf2>
 8010b76:	690f      	ldr	r7, [r1, #16]
 8010b78:	2f00      	cmp	r7, #0
 8010b7a:	d0f6      	beq.n	8010b6a <__sflush_r+0xae>
 8010b7c:	0793      	lsls	r3, r2, #30
 8010b7e:	680e      	ldr	r6, [r1, #0]
 8010b80:	bf08      	it	eq
 8010b82:	694b      	ldreq	r3, [r1, #20]
 8010b84:	600f      	str	r7, [r1, #0]
 8010b86:	bf18      	it	ne
 8010b88:	2300      	movne	r3, #0
 8010b8a:	eba6 0807 	sub.w	r8, r6, r7
 8010b8e:	608b      	str	r3, [r1, #8]
 8010b90:	f1b8 0f00 	cmp.w	r8, #0
 8010b94:	dde9      	ble.n	8010b6a <__sflush_r+0xae>
 8010b96:	6a21      	ldr	r1, [r4, #32]
 8010b98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010b9a:	4643      	mov	r3, r8
 8010b9c:	463a      	mov	r2, r7
 8010b9e:	4628      	mov	r0, r5
 8010ba0:	47b0      	blx	r6
 8010ba2:	2800      	cmp	r0, #0
 8010ba4:	dc08      	bgt.n	8010bb8 <__sflush_r+0xfc>
 8010ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bae:	81a3      	strh	r3, [r4, #12]
 8010bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8010bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bb8:	4407      	add	r7, r0
 8010bba:	eba8 0800 	sub.w	r8, r8, r0
 8010bbe:	e7e7      	b.n	8010b90 <__sflush_r+0xd4>
 8010bc0:	20400001 	.word	0x20400001

08010bc4 <_fflush_r>:
 8010bc4:	b538      	push	{r3, r4, r5, lr}
 8010bc6:	690b      	ldr	r3, [r1, #16]
 8010bc8:	4605      	mov	r5, r0
 8010bca:	460c      	mov	r4, r1
 8010bcc:	b913      	cbnz	r3, 8010bd4 <_fflush_r+0x10>
 8010bce:	2500      	movs	r5, #0
 8010bd0:	4628      	mov	r0, r5
 8010bd2:	bd38      	pop	{r3, r4, r5, pc}
 8010bd4:	b118      	cbz	r0, 8010bde <_fflush_r+0x1a>
 8010bd6:	6a03      	ldr	r3, [r0, #32]
 8010bd8:	b90b      	cbnz	r3, 8010bde <_fflush_r+0x1a>
 8010bda:	f7fc fd07 	bl	800d5ec <__sinit>
 8010bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d0f3      	beq.n	8010bce <_fflush_r+0xa>
 8010be6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010be8:	07d0      	lsls	r0, r2, #31
 8010bea:	d404      	bmi.n	8010bf6 <_fflush_r+0x32>
 8010bec:	0599      	lsls	r1, r3, #22
 8010bee:	d402      	bmi.n	8010bf6 <_fflush_r+0x32>
 8010bf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010bf2:	f7fc ff0c 	bl	800da0e <__retarget_lock_acquire_recursive>
 8010bf6:	4628      	mov	r0, r5
 8010bf8:	4621      	mov	r1, r4
 8010bfa:	f7ff ff5f 	bl	8010abc <__sflush_r>
 8010bfe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c00:	07da      	lsls	r2, r3, #31
 8010c02:	4605      	mov	r5, r0
 8010c04:	d4e4      	bmi.n	8010bd0 <_fflush_r+0xc>
 8010c06:	89a3      	ldrh	r3, [r4, #12]
 8010c08:	059b      	lsls	r3, r3, #22
 8010c0a:	d4e1      	bmi.n	8010bd0 <_fflush_r+0xc>
 8010c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c0e:	f7fc feff 	bl	800da10 <__retarget_lock_release_recursive>
 8010c12:	e7dd      	b.n	8010bd0 <_fflush_r+0xc>

08010c14 <__swhatbuf_r>:
 8010c14:	b570      	push	{r4, r5, r6, lr}
 8010c16:	460c      	mov	r4, r1
 8010c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c1c:	2900      	cmp	r1, #0
 8010c1e:	b096      	sub	sp, #88	@ 0x58
 8010c20:	4615      	mov	r5, r2
 8010c22:	461e      	mov	r6, r3
 8010c24:	da0d      	bge.n	8010c42 <__swhatbuf_r+0x2e>
 8010c26:	89a3      	ldrh	r3, [r4, #12]
 8010c28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010c2c:	f04f 0100 	mov.w	r1, #0
 8010c30:	bf14      	ite	ne
 8010c32:	2340      	movne	r3, #64	@ 0x40
 8010c34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010c38:	2000      	movs	r0, #0
 8010c3a:	6031      	str	r1, [r6, #0]
 8010c3c:	602b      	str	r3, [r5, #0]
 8010c3e:	b016      	add	sp, #88	@ 0x58
 8010c40:	bd70      	pop	{r4, r5, r6, pc}
 8010c42:	466a      	mov	r2, sp
 8010c44:	f000 f8e8 	bl	8010e18 <_fstat_r>
 8010c48:	2800      	cmp	r0, #0
 8010c4a:	dbec      	blt.n	8010c26 <__swhatbuf_r+0x12>
 8010c4c:	9901      	ldr	r1, [sp, #4]
 8010c4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010c52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c56:	4259      	negs	r1, r3
 8010c58:	4159      	adcs	r1, r3
 8010c5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c5e:	e7eb      	b.n	8010c38 <__swhatbuf_r+0x24>

08010c60 <__smakebuf_r>:
 8010c60:	898b      	ldrh	r3, [r1, #12]
 8010c62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c64:	079d      	lsls	r5, r3, #30
 8010c66:	4606      	mov	r6, r0
 8010c68:	460c      	mov	r4, r1
 8010c6a:	d507      	bpl.n	8010c7c <__smakebuf_r+0x1c>
 8010c6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c70:	6023      	str	r3, [r4, #0]
 8010c72:	6123      	str	r3, [r4, #16]
 8010c74:	2301      	movs	r3, #1
 8010c76:	6163      	str	r3, [r4, #20]
 8010c78:	b003      	add	sp, #12
 8010c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c7c:	ab01      	add	r3, sp, #4
 8010c7e:	466a      	mov	r2, sp
 8010c80:	f7ff ffc8 	bl	8010c14 <__swhatbuf_r>
 8010c84:	9f00      	ldr	r7, [sp, #0]
 8010c86:	4605      	mov	r5, r0
 8010c88:	4639      	mov	r1, r7
 8010c8a:	4630      	mov	r0, r6
 8010c8c:	f7fd fda4 	bl	800e7d8 <_malloc_r>
 8010c90:	b948      	cbnz	r0, 8010ca6 <__smakebuf_r+0x46>
 8010c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c96:	059a      	lsls	r2, r3, #22
 8010c98:	d4ee      	bmi.n	8010c78 <__smakebuf_r+0x18>
 8010c9a:	f023 0303 	bic.w	r3, r3, #3
 8010c9e:	f043 0302 	orr.w	r3, r3, #2
 8010ca2:	81a3      	strh	r3, [r4, #12]
 8010ca4:	e7e2      	b.n	8010c6c <__smakebuf_r+0xc>
 8010ca6:	89a3      	ldrh	r3, [r4, #12]
 8010ca8:	6020      	str	r0, [r4, #0]
 8010caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010cae:	81a3      	strh	r3, [r4, #12]
 8010cb0:	9b01      	ldr	r3, [sp, #4]
 8010cb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010cb6:	b15b      	cbz	r3, 8010cd0 <__smakebuf_r+0x70>
 8010cb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010cbc:	4630      	mov	r0, r6
 8010cbe:	f000 f8bd 	bl	8010e3c <_isatty_r>
 8010cc2:	b128      	cbz	r0, 8010cd0 <__smakebuf_r+0x70>
 8010cc4:	89a3      	ldrh	r3, [r4, #12]
 8010cc6:	f023 0303 	bic.w	r3, r3, #3
 8010cca:	f043 0301 	orr.w	r3, r3, #1
 8010cce:	81a3      	strh	r3, [r4, #12]
 8010cd0:	89a3      	ldrh	r3, [r4, #12]
 8010cd2:	431d      	orrs	r5, r3
 8010cd4:	81a5      	strh	r5, [r4, #12]
 8010cd6:	e7cf      	b.n	8010c78 <__smakebuf_r+0x18>

08010cd8 <__sccl>:
 8010cd8:	b570      	push	{r4, r5, r6, lr}
 8010cda:	780b      	ldrb	r3, [r1, #0]
 8010cdc:	4604      	mov	r4, r0
 8010cde:	2b5e      	cmp	r3, #94	@ 0x5e
 8010ce0:	bf0b      	itete	eq
 8010ce2:	784b      	ldrbeq	r3, [r1, #1]
 8010ce4:	1c4a      	addne	r2, r1, #1
 8010ce6:	1c8a      	addeq	r2, r1, #2
 8010ce8:	2100      	movne	r1, #0
 8010cea:	bf08      	it	eq
 8010cec:	2101      	moveq	r1, #1
 8010cee:	3801      	subs	r0, #1
 8010cf0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8010cf4:	f800 1f01 	strb.w	r1, [r0, #1]!
 8010cf8:	42a8      	cmp	r0, r5
 8010cfa:	d1fb      	bne.n	8010cf4 <__sccl+0x1c>
 8010cfc:	b90b      	cbnz	r3, 8010d02 <__sccl+0x2a>
 8010cfe:	1e50      	subs	r0, r2, #1
 8010d00:	bd70      	pop	{r4, r5, r6, pc}
 8010d02:	f081 0101 	eor.w	r1, r1, #1
 8010d06:	54e1      	strb	r1, [r4, r3]
 8010d08:	4610      	mov	r0, r2
 8010d0a:	4602      	mov	r2, r0
 8010d0c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010d10:	2d2d      	cmp	r5, #45	@ 0x2d
 8010d12:	d005      	beq.n	8010d20 <__sccl+0x48>
 8010d14:	2d5d      	cmp	r5, #93	@ 0x5d
 8010d16:	d016      	beq.n	8010d46 <__sccl+0x6e>
 8010d18:	2d00      	cmp	r5, #0
 8010d1a:	d0f1      	beq.n	8010d00 <__sccl+0x28>
 8010d1c:	462b      	mov	r3, r5
 8010d1e:	e7f2      	b.n	8010d06 <__sccl+0x2e>
 8010d20:	7846      	ldrb	r6, [r0, #1]
 8010d22:	2e5d      	cmp	r6, #93	@ 0x5d
 8010d24:	d0fa      	beq.n	8010d1c <__sccl+0x44>
 8010d26:	42b3      	cmp	r3, r6
 8010d28:	dcf8      	bgt.n	8010d1c <__sccl+0x44>
 8010d2a:	3002      	adds	r0, #2
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	3201      	adds	r2, #1
 8010d30:	4296      	cmp	r6, r2
 8010d32:	54a1      	strb	r1, [r4, r2]
 8010d34:	dcfb      	bgt.n	8010d2e <__sccl+0x56>
 8010d36:	1af2      	subs	r2, r6, r3
 8010d38:	3a01      	subs	r2, #1
 8010d3a:	1c5d      	adds	r5, r3, #1
 8010d3c:	42b3      	cmp	r3, r6
 8010d3e:	bfa8      	it	ge
 8010d40:	2200      	movge	r2, #0
 8010d42:	18ab      	adds	r3, r5, r2
 8010d44:	e7e1      	b.n	8010d0a <__sccl+0x32>
 8010d46:	4610      	mov	r0, r2
 8010d48:	e7da      	b.n	8010d00 <__sccl+0x28>

08010d4a <__submore>:
 8010d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d4e:	460c      	mov	r4, r1
 8010d50:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010d52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d56:	4299      	cmp	r1, r3
 8010d58:	d11d      	bne.n	8010d96 <__submore+0x4c>
 8010d5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8010d5e:	f7fd fd3b 	bl	800e7d8 <_malloc_r>
 8010d62:	b918      	cbnz	r0, 8010d6c <__submore+0x22>
 8010d64:	f04f 30ff 	mov.w	r0, #4294967295
 8010d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d70:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010d72:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8010d76:	6360      	str	r0, [r4, #52]	@ 0x34
 8010d78:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8010d7c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8010d80:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8010d84:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010d88:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8010d8c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8010d90:	6020      	str	r0, [r4, #0]
 8010d92:	2000      	movs	r0, #0
 8010d94:	e7e8      	b.n	8010d68 <__submore+0x1e>
 8010d96:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8010d98:	0077      	lsls	r7, r6, #1
 8010d9a:	463a      	mov	r2, r7
 8010d9c:	f000 fbf5 	bl	801158a <_realloc_r>
 8010da0:	4605      	mov	r5, r0
 8010da2:	2800      	cmp	r0, #0
 8010da4:	d0de      	beq.n	8010d64 <__submore+0x1a>
 8010da6:	eb00 0806 	add.w	r8, r0, r6
 8010daa:	4601      	mov	r1, r0
 8010dac:	4632      	mov	r2, r6
 8010dae:	4640      	mov	r0, r8
 8010db0:	f7fc fe2f 	bl	800da12 <memcpy>
 8010db4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8010db8:	f8c4 8000 	str.w	r8, [r4]
 8010dbc:	e7e9      	b.n	8010d92 <__submore+0x48>

08010dbe <memmove>:
 8010dbe:	4288      	cmp	r0, r1
 8010dc0:	b510      	push	{r4, lr}
 8010dc2:	eb01 0402 	add.w	r4, r1, r2
 8010dc6:	d902      	bls.n	8010dce <memmove+0x10>
 8010dc8:	4284      	cmp	r4, r0
 8010dca:	4623      	mov	r3, r4
 8010dcc:	d807      	bhi.n	8010dde <memmove+0x20>
 8010dce:	1e43      	subs	r3, r0, #1
 8010dd0:	42a1      	cmp	r1, r4
 8010dd2:	d008      	beq.n	8010de6 <memmove+0x28>
 8010dd4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010dd8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ddc:	e7f8      	b.n	8010dd0 <memmove+0x12>
 8010dde:	4402      	add	r2, r0
 8010de0:	4601      	mov	r1, r0
 8010de2:	428a      	cmp	r2, r1
 8010de4:	d100      	bne.n	8010de8 <memmove+0x2a>
 8010de6:	bd10      	pop	{r4, pc}
 8010de8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010dec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010df0:	e7f7      	b.n	8010de2 <memmove+0x24>

08010df2 <strncmp>:
 8010df2:	b510      	push	{r4, lr}
 8010df4:	b16a      	cbz	r2, 8010e12 <strncmp+0x20>
 8010df6:	3901      	subs	r1, #1
 8010df8:	1884      	adds	r4, r0, r2
 8010dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010dfe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010e02:	429a      	cmp	r2, r3
 8010e04:	d103      	bne.n	8010e0e <strncmp+0x1c>
 8010e06:	42a0      	cmp	r0, r4
 8010e08:	d001      	beq.n	8010e0e <strncmp+0x1c>
 8010e0a:	2a00      	cmp	r2, #0
 8010e0c:	d1f5      	bne.n	8010dfa <strncmp+0x8>
 8010e0e:	1ad0      	subs	r0, r2, r3
 8010e10:	bd10      	pop	{r4, pc}
 8010e12:	4610      	mov	r0, r2
 8010e14:	e7fc      	b.n	8010e10 <strncmp+0x1e>
	...

08010e18 <_fstat_r>:
 8010e18:	b538      	push	{r3, r4, r5, lr}
 8010e1a:	4d07      	ldr	r5, [pc, #28]	@ (8010e38 <_fstat_r+0x20>)
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	4604      	mov	r4, r0
 8010e20:	4608      	mov	r0, r1
 8010e22:	4611      	mov	r1, r2
 8010e24:	602b      	str	r3, [r5, #0]
 8010e26:	f7f2 fd9f 	bl	8003968 <_fstat>
 8010e2a:	1c43      	adds	r3, r0, #1
 8010e2c:	d102      	bne.n	8010e34 <_fstat_r+0x1c>
 8010e2e:	682b      	ldr	r3, [r5, #0]
 8010e30:	b103      	cbz	r3, 8010e34 <_fstat_r+0x1c>
 8010e32:	6023      	str	r3, [r4, #0]
 8010e34:	bd38      	pop	{r3, r4, r5, pc}
 8010e36:	bf00      	nop
 8010e38:	2000142c 	.word	0x2000142c

08010e3c <_isatty_r>:
 8010e3c:	b538      	push	{r3, r4, r5, lr}
 8010e3e:	4d06      	ldr	r5, [pc, #24]	@ (8010e58 <_isatty_r+0x1c>)
 8010e40:	2300      	movs	r3, #0
 8010e42:	4604      	mov	r4, r0
 8010e44:	4608      	mov	r0, r1
 8010e46:	602b      	str	r3, [r5, #0]
 8010e48:	f7f2 fd9e 	bl	8003988 <_isatty>
 8010e4c:	1c43      	adds	r3, r0, #1
 8010e4e:	d102      	bne.n	8010e56 <_isatty_r+0x1a>
 8010e50:	682b      	ldr	r3, [r5, #0]
 8010e52:	b103      	cbz	r3, 8010e56 <_isatty_r+0x1a>
 8010e54:	6023      	str	r3, [r4, #0]
 8010e56:	bd38      	pop	{r3, r4, r5, pc}
 8010e58:	2000142c 	.word	0x2000142c

08010e5c <_sbrk_r>:
 8010e5c:	b538      	push	{r3, r4, r5, lr}
 8010e5e:	4d06      	ldr	r5, [pc, #24]	@ (8010e78 <_sbrk_r+0x1c>)
 8010e60:	2300      	movs	r3, #0
 8010e62:	4604      	mov	r4, r0
 8010e64:	4608      	mov	r0, r1
 8010e66:	602b      	str	r3, [r5, #0]
 8010e68:	f7f2 fda6 	bl	80039b8 <_sbrk>
 8010e6c:	1c43      	adds	r3, r0, #1
 8010e6e:	d102      	bne.n	8010e76 <_sbrk_r+0x1a>
 8010e70:	682b      	ldr	r3, [r5, #0]
 8010e72:	b103      	cbz	r3, 8010e76 <_sbrk_r+0x1a>
 8010e74:	6023      	str	r3, [r4, #0]
 8010e76:	bd38      	pop	{r3, r4, r5, pc}
 8010e78:	2000142c 	.word	0x2000142c
 8010e7c:	00000000 	.word	0x00000000

08010e80 <nan>:
 8010e80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010e88 <nan+0x8>
 8010e84:	4770      	bx	lr
 8010e86:	bf00      	nop
 8010e88:	00000000 	.word	0x00000000
 8010e8c:	7ff80000 	.word	0x7ff80000

08010e90 <__assert_func>:
 8010e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010e92:	4614      	mov	r4, r2
 8010e94:	461a      	mov	r2, r3
 8010e96:	4b09      	ldr	r3, [pc, #36]	@ (8010ebc <__assert_func+0x2c>)
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	4605      	mov	r5, r0
 8010e9c:	68d8      	ldr	r0, [r3, #12]
 8010e9e:	b14c      	cbz	r4, 8010eb4 <__assert_func+0x24>
 8010ea0:	4b07      	ldr	r3, [pc, #28]	@ (8010ec0 <__assert_func+0x30>)
 8010ea2:	9100      	str	r1, [sp, #0]
 8010ea4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ea8:	4906      	ldr	r1, [pc, #24]	@ (8010ec4 <__assert_func+0x34>)
 8010eaa:	462b      	mov	r3, r5
 8010eac:	f000 fc1a 	bl	80116e4 <fiprintf>
 8010eb0:	f000 fc2a 	bl	8011708 <abort>
 8010eb4:	4b04      	ldr	r3, [pc, #16]	@ (8010ec8 <__assert_func+0x38>)
 8010eb6:	461c      	mov	r4, r3
 8010eb8:	e7f3      	b.n	8010ea2 <__assert_func+0x12>
 8010eba:	bf00      	nop
 8010ebc:	20000030 	.word	0x20000030
 8010ec0:	08011db7 	.word	0x08011db7
 8010ec4:	08011dc4 	.word	0x08011dc4
 8010ec8:	08011df2 	.word	0x08011df2

08010ecc <_calloc_r>:
 8010ecc:	b570      	push	{r4, r5, r6, lr}
 8010ece:	fba1 5402 	umull	r5, r4, r1, r2
 8010ed2:	b934      	cbnz	r4, 8010ee2 <_calloc_r+0x16>
 8010ed4:	4629      	mov	r1, r5
 8010ed6:	f7fd fc7f 	bl	800e7d8 <_malloc_r>
 8010eda:	4606      	mov	r6, r0
 8010edc:	b928      	cbnz	r0, 8010eea <_calloc_r+0x1e>
 8010ede:	4630      	mov	r0, r6
 8010ee0:	bd70      	pop	{r4, r5, r6, pc}
 8010ee2:	220c      	movs	r2, #12
 8010ee4:	6002      	str	r2, [r0, #0]
 8010ee6:	2600      	movs	r6, #0
 8010ee8:	e7f9      	b.n	8010ede <_calloc_r+0x12>
 8010eea:	462a      	mov	r2, r5
 8010eec:	4621      	mov	r1, r4
 8010eee:	f7fc fd11 	bl	800d914 <memset>
 8010ef2:	e7f4      	b.n	8010ede <_calloc_r+0x12>

08010ef4 <rshift>:
 8010ef4:	6903      	ldr	r3, [r0, #16]
 8010ef6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010efa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010efe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010f02:	f100 0414 	add.w	r4, r0, #20
 8010f06:	dd45      	ble.n	8010f94 <rshift+0xa0>
 8010f08:	f011 011f 	ands.w	r1, r1, #31
 8010f0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010f10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010f14:	d10c      	bne.n	8010f30 <rshift+0x3c>
 8010f16:	f100 0710 	add.w	r7, r0, #16
 8010f1a:	4629      	mov	r1, r5
 8010f1c:	42b1      	cmp	r1, r6
 8010f1e:	d334      	bcc.n	8010f8a <rshift+0x96>
 8010f20:	1a9b      	subs	r3, r3, r2
 8010f22:	009b      	lsls	r3, r3, #2
 8010f24:	1eea      	subs	r2, r5, #3
 8010f26:	4296      	cmp	r6, r2
 8010f28:	bf38      	it	cc
 8010f2a:	2300      	movcc	r3, #0
 8010f2c:	4423      	add	r3, r4
 8010f2e:	e015      	b.n	8010f5c <rshift+0x68>
 8010f30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010f34:	f1c1 0820 	rsb	r8, r1, #32
 8010f38:	40cf      	lsrs	r7, r1
 8010f3a:	f105 0e04 	add.w	lr, r5, #4
 8010f3e:	46a1      	mov	r9, r4
 8010f40:	4576      	cmp	r6, lr
 8010f42:	46f4      	mov	ip, lr
 8010f44:	d815      	bhi.n	8010f72 <rshift+0x7e>
 8010f46:	1a9a      	subs	r2, r3, r2
 8010f48:	0092      	lsls	r2, r2, #2
 8010f4a:	3a04      	subs	r2, #4
 8010f4c:	3501      	adds	r5, #1
 8010f4e:	42ae      	cmp	r6, r5
 8010f50:	bf38      	it	cc
 8010f52:	2200      	movcc	r2, #0
 8010f54:	18a3      	adds	r3, r4, r2
 8010f56:	50a7      	str	r7, [r4, r2]
 8010f58:	b107      	cbz	r7, 8010f5c <rshift+0x68>
 8010f5a:	3304      	adds	r3, #4
 8010f5c:	1b1a      	subs	r2, r3, r4
 8010f5e:	42a3      	cmp	r3, r4
 8010f60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010f64:	bf08      	it	eq
 8010f66:	2300      	moveq	r3, #0
 8010f68:	6102      	str	r2, [r0, #16]
 8010f6a:	bf08      	it	eq
 8010f6c:	6143      	streq	r3, [r0, #20]
 8010f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f72:	f8dc c000 	ldr.w	ip, [ip]
 8010f76:	fa0c fc08 	lsl.w	ip, ip, r8
 8010f7a:	ea4c 0707 	orr.w	r7, ip, r7
 8010f7e:	f849 7b04 	str.w	r7, [r9], #4
 8010f82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010f86:	40cf      	lsrs	r7, r1
 8010f88:	e7da      	b.n	8010f40 <rshift+0x4c>
 8010f8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8010f8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010f92:	e7c3      	b.n	8010f1c <rshift+0x28>
 8010f94:	4623      	mov	r3, r4
 8010f96:	e7e1      	b.n	8010f5c <rshift+0x68>

08010f98 <__hexdig_fun>:
 8010f98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010f9c:	2b09      	cmp	r3, #9
 8010f9e:	d802      	bhi.n	8010fa6 <__hexdig_fun+0xe>
 8010fa0:	3820      	subs	r0, #32
 8010fa2:	b2c0      	uxtb	r0, r0
 8010fa4:	4770      	bx	lr
 8010fa6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010faa:	2b05      	cmp	r3, #5
 8010fac:	d801      	bhi.n	8010fb2 <__hexdig_fun+0x1a>
 8010fae:	3847      	subs	r0, #71	@ 0x47
 8010fb0:	e7f7      	b.n	8010fa2 <__hexdig_fun+0xa>
 8010fb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010fb6:	2b05      	cmp	r3, #5
 8010fb8:	d801      	bhi.n	8010fbe <__hexdig_fun+0x26>
 8010fba:	3827      	subs	r0, #39	@ 0x27
 8010fbc:	e7f1      	b.n	8010fa2 <__hexdig_fun+0xa>
 8010fbe:	2000      	movs	r0, #0
 8010fc0:	4770      	bx	lr
	...

08010fc4 <__gethex>:
 8010fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fc8:	b085      	sub	sp, #20
 8010fca:	468a      	mov	sl, r1
 8010fcc:	9302      	str	r3, [sp, #8]
 8010fce:	680b      	ldr	r3, [r1, #0]
 8010fd0:	9001      	str	r0, [sp, #4]
 8010fd2:	4690      	mov	r8, r2
 8010fd4:	1c9c      	adds	r4, r3, #2
 8010fd6:	46a1      	mov	r9, r4
 8010fd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010fdc:	2830      	cmp	r0, #48	@ 0x30
 8010fde:	d0fa      	beq.n	8010fd6 <__gethex+0x12>
 8010fe0:	eba9 0303 	sub.w	r3, r9, r3
 8010fe4:	f1a3 0b02 	sub.w	fp, r3, #2
 8010fe8:	f7ff ffd6 	bl	8010f98 <__hexdig_fun>
 8010fec:	4605      	mov	r5, r0
 8010fee:	2800      	cmp	r0, #0
 8010ff0:	d168      	bne.n	80110c4 <__gethex+0x100>
 8010ff2:	49a0      	ldr	r1, [pc, #640]	@ (8011274 <__gethex+0x2b0>)
 8010ff4:	2201      	movs	r2, #1
 8010ff6:	4648      	mov	r0, r9
 8010ff8:	f7ff fefb 	bl	8010df2 <strncmp>
 8010ffc:	4607      	mov	r7, r0
 8010ffe:	2800      	cmp	r0, #0
 8011000:	d167      	bne.n	80110d2 <__gethex+0x10e>
 8011002:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011006:	4626      	mov	r6, r4
 8011008:	f7ff ffc6 	bl	8010f98 <__hexdig_fun>
 801100c:	2800      	cmp	r0, #0
 801100e:	d062      	beq.n	80110d6 <__gethex+0x112>
 8011010:	4623      	mov	r3, r4
 8011012:	7818      	ldrb	r0, [r3, #0]
 8011014:	2830      	cmp	r0, #48	@ 0x30
 8011016:	4699      	mov	r9, r3
 8011018:	f103 0301 	add.w	r3, r3, #1
 801101c:	d0f9      	beq.n	8011012 <__gethex+0x4e>
 801101e:	f7ff ffbb 	bl	8010f98 <__hexdig_fun>
 8011022:	fab0 f580 	clz	r5, r0
 8011026:	096d      	lsrs	r5, r5, #5
 8011028:	f04f 0b01 	mov.w	fp, #1
 801102c:	464a      	mov	r2, r9
 801102e:	4616      	mov	r6, r2
 8011030:	3201      	adds	r2, #1
 8011032:	7830      	ldrb	r0, [r6, #0]
 8011034:	f7ff ffb0 	bl	8010f98 <__hexdig_fun>
 8011038:	2800      	cmp	r0, #0
 801103a:	d1f8      	bne.n	801102e <__gethex+0x6a>
 801103c:	498d      	ldr	r1, [pc, #564]	@ (8011274 <__gethex+0x2b0>)
 801103e:	2201      	movs	r2, #1
 8011040:	4630      	mov	r0, r6
 8011042:	f7ff fed6 	bl	8010df2 <strncmp>
 8011046:	2800      	cmp	r0, #0
 8011048:	d13f      	bne.n	80110ca <__gethex+0x106>
 801104a:	b944      	cbnz	r4, 801105e <__gethex+0x9a>
 801104c:	1c74      	adds	r4, r6, #1
 801104e:	4622      	mov	r2, r4
 8011050:	4616      	mov	r6, r2
 8011052:	3201      	adds	r2, #1
 8011054:	7830      	ldrb	r0, [r6, #0]
 8011056:	f7ff ff9f 	bl	8010f98 <__hexdig_fun>
 801105a:	2800      	cmp	r0, #0
 801105c:	d1f8      	bne.n	8011050 <__gethex+0x8c>
 801105e:	1ba4      	subs	r4, r4, r6
 8011060:	00a7      	lsls	r7, r4, #2
 8011062:	7833      	ldrb	r3, [r6, #0]
 8011064:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011068:	2b50      	cmp	r3, #80	@ 0x50
 801106a:	d13e      	bne.n	80110ea <__gethex+0x126>
 801106c:	7873      	ldrb	r3, [r6, #1]
 801106e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011070:	d033      	beq.n	80110da <__gethex+0x116>
 8011072:	2b2d      	cmp	r3, #45	@ 0x2d
 8011074:	d034      	beq.n	80110e0 <__gethex+0x11c>
 8011076:	1c71      	adds	r1, r6, #1
 8011078:	2400      	movs	r4, #0
 801107a:	7808      	ldrb	r0, [r1, #0]
 801107c:	f7ff ff8c 	bl	8010f98 <__hexdig_fun>
 8011080:	1e43      	subs	r3, r0, #1
 8011082:	b2db      	uxtb	r3, r3
 8011084:	2b18      	cmp	r3, #24
 8011086:	d830      	bhi.n	80110ea <__gethex+0x126>
 8011088:	f1a0 0210 	sub.w	r2, r0, #16
 801108c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011090:	f7ff ff82 	bl	8010f98 <__hexdig_fun>
 8011094:	f100 3cff 	add.w	ip, r0, #4294967295
 8011098:	fa5f fc8c 	uxtb.w	ip, ip
 801109c:	f1bc 0f18 	cmp.w	ip, #24
 80110a0:	f04f 030a 	mov.w	r3, #10
 80110a4:	d91e      	bls.n	80110e4 <__gethex+0x120>
 80110a6:	b104      	cbz	r4, 80110aa <__gethex+0xe6>
 80110a8:	4252      	negs	r2, r2
 80110aa:	4417      	add	r7, r2
 80110ac:	f8ca 1000 	str.w	r1, [sl]
 80110b0:	b1ed      	cbz	r5, 80110ee <__gethex+0x12a>
 80110b2:	f1bb 0f00 	cmp.w	fp, #0
 80110b6:	bf0c      	ite	eq
 80110b8:	2506      	moveq	r5, #6
 80110ba:	2500      	movne	r5, #0
 80110bc:	4628      	mov	r0, r5
 80110be:	b005      	add	sp, #20
 80110c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110c4:	2500      	movs	r5, #0
 80110c6:	462c      	mov	r4, r5
 80110c8:	e7b0      	b.n	801102c <__gethex+0x68>
 80110ca:	2c00      	cmp	r4, #0
 80110cc:	d1c7      	bne.n	801105e <__gethex+0x9a>
 80110ce:	4627      	mov	r7, r4
 80110d0:	e7c7      	b.n	8011062 <__gethex+0x9e>
 80110d2:	464e      	mov	r6, r9
 80110d4:	462f      	mov	r7, r5
 80110d6:	2501      	movs	r5, #1
 80110d8:	e7c3      	b.n	8011062 <__gethex+0x9e>
 80110da:	2400      	movs	r4, #0
 80110dc:	1cb1      	adds	r1, r6, #2
 80110de:	e7cc      	b.n	801107a <__gethex+0xb6>
 80110e0:	2401      	movs	r4, #1
 80110e2:	e7fb      	b.n	80110dc <__gethex+0x118>
 80110e4:	fb03 0002 	mla	r0, r3, r2, r0
 80110e8:	e7ce      	b.n	8011088 <__gethex+0xc4>
 80110ea:	4631      	mov	r1, r6
 80110ec:	e7de      	b.n	80110ac <__gethex+0xe8>
 80110ee:	eba6 0309 	sub.w	r3, r6, r9
 80110f2:	3b01      	subs	r3, #1
 80110f4:	4629      	mov	r1, r5
 80110f6:	2b07      	cmp	r3, #7
 80110f8:	dc0a      	bgt.n	8011110 <__gethex+0x14c>
 80110fa:	9801      	ldr	r0, [sp, #4]
 80110fc:	f7fd fbf8 	bl	800e8f0 <_Balloc>
 8011100:	4604      	mov	r4, r0
 8011102:	b940      	cbnz	r0, 8011116 <__gethex+0x152>
 8011104:	4b5c      	ldr	r3, [pc, #368]	@ (8011278 <__gethex+0x2b4>)
 8011106:	4602      	mov	r2, r0
 8011108:	21e4      	movs	r1, #228	@ 0xe4
 801110a:	485c      	ldr	r0, [pc, #368]	@ (801127c <__gethex+0x2b8>)
 801110c:	f7ff fec0 	bl	8010e90 <__assert_func>
 8011110:	3101      	adds	r1, #1
 8011112:	105b      	asrs	r3, r3, #1
 8011114:	e7ef      	b.n	80110f6 <__gethex+0x132>
 8011116:	f100 0a14 	add.w	sl, r0, #20
 801111a:	2300      	movs	r3, #0
 801111c:	4655      	mov	r5, sl
 801111e:	469b      	mov	fp, r3
 8011120:	45b1      	cmp	r9, r6
 8011122:	d337      	bcc.n	8011194 <__gethex+0x1d0>
 8011124:	f845 bb04 	str.w	fp, [r5], #4
 8011128:	eba5 050a 	sub.w	r5, r5, sl
 801112c:	10ad      	asrs	r5, r5, #2
 801112e:	6125      	str	r5, [r4, #16]
 8011130:	4658      	mov	r0, fp
 8011132:	f7fd fccf 	bl	800ead4 <__hi0bits>
 8011136:	016d      	lsls	r5, r5, #5
 8011138:	f8d8 6000 	ldr.w	r6, [r8]
 801113c:	1a2d      	subs	r5, r5, r0
 801113e:	42b5      	cmp	r5, r6
 8011140:	dd54      	ble.n	80111ec <__gethex+0x228>
 8011142:	1bad      	subs	r5, r5, r6
 8011144:	4629      	mov	r1, r5
 8011146:	4620      	mov	r0, r4
 8011148:	f7fe f85b 	bl	800f202 <__any_on>
 801114c:	4681      	mov	r9, r0
 801114e:	b178      	cbz	r0, 8011170 <__gethex+0x1ac>
 8011150:	1e6b      	subs	r3, r5, #1
 8011152:	1159      	asrs	r1, r3, #5
 8011154:	f003 021f 	and.w	r2, r3, #31
 8011158:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801115c:	f04f 0901 	mov.w	r9, #1
 8011160:	fa09 f202 	lsl.w	r2, r9, r2
 8011164:	420a      	tst	r2, r1
 8011166:	d003      	beq.n	8011170 <__gethex+0x1ac>
 8011168:	454b      	cmp	r3, r9
 801116a:	dc36      	bgt.n	80111da <__gethex+0x216>
 801116c:	f04f 0902 	mov.w	r9, #2
 8011170:	4629      	mov	r1, r5
 8011172:	4620      	mov	r0, r4
 8011174:	f7ff febe 	bl	8010ef4 <rshift>
 8011178:	442f      	add	r7, r5
 801117a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801117e:	42bb      	cmp	r3, r7
 8011180:	da42      	bge.n	8011208 <__gethex+0x244>
 8011182:	9801      	ldr	r0, [sp, #4]
 8011184:	4621      	mov	r1, r4
 8011186:	f7fd fbf3 	bl	800e970 <_Bfree>
 801118a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801118c:	2300      	movs	r3, #0
 801118e:	6013      	str	r3, [r2, #0]
 8011190:	25a3      	movs	r5, #163	@ 0xa3
 8011192:	e793      	b.n	80110bc <__gethex+0xf8>
 8011194:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011198:	2a2e      	cmp	r2, #46	@ 0x2e
 801119a:	d012      	beq.n	80111c2 <__gethex+0x1fe>
 801119c:	2b20      	cmp	r3, #32
 801119e:	d104      	bne.n	80111aa <__gethex+0x1e6>
 80111a0:	f845 bb04 	str.w	fp, [r5], #4
 80111a4:	f04f 0b00 	mov.w	fp, #0
 80111a8:	465b      	mov	r3, fp
 80111aa:	7830      	ldrb	r0, [r6, #0]
 80111ac:	9303      	str	r3, [sp, #12]
 80111ae:	f7ff fef3 	bl	8010f98 <__hexdig_fun>
 80111b2:	9b03      	ldr	r3, [sp, #12]
 80111b4:	f000 000f 	and.w	r0, r0, #15
 80111b8:	4098      	lsls	r0, r3
 80111ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80111be:	3304      	adds	r3, #4
 80111c0:	e7ae      	b.n	8011120 <__gethex+0x15c>
 80111c2:	45b1      	cmp	r9, r6
 80111c4:	d8ea      	bhi.n	801119c <__gethex+0x1d8>
 80111c6:	492b      	ldr	r1, [pc, #172]	@ (8011274 <__gethex+0x2b0>)
 80111c8:	9303      	str	r3, [sp, #12]
 80111ca:	2201      	movs	r2, #1
 80111cc:	4630      	mov	r0, r6
 80111ce:	f7ff fe10 	bl	8010df2 <strncmp>
 80111d2:	9b03      	ldr	r3, [sp, #12]
 80111d4:	2800      	cmp	r0, #0
 80111d6:	d1e1      	bne.n	801119c <__gethex+0x1d8>
 80111d8:	e7a2      	b.n	8011120 <__gethex+0x15c>
 80111da:	1ea9      	subs	r1, r5, #2
 80111dc:	4620      	mov	r0, r4
 80111de:	f7fe f810 	bl	800f202 <__any_on>
 80111e2:	2800      	cmp	r0, #0
 80111e4:	d0c2      	beq.n	801116c <__gethex+0x1a8>
 80111e6:	f04f 0903 	mov.w	r9, #3
 80111ea:	e7c1      	b.n	8011170 <__gethex+0x1ac>
 80111ec:	da09      	bge.n	8011202 <__gethex+0x23e>
 80111ee:	1b75      	subs	r5, r6, r5
 80111f0:	4621      	mov	r1, r4
 80111f2:	9801      	ldr	r0, [sp, #4]
 80111f4:	462a      	mov	r2, r5
 80111f6:	f7fd fdcb 	bl	800ed90 <__lshift>
 80111fa:	1b7f      	subs	r7, r7, r5
 80111fc:	4604      	mov	r4, r0
 80111fe:	f100 0a14 	add.w	sl, r0, #20
 8011202:	f04f 0900 	mov.w	r9, #0
 8011206:	e7b8      	b.n	801117a <__gethex+0x1b6>
 8011208:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801120c:	42bd      	cmp	r5, r7
 801120e:	dd6f      	ble.n	80112f0 <__gethex+0x32c>
 8011210:	1bed      	subs	r5, r5, r7
 8011212:	42ae      	cmp	r6, r5
 8011214:	dc34      	bgt.n	8011280 <__gethex+0x2bc>
 8011216:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801121a:	2b02      	cmp	r3, #2
 801121c:	d022      	beq.n	8011264 <__gethex+0x2a0>
 801121e:	2b03      	cmp	r3, #3
 8011220:	d024      	beq.n	801126c <__gethex+0x2a8>
 8011222:	2b01      	cmp	r3, #1
 8011224:	d115      	bne.n	8011252 <__gethex+0x28e>
 8011226:	42ae      	cmp	r6, r5
 8011228:	d113      	bne.n	8011252 <__gethex+0x28e>
 801122a:	2e01      	cmp	r6, #1
 801122c:	d10b      	bne.n	8011246 <__gethex+0x282>
 801122e:	9a02      	ldr	r2, [sp, #8]
 8011230:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011234:	6013      	str	r3, [r2, #0]
 8011236:	2301      	movs	r3, #1
 8011238:	6123      	str	r3, [r4, #16]
 801123a:	f8ca 3000 	str.w	r3, [sl]
 801123e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011240:	2562      	movs	r5, #98	@ 0x62
 8011242:	601c      	str	r4, [r3, #0]
 8011244:	e73a      	b.n	80110bc <__gethex+0xf8>
 8011246:	1e71      	subs	r1, r6, #1
 8011248:	4620      	mov	r0, r4
 801124a:	f7fd ffda 	bl	800f202 <__any_on>
 801124e:	2800      	cmp	r0, #0
 8011250:	d1ed      	bne.n	801122e <__gethex+0x26a>
 8011252:	9801      	ldr	r0, [sp, #4]
 8011254:	4621      	mov	r1, r4
 8011256:	f7fd fb8b 	bl	800e970 <_Bfree>
 801125a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801125c:	2300      	movs	r3, #0
 801125e:	6013      	str	r3, [r2, #0]
 8011260:	2550      	movs	r5, #80	@ 0x50
 8011262:	e72b      	b.n	80110bc <__gethex+0xf8>
 8011264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011266:	2b00      	cmp	r3, #0
 8011268:	d1f3      	bne.n	8011252 <__gethex+0x28e>
 801126a:	e7e0      	b.n	801122e <__gethex+0x26a>
 801126c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801126e:	2b00      	cmp	r3, #0
 8011270:	d1dd      	bne.n	801122e <__gethex+0x26a>
 8011272:	e7ee      	b.n	8011252 <__gethex+0x28e>
 8011274:	08011d81 	.word	0x08011d81
 8011278:	08011d17 	.word	0x08011d17
 801127c:	08011df3 	.word	0x08011df3
 8011280:	1e6f      	subs	r7, r5, #1
 8011282:	f1b9 0f00 	cmp.w	r9, #0
 8011286:	d130      	bne.n	80112ea <__gethex+0x326>
 8011288:	b127      	cbz	r7, 8011294 <__gethex+0x2d0>
 801128a:	4639      	mov	r1, r7
 801128c:	4620      	mov	r0, r4
 801128e:	f7fd ffb8 	bl	800f202 <__any_on>
 8011292:	4681      	mov	r9, r0
 8011294:	117a      	asrs	r2, r7, #5
 8011296:	2301      	movs	r3, #1
 8011298:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801129c:	f007 071f 	and.w	r7, r7, #31
 80112a0:	40bb      	lsls	r3, r7
 80112a2:	4213      	tst	r3, r2
 80112a4:	4629      	mov	r1, r5
 80112a6:	4620      	mov	r0, r4
 80112a8:	bf18      	it	ne
 80112aa:	f049 0902 	orrne.w	r9, r9, #2
 80112ae:	f7ff fe21 	bl	8010ef4 <rshift>
 80112b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80112b6:	1b76      	subs	r6, r6, r5
 80112b8:	2502      	movs	r5, #2
 80112ba:	f1b9 0f00 	cmp.w	r9, #0
 80112be:	d047      	beq.n	8011350 <__gethex+0x38c>
 80112c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80112c4:	2b02      	cmp	r3, #2
 80112c6:	d015      	beq.n	80112f4 <__gethex+0x330>
 80112c8:	2b03      	cmp	r3, #3
 80112ca:	d017      	beq.n	80112fc <__gethex+0x338>
 80112cc:	2b01      	cmp	r3, #1
 80112ce:	d109      	bne.n	80112e4 <__gethex+0x320>
 80112d0:	f019 0f02 	tst.w	r9, #2
 80112d4:	d006      	beq.n	80112e4 <__gethex+0x320>
 80112d6:	f8da 3000 	ldr.w	r3, [sl]
 80112da:	ea49 0903 	orr.w	r9, r9, r3
 80112de:	f019 0f01 	tst.w	r9, #1
 80112e2:	d10e      	bne.n	8011302 <__gethex+0x33e>
 80112e4:	f045 0510 	orr.w	r5, r5, #16
 80112e8:	e032      	b.n	8011350 <__gethex+0x38c>
 80112ea:	f04f 0901 	mov.w	r9, #1
 80112ee:	e7d1      	b.n	8011294 <__gethex+0x2d0>
 80112f0:	2501      	movs	r5, #1
 80112f2:	e7e2      	b.n	80112ba <__gethex+0x2f6>
 80112f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112f6:	f1c3 0301 	rsb	r3, r3, #1
 80112fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80112fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d0f0      	beq.n	80112e4 <__gethex+0x320>
 8011302:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011306:	f104 0314 	add.w	r3, r4, #20
 801130a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801130e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011312:	f04f 0c00 	mov.w	ip, #0
 8011316:	4618      	mov	r0, r3
 8011318:	f853 2b04 	ldr.w	r2, [r3], #4
 801131c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011320:	d01b      	beq.n	801135a <__gethex+0x396>
 8011322:	3201      	adds	r2, #1
 8011324:	6002      	str	r2, [r0, #0]
 8011326:	2d02      	cmp	r5, #2
 8011328:	f104 0314 	add.w	r3, r4, #20
 801132c:	d13c      	bne.n	80113a8 <__gethex+0x3e4>
 801132e:	f8d8 2000 	ldr.w	r2, [r8]
 8011332:	3a01      	subs	r2, #1
 8011334:	42b2      	cmp	r2, r6
 8011336:	d109      	bne.n	801134c <__gethex+0x388>
 8011338:	1171      	asrs	r1, r6, #5
 801133a:	2201      	movs	r2, #1
 801133c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011340:	f006 061f 	and.w	r6, r6, #31
 8011344:	fa02 f606 	lsl.w	r6, r2, r6
 8011348:	421e      	tst	r6, r3
 801134a:	d13a      	bne.n	80113c2 <__gethex+0x3fe>
 801134c:	f045 0520 	orr.w	r5, r5, #32
 8011350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011352:	601c      	str	r4, [r3, #0]
 8011354:	9b02      	ldr	r3, [sp, #8]
 8011356:	601f      	str	r7, [r3, #0]
 8011358:	e6b0      	b.n	80110bc <__gethex+0xf8>
 801135a:	4299      	cmp	r1, r3
 801135c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011360:	d8d9      	bhi.n	8011316 <__gethex+0x352>
 8011362:	68a3      	ldr	r3, [r4, #8]
 8011364:	459b      	cmp	fp, r3
 8011366:	db17      	blt.n	8011398 <__gethex+0x3d4>
 8011368:	6861      	ldr	r1, [r4, #4]
 801136a:	9801      	ldr	r0, [sp, #4]
 801136c:	3101      	adds	r1, #1
 801136e:	f7fd fabf 	bl	800e8f0 <_Balloc>
 8011372:	4681      	mov	r9, r0
 8011374:	b918      	cbnz	r0, 801137e <__gethex+0x3ba>
 8011376:	4b1a      	ldr	r3, [pc, #104]	@ (80113e0 <__gethex+0x41c>)
 8011378:	4602      	mov	r2, r0
 801137a:	2184      	movs	r1, #132	@ 0x84
 801137c:	e6c5      	b.n	801110a <__gethex+0x146>
 801137e:	6922      	ldr	r2, [r4, #16]
 8011380:	3202      	adds	r2, #2
 8011382:	f104 010c 	add.w	r1, r4, #12
 8011386:	0092      	lsls	r2, r2, #2
 8011388:	300c      	adds	r0, #12
 801138a:	f7fc fb42 	bl	800da12 <memcpy>
 801138e:	4621      	mov	r1, r4
 8011390:	9801      	ldr	r0, [sp, #4]
 8011392:	f7fd faed 	bl	800e970 <_Bfree>
 8011396:	464c      	mov	r4, r9
 8011398:	6923      	ldr	r3, [r4, #16]
 801139a:	1c5a      	adds	r2, r3, #1
 801139c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80113a0:	6122      	str	r2, [r4, #16]
 80113a2:	2201      	movs	r2, #1
 80113a4:	615a      	str	r2, [r3, #20]
 80113a6:	e7be      	b.n	8011326 <__gethex+0x362>
 80113a8:	6922      	ldr	r2, [r4, #16]
 80113aa:	455a      	cmp	r2, fp
 80113ac:	dd0b      	ble.n	80113c6 <__gethex+0x402>
 80113ae:	2101      	movs	r1, #1
 80113b0:	4620      	mov	r0, r4
 80113b2:	f7ff fd9f 	bl	8010ef4 <rshift>
 80113b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80113ba:	3701      	adds	r7, #1
 80113bc:	42bb      	cmp	r3, r7
 80113be:	f6ff aee0 	blt.w	8011182 <__gethex+0x1be>
 80113c2:	2501      	movs	r5, #1
 80113c4:	e7c2      	b.n	801134c <__gethex+0x388>
 80113c6:	f016 061f 	ands.w	r6, r6, #31
 80113ca:	d0fa      	beq.n	80113c2 <__gethex+0x3fe>
 80113cc:	4453      	add	r3, sl
 80113ce:	f1c6 0620 	rsb	r6, r6, #32
 80113d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80113d6:	f7fd fb7d 	bl	800ead4 <__hi0bits>
 80113da:	42b0      	cmp	r0, r6
 80113dc:	dbe7      	blt.n	80113ae <__gethex+0x3ea>
 80113de:	e7f0      	b.n	80113c2 <__gethex+0x3fe>
 80113e0:	08011d17 	.word	0x08011d17

080113e4 <L_shift>:
 80113e4:	f1c2 0208 	rsb	r2, r2, #8
 80113e8:	0092      	lsls	r2, r2, #2
 80113ea:	b570      	push	{r4, r5, r6, lr}
 80113ec:	f1c2 0620 	rsb	r6, r2, #32
 80113f0:	6843      	ldr	r3, [r0, #4]
 80113f2:	6804      	ldr	r4, [r0, #0]
 80113f4:	fa03 f506 	lsl.w	r5, r3, r6
 80113f8:	432c      	orrs	r4, r5
 80113fa:	40d3      	lsrs	r3, r2
 80113fc:	6004      	str	r4, [r0, #0]
 80113fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8011402:	4288      	cmp	r0, r1
 8011404:	d3f4      	bcc.n	80113f0 <L_shift+0xc>
 8011406:	bd70      	pop	{r4, r5, r6, pc}

08011408 <__match>:
 8011408:	b530      	push	{r4, r5, lr}
 801140a:	6803      	ldr	r3, [r0, #0]
 801140c:	3301      	adds	r3, #1
 801140e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011412:	b914      	cbnz	r4, 801141a <__match+0x12>
 8011414:	6003      	str	r3, [r0, #0]
 8011416:	2001      	movs	r0, #1
 8011418:	bd30      	pop	{r4, r5, pc}
 801141a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801141e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011422:	2d19      	cmp	r5, #25
 8011424:	bf98      	it	ls
 8011426:	3220      	addls	r2, #32
 8011428:	42a2      	cmp	r2, r4
 801142a:	d0f0      	beq.n	801140e <__match+0x6>
 801142c:	2000      	movs	r0, #0
 801142e:	e7f3      	b.n	8011418 <__match+0x10>

08011430 <__hexnan>:
 8011430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011434:	680b      	ldr	r3, [r1, #0]
 8011436:	6801      	ldr	r1, [r0, #0]
 8011438:	115e      	asrs	r6, r3, #5
 801143a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801143e:	f013 031f 	ands.w	r3, r3, #31
 8011442:	b087      	sub	sp, #28
 8011444:	bf18      	it	ne
 8011446:	3604      	addne	r6, #4
 8011448:	2500      	movs	r5, #0
 801144a:	1f37      	subs	r7, r6, #4
 801144c:	4682      	mov	sl, r0
 801144e:	4690      	mov	r8, r2
 8011450:	9301      	str	r3, [sp, #4]
 8011452:	f846 5c04 	str.w	r5, [r6, #-4]
 8011456:	46b9      	mov	r9, r7
 8011458:	463c      	mov	r4, r7
 801145a:	9502      	str	r5, [sp, #8]
 801145c:	46ab      	mov	fp, r5
 801145e:	784a      	ldrb	r2, [r1, #1]
 8011460:	1c4b      	adds	r3, r1, #1
 8011462:	9303      	str	r3, [sp, #12]
 8011464:	b342      	cbz	r2, 80114b8 <__hexnan+0x88>
 8011466:	4610      	mov	r0, r2
 8011468:	9105      	str	r1, [sp, #20]
 801146a:	9204      	str	r2, [sp, #16]
 801146c:	f7ff fd94 	bl	8010f98 <__hexdig_fun>
 8011470:	2800      	cmp	r0, #0
 8011472:	d151      	bne.n	8011518 <__hexnan+0xe8>
 8011474:	9a04      	ldr	r2, [sp, #16]
 8011476:	9905      	ldr	r1, [sp, #20]
 8011478:	2a20      	cmp	r2, #32
 801147a:	d818      	bhi.n	80114ae <__hexnan+0x7e>
 801147c:	9b02      	ldr	r3, [sp, #8]
 801147e:	459b      	cmp	fp, r3
 8011480:	dd13      	ble.n	80114aa <__hexnan+0x7a>
 8011482:	454c      	cmp	r4, r9
 8011484:	d206      	bcs.n	8011494 <__hexnan+0x64>
 8011486:	2d07      	cmp	r5, #7
 8011488:	dc04      	bgt.n	8011494 <__hexnan+0x64>
 801148a:	462a      	mov	r2, r5
 801148c:	4649      	mov	r1, r9
 801148e:	4620      	mov	r0, r4
 8011490:	f7ff ffa8 	bl	80113e4 <L_shift>
 8011494:	4544      	cmp	r4, r8
 8011496:	d952      	bls.n	801153e <__hexnan+0x10e>
 8011498:	2300      	movs	r3, #0
 801149a:	f1a4 0904 	sub.w	r9, r4, #4
 801149e:	f844 3c04 	str.w	r3, [r4, #-4]
 80114a2:	f8cd b008 	str.w	fp, [sp, #8]
 80114a6:	464c      	mov	r4, r9
 80114a8:	461d      	mov	r5, r3
 80114aa:	9903      	ldr	r1, [sp, #12]
 80114ac:	e7d7      	b.n	801145e <__hexnan+0x2e>
 80114ae:	2a29      	cmp	r2, #41	@ 0x29
 80114b0:	d157      	bne.n	8011562 <__hexnan+0x132>
 80114b2:	3102      	adds	r1, #2
 80114b4:	f8ca 1000 	str.w	r1, [sl]
 80114b8:	f1bb 0f00 	cmp.w	fp, #0
 80114bc:	d051      	beq.n	8011562 <__hexnan+0x132>
 80114be:	454c      	cmp	r4, r9
 80114c0:	d206      	bcs.n	80114d0 <__hexnan+0xa0>
 80114c2:	2d07      	cmp	r5, #7
 80114c4:	dc04      	bgt.n	80114d0 <__hexnan+0xa0>
 80114c6:	462a      	mov	r2, r5
 80114c8:	4649      	mov	r1, r9
 80114ca:	4620      	mov	r0, r4
 80114cc:	f7ff ff8a 	bl	80113e4 <L_shift>
 80114d0:	4544      	cmp	r4, r8
 80114d2:	d936      	bls.n	8011542 <__hexnan+0x112>
 80114d4:	f1a8 0204 	sub.w	r2, r8, #4
 80114d8:	4623      	mov	r3, r4
 80114da:	f853 1b04 	ldr.w	r1, [r3], #4
 80114de:	f842 1f04 	str.w	r1, [r2, #4]!
 80114e2:	429f      	cmp	r7, r3
 80114e4:	d2f9      	bcs.n	80114da <__hexnan+0xaa>
 80114e6:	1b3b      	subs	r3, r7, r4
 80114e8:	f023 0303 	bic.w	r3, r3, #3
 80114ec:	3304      	adds	r3, #4
 80114ee:	3401      	adds	r4, #1
 80114f0:	3e03      	subs	r6, #3
 80114f2:	42b4      	cmp	r4, r6
 80114f4:	bf88      	it	hi
 80114f6:	2304      	movhi	r3, #4
 80114f8:	4443      	add	r3, r8
 80114fa:	2200      	movs	r2, #0
 80114fc:	f843 2b04 	str.w	r2, [r3], #4
 8011500:	429f      	cmp	r7, r3
 8011502:	d2fb      	bcs.n	80114fc <__hexnan+0xcc>
 8011504:	683b      	ldr	r3, [r7, #0]
 8011506:	b91b      	cbnz	r3, 8011510 <__hexnan+0xe0>
 8011508:	4547      	cmp	r7, r8
 801150a:	d128      	bne.n	801155e <__hexnan+0x12e>
 801150c:	2301      	movs	r3, #1
 801150e:	603b      	str	r3, [r7, #0]
 8011510:	2005      	movs	r0, #5
 8011512:	b007      	add	sp, #28
 8011514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011518:	3501      	adds	r5, #1
 801151a:	2d08      	cmp	r5, #8
 801151c:	f10b 0b01 	add.w	fp, fp, #1
 8011520:	dd06      	ble.n	8011530 <__hexnan+0x100>
 8011522:	4544      	cmp	r4, r8
 8011524:	d9c1      	bls.n	80114aa <__hexnan+0x7a>
 8011526:	2300      	movs	r3, #0
 8011528:	f844 3c04 	str.w	r3, [r4, #-4]
 801152c:	2501      	movs	r5, #1
 801152e:	3c04      	subs	r4, #4
 8011530:	6822      	ldr	r2, [r4, #0]
 8011532:	f000 000f 	and.w	r0, r0, #15
 8011536:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801153a:	6020      	str	r0, [r4, #0]
 801153c:	e7b5      	b.n	80114aa <__hexnan+0x7a>
 801153e:	2508      	movs	r5, #8
 8011540:	e7b3      	b.n	80114aa <__hexnan+0x7a>
 8011542:	9b01      	ldr	r3, [sp, #4]
 8011544:	2b00      	cmp	r3, #0
 8011546:	d0dd      	beq.n	8011504 <__hexnan+0xd4>
 8011548:	f1c3 0320 	rsb	r3, r3, #32
 801154c:	f04f 32ff 	mov.w	r2, #4294967295
 8011550:	40da      	lsrs	r2, r3
 8011552:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011556:	4013      	ands	r3, r2
 8011558:	f846 3c04 	str.w	r3, [r6, #-4]
 801155c:	e7d2      	b.n	8011504 <__hexnan+0xd4>
 801155e:	3f04      	subs	r7, #4
 8011560:	e7d0      	b.n	8011504 <__hexnan+0xd4>
 8011562:	2004      	movs	r0, #4
 8011564:	e7d5      	b.n	8011512 <__hexnan+0xe2>

08011566 <__ascii_mbtowc>:
 8011566:	b082      	sub	sp, #8
 8011568:	b901      	cbnz	r1, 801156c <__ascii_mbtowc+0x6>
 801156a:	a901      	add	r1, sp, #4
 801156c:	b142      	cbz	r2, 8011580 <__ascii_mbtowc+0x1a>
 801156e:	b14b      	cbz	r3, 8011584 <__ascii_mbtowc+0x1e>
 8011570:	7813      	ldrb	r3, [r2, #0]
 8011572:	600b      	str	r3, [r1, #0]
 8011574:	7812      	ldrb	r2, [r2, #0]
 8011576:	1e10      	subs	r0, r2, #0
 8011578:	bf18      	it	ne
 801157a:	2001      	movne	r0, #1
 801157c:	b002      	add	sp, #8
 801157e:	4770      	bx	lr
 8011580:	4610      	mov	r0, r2
 8011582:	e7fb      	b.n	801157c <__ascii_mbtowc+0x16>
 8011584:	f06f 0001 	mvn.w	r0, #1
 8011588:	e7f8      	b.n	801157c <__ascii_mbtowc+0x16>

0801158a <_realloc_r>:
 801158a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801158e:	4607      	mov	r7, r0
 8011590:	4614      	mov	r4, r2
 8011592:	460d      	mov	r5, r1
 8011594:	b921      	cbnz	r1, 80115a0 <_realloc_r+0x16>
 8011596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801159a:	4611      	mov	r1, r2
 801159c:	f7fd b91c 	b.w	800e7d8 <_malloc_r>
 80115a0:	b92a      	cbnz	r2, 80115ae <_realloc_r+0x24>
 80115a2:	f7fd f8a5 	bl	800e6f0 <_free_r>
 80115a6:	4625      	mov	r5, r4
 80115a8:	4628      	mov	r0, r5
 80115aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115ae:	f000 f8b2 	bl	8011716 <_malloc_usable_size_r>
 80115b2:	4284      	cmp	r4, r0
 80115b4:	4606      	mov	r6, r0
 80115b6:	d802      	bhi.n	80115be <_realloc_r+0x34>
 80115b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80115bc:	d8f4      	bhi.n	80115a8 <_realloc_r+0x1e>
 80115be:	4621      	mov	r1, r4
 80115c0:	4638      	mov	r0, r7
 80115c2:	f7fd f909 	bl	800e7d8 <_malloc_r>
 80115c6:	4680      	mov	r8, r0
 80115c8:	b908      	cbnz	r0, 80115ce <_realloc_r+0x44>
 80115ca:	4645      	mov	r5, r8
 80115cc:	e7ec      	b.n	80115a8 <_realloc_r+0x1e>
 80115ce:	42b4      	cmp	r4, r6
 80115d0:	4622      	mov	r2, r4
 80115d2:	4629      	mov	r1, r5
 80115d4:	bf28      	it	cs
 80115d6:	4632      	movcs	r2, r6
 80115d8:	f7fc fa1b 	bl	800da12 <memcpy>
 80115dc:	4629      	mov	r1, r5
 80115de:	4638      	mov	r0, r7
 80115e0:	f7fd f886 	bl	800e6f0 <_free_r>
 80115e4:	e7f1      	b.n	80115ca <_realloc_r+0x40>
	...

080115e8 <_strtoul_l.isra.0>:
 80115e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80115ec:	4e34      	ldr	r6, [pc, #208]	@ (80116c0 <_strtoul_l.isra.0+0xd8>)
 80115ee:	4686      	mov	lr, r0
 80115f0:	460d      	mov	r5, r1
 80115f2:	4628      	mov	r0, r5
 80115f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80115f8:	5d37      	ldrb	r7, [r6, r4]
 80115fa:	f017 0708 	ands.w	r7, r7, #8
 80115fe:	d1f8      	bne.n	80115f2 <_strtoul_l.isra.0+0xa>
 8011600:	2c2d      	cmp	r4, #45	@ 0x2d
 8011602:	d110      	bne.n	8011626 <_strtoul_l.isra.0+0x3e>
 8011604:	782c      	ldrb	r4, [r5, #0]
 8011606:	2701      	movs	r7, #1
 8011608:	1c85      	adds	r5, r0, #2
 801160a:	f033 0010 	bics.w	r0, r3, #16
 801160e:	d115      	bne.n	801163c <_strtoul_l.isra.0+0x54>
 8011610:	2c30      	cmp	r4, #48	@ 0x30
 8011612:	d10d      	bne.n	8011630 <_strtoul_l.isra.0+0x48>
 8011614:	7828      	ldrb	r0, [r5, #0]
 8011616:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801161a:	2858      	cmp	r0, #88	@ 0x58
 801161c:	d108      	bne.n	8011630 <_strtoul_l.isra.0+0x48>
 801161e:	786c      	ldrb	r4, [r5, #1]
 8011620:	3502      	adds	r5, #2
 8011622:	2310      	movs	r3, #16
 8011624:	e00a      	b.n	801163c <_strtoul_l.isra.0+0x54>
 8011626:	2c2b      	cmp	r4, #43	@ 0x2b
 8011628:	bf04      	itt	eq
 801162a:	782c      	ldrbeq	r4, [r5, #0]
 801162c:	1c85      	addeq	r5, r0, #2
 801162e:	e7ec      	b.n	801160a <_strtoul_l.isra.0+0x22>
 8011630:	2b00      	cmp	r3, #0
 8011632:	d1f6      	bne.n	8011622 <_strtoul_l.isra.0+0x3a>
 8011634:	2c30      	cmp	r4, #48	@ 0x30
 8011636:	bf14      	ite	ne
 8011638:	230a      	movne	r3, #10
 801163a:	2308      	moveq	r3, #8
 801163c:	f04f 38ff 	mov.w	r8, #4294967295
 8011640:	2600      	movs	r6, #0
 8011642:	fbb8 f8f3 	udiv	r8, r8, r3
 8011646:	fb03 f908 	mul.w	r9, r3, r8
 801164a:	ea6f 0909 	mvn.w	r9, r9
 801164e:	4630      	mov	r0, r6
 8011650:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011654:	f1bc 0f09 	cmp.w	ip, #9
 8011658:	d810      	bhi.n	801167c <_strtoul_l.isra.0+0x94>
 801165a:	4664      	mov	r4, ip
 801165c:	42a3      	cmp	r3, r4
 801165e:	dd1e      	ble.n	801169e <_strtoul_l.isra.0+0xb6>
 8011660:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011664:	d007      	beq.n	8011676 <_strtoul_l.isra.0+0x8e>
 8011666:	4580      	cmp	r8, r0
 8011668:	d316      	bcc.n	8011698 <_strtoul_l.isra.0+0xb0>
 801166a:	d101      	bne.n	8011670 <_strtoul_l.isra.0+0x88>
 801166c:	45a1      	cmp	r9, r4
 801166e:	db13      	blt.n	8011698 <_strtoul_l.isra.0+0xb0>
 8011670:	fb00 4003 	mla	r0, r0, r3, r4
 8011674:	2601      	movs	r6, #1
 8011676:	f815 4b01 	ldrb.w	r4, [r5], #1
 801167a:	e7e9      	b.n	8011650 <_strtoul_l.isra.0+0x68>
 801167c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011680:	f1bc 0f19 	cmp.w	ip, #25
 8011684:	d801      	bhi.n	801168a <_strtoul_l.isra.0+0xa2>
 8011686:	3c37      	subs	r4, #55	@ 0x37
 8011688:	e7e8      	b.n	801165c <_strtoul_l.isra.0+0x74>
 801168a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801168e:	f1bc 0f19 	cmp.w	ip, #25
 8011692:	d804      	bhi.n	801169e <_strtoul_l.isra.0+0xb6>
 8011694:	3c57      	subs	r4, #87	@ 0x57
 8011696:	e7e1      	b.n	801165c <_strtoul_l.isra.0+0x74>
 8011698:	f04f 36ff 	mov.w	r6, #4294967295
 801169c:	e7eb      	b.n	8011676 <_strtoul_l.isra.0+0x8e>
 801169e:	1c73      	adds	r3, r6, #1
 80116a0:	d106      	bne.n	80116b0 <_strtoul_l.isra.0+0xc8>
 80116a2:	2322      	movs	r3, #34	@ 0x22
 80116a4:	f8ce 3000 	str.w	r3, [lr]
 80116a8:	4630      	mov	r0, r6
 80116aa:	b932      	cbnz	r2, 80116ba <_strtoul_l.isra.0+0xd2>
 80116ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116b0:	b107      	cbz	r7, 80116b4 <_strtoul_l.isra.0+0xcc>
 80116b2:	4240      	negs	r0, r0
 80116b4:	2a00      	cmp	r2, #0
 80116b6:	d0f9      	beq.n	80116ac <_strtoul_l.isra.0+0xc4>
 80116b8:	b106      	cbz	r6, 80116bc <_strtoul_l.isra.0+0xd4>
 80116ba:	1e69      	subs	r1, r5, #1
 80116bc:	6011      	str	r1, [r2, #0]
 80116be:	e7f5      	b.n	80116ac <_strtoul_l.isra.0+0xc4>
 80116c0:	08011fa1 	.word	0x08011fa1

080116c4 <_strtoul_r>:
 80116c4:	f7ff bf90 	b.w	80115e8 <_strtoul_l.isra.0>

080116c8 <__ascii_wctomb>:
 80116c8:	4603      	mov	r3, r0
 80116ca:	4608      	mov	r0, r1
 80116cc:	b141      	cbz	r1, 80116e0 <__ascii_wctomb+0x18>
 80116ce:	2aff      	cmp	r2, #255	@ 0xff
 80116d0:	d904      	bls.n	80116dc <__ascii_wctomb+0x14>
 80116d2:	228a      	movs	r2, #138	@ 0x8a
 80116d4:	601a      	str	r2, [r3, #0]
 80116d6:	f04f 30ff 	mov.w	r0, #4294967295
 80116da:	4770      	bx	lr
 80116dc:	700a      	strb	r2, [r1, #0]
 80116de:	2001      	movs	r0, #1
 80116e0:	4770      	bx	lr
	...

080116e4 <fiprintf>:
 80116e4:	b40e      	push	{r1, r2, r3}
 80116e6:	b503      	push	{r0, r1, lr}
 80116e8:	4601      	mov	r1, r0
 80116ea:	ab03      	add	r3, sp, #12
 80116ec:	4805      	ldr	r0, [pc, #20]	@ (8011704 <fiprintf+0x20>)
 80116ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80116f2:	6800      	ldr	r0, [r0, #0]
 80116f4:	9301      	str	r3, [sp, #4]
 80116f6:	f7fe ff7b 	bl	80105f0 <_vfiprintf_r>
 80116fa:	b002      	add	sp, #8
 80116fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8011700:	b003      	add	sp, #12
 8011702:	4770      	bx	lr
 8011704:	20000030 	.word	0x20000030

08011708 <abort>:
 8011708:	b508      	push	{r3, lr}
 801170a:	2006      	movs	r0, #6
 801170c:	f000 f834 	bl	8011778 <raise>
 8011710:	2001      	movs	r0, #1
 8011712:	f7f2 f8f5 	bl	8003900 <_exit>

08011716 <_malloc_usable_size_r>:
 8011716:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801171a:	1f18      	subs	r0, r3, #4
 801171c:	2b00      	cmp	r3, #0
 801171e:	bfbc      	itt	lt
 8011720:	580b      	ldrlt	r3, [r1, r0]
 8011722:	18c0      	addlt	r0, r0, r3
 8011724:	4770      	bx	lr

08011726 <_raise_r>:
 8011726:	291f      	cmp	r1, #31
 8011728:	b538      	push	{r3, r4, r5, lr}
 801172a:	4605      	mov	r5, r0
 801172c:	460c      	mov	r4, r1
 801172e:	d904      	bls.n	801173a <_raise_r+0x14>
 8011730:	2316      	movs	r3, #22
 8011732:	6003      	str	r3, [r0, #0]
 8011734:	f04f 30ff 	mov.w	r0, #4294967295
 8011738:	bd38      	pop	{r3, r4, r5, pc}
 801173a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801173c:	b112      	cbz	r2, 8011744 <_raise_r+0x1e>
 801173e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011742:	b94b      	cbnz	r3, 8011758 <_raise_r+0x32>
 8011744:	4628      	mov	r0, r5
 8011746:	f000 f831 	bl	80117ac <_getpid_r>
 801174a:	4622      	mov	r2, r4
 801174c:	4601      	mov	r1, r0
 801174e:	4628      	mov	r0, r5
 8011750:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011754:	f000 b818 	b.w	8011788 <_kill_r>
 8011758:	2b01      	cmp	r3, #1
 801175a:	d00a      	beq.n	8011772 <_raise_r+0x4c>
 801175c:	1c59      	adds	r1, r3, #1
 801175e:	d103      	bne.n	8011768 <_raise_r+0x42>
 8011760:	2316      	movs	r3, #22
 8011762:	6003      	str	r3, [r0, #0]
 8011764:	2001      	movs	r0, #1
 8011766:	e7e7      	b.n	8011738 <_raise_r+0x12>
 8011768:	2100      	movs	r1, #0
 801176a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801176e:	4620      	mov	r0, r4
 8011770:	4798      	blx	r3
 8011772:	2000      	movs	r0, #0
 8011774:	e7e0      	b.n	8011738 <_raise_r+0x12>
	...

08011778 <raise>:
 8011778:	4b02      	ldr	r3, [pc, #8]	@ (8011784 <raise+0xc>)
 801177a:	4601      	mov	r1, r0
 801177c:	6818      	ldr	r0, [r3, #0]
 801177e:	f7ff bfd2 	b.w	8011726 <_raise_r>
 8011782:	bf00      	nop
 8011784:	20000030 	.word	0x20000030

08011788 <_kill_r>:
 8011788:	b538      	push	{r3, r4, r5, lr}
 801178a:	4d07      	ldr	r5, [pc, #28]	@ (80117a8 <_kill_r+0x20>)
 801178c:	2300      	movs	r3, #0
 801178e:	4604      	mov	r4, r0
 8011790:	4608      	mov	r0, r1
 8011792:	4611      	mov	r1, r2
 8011794:	602b      	str	r3, [r5, #0]
 8011796:	f7f2 f8a3 	bl	80038e0 <_kill>
 801179a:	1c43      	adds	r3, r0, #1
 801179c:	d102      	bne.n	80117a4 <_kill_r+0x1c>
 801179e:	682b      	ldr	r3, [r5, #0]
 80117a0:	b103      	cbz	r3, 80117a4 <_kill_r+0x1c>
 80117a2:	6023      	str	r3, [r4, #0]
 80117a4:	bd38      	pop	{r3, r4, r5, pc}
 80117a6:	bf00      	nop
 80117a8:	2000142c 	.word	0x2000142c

080117ac <_getpid_r>:
 80117ac:	f7f2 b890 	b.w	80038d0 <_getpid>

080117b0 <atan2f>:
 80117b0:	f000 b822 	b.w	80117f8 <__ieee754_atan2f>

080117b4 <sqrtf>:
 80117b4:	b508      	push	{r3, lr}
 80117b6:	ed2d 8b02 	vpush	{d8}
 80117ba:	eeb0 8a40 	vmov.f32	s16, s0
 80117be:	f000 f817 	bl	80117f0 <__ieee754_sqrtf>
 80117c2:	eeb4 8a48 	vcmp.f32	s16, s16
 80117c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ca:	d60c      	bvs.n	80117e6 <sqrtf+0x32>
 80117cc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80117ec <sqrtf+0x38>
 80117d0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80117d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117d8:	d505      	bpl.n	80117e6 <sqrtf+0x32>
 80117da:	f7fc f8ed 	bl	800d9b8 <__errno>
 80117de:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80117e2:	2321      	movs	r3, #33	@ 0x21
 80117e4:	6003      	str	r3, [r0, #0]
 80117e6:	ecbd 8b02 	vpop	{d8}
 80117ea:	bd08      	pop	{r3, pc}
 80117ec:	00000000 	.word	0x00000000

080117f0 <__ieee754_sqrtf>:
 80117f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80117f4:	4770      	bx	lr
	...

080117f8 <__ieee754_atan2f>:
 80117f8:	ee10 2a90 	vmov	r2, s1
 80117fc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8011800:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011804:	b510      	push	{r4, lr}
 8011806:	eef0 7a40 	vmov.f32	s15, s0
 801180a:	d806      	bhi.n	801181a <__ieee754_atan2f+0x22>
 801180c:	ee10 0a10 	vmov	r0, s0
 8011810:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8011814:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011818:	d904      	bls.n	8011824 <__ieee754_atan2f+0x2c>
 801181a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801181e:	eeb0 0a67 	vmov.f32	s0, s15
 8011822:	bd10      	pop	{r4, pc}
 8011824:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8011828:	d103      	bne.n	8011832 <__ieee754_atan2f+0x3a>
 801182a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801182e:	f000 b883 	b.w	8011938 <atanf>
 8011832:	1794      	asrs	r4, r2, #30
 8011834:	f004 0402 	and.w	r4, r4, #2
 8011838:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801183c:	b943      	cbnz	r3, 8011850 <__ieee754_atan2f+0x58>
 801183e:	2c02      	cmp	r4, #2
 8011840:	d05e      	beq.n	8011900 <__ieee754_atan2f+0x108>
 8011842:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011914 <__ieee754_atan2f+0x11c>
 8011846:	2c03      	cmp	r4, #3
 8011848:	bf08      	it	eq
 801184a:	eef0 7a47 	vmoveq.f32	s15, s14
 801184e:	e7e6      	b.n	801181e <__ieee754_atan2f+0x26>
 8011850:	b941      	cbnz	r1, 8011864 <__ieee754_atan2f+0x6c>
 8011852:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8011918 <__ieee754_atan2f+0x120>
 8011856:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801191c <__ieee754_atan2f+0x124>
 801185a:	2800      	cmp	r0, #0
 801185c:	bfa8      	it	ge
 801185e:	eef0 7a47 	vmovge.f32	s15, s14
 8011862:	e7dc      	b.n	801181e <__ieee754_atan2f+0x26>
 8011864:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011868:	d110      	bne.n	801188c <__ieee754_atan2f+0x94>
 801186a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801186e:	f104 34ff 	add.w	r4, r4, #4294967295
 8011872:	d107      	bne.n	8011884 <__ieee754_atan2f+0x8c>
 8011874:	2c02      	cmp	r4, #2
 8011876:	d846      	bhi.n	8011906 <__ieee754_atan2f+0x10e>
 8011878:	4b29      	ldr	r3, [pc, #164]	@ (8011920 <__ieee754_atan2f+0x128>)
 801187a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801187e:	edd3 7a00 	vldr	s15, [r3]
 8011882:	e7cc      	b.n	801181e <__ieee754_atan2f+0x26>
 8011884:	2c02      	cmp	r4, #2
 8011886:	d841      	bhi.n	801190c <__ieee754_atan2f+0x114>
 8011888:	4b26      	ldr	r3, [pc, #152]	@ (8011924 <__ieee754_atan2f+0x12c>)
 801188a:	e7f6      	b.n	801187a <__ieee754_atan2f+0x82>
 801188c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011890:	d0df      	beq.n	8011852 <__ieee754_atan2f+0x5a>
 8011892:	1a5b      	subs	r3, r3, r1
 8011894:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8011898:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801189c:	da1a      	bge.n	80118d4 <__ieee754_atan2f+0xdc>
 801189e:	2a00      	cmp	r2, #0
 80118a0:	da01      	bge.n	80118a6 <__ieee754_atan2f+0xae>
 80118a2:	313c      	adds	r1, #60	@ 0x3c
 80118a4:	db19      	blt.n	80118da <__ieee754_atan2f+0xe2>
 80118a6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80118aa:	f000 f919 	bl	8011ae0 <fabsf>
 80118ae:	f000 f843 	bl	8011938 <atanf>
 80118b2:	eef0 7a40 	vmov.f32	s15, s0
 80118b6:	2c01      	cmp	r4, #1
 80118b8:	d012      	beq.n	80118e0 <__ieee754_atan2f+0xe8>
 80118ba:	2c02      	cmp	r4, #2
 80118bc:	d017      	beq.n	80118ee <__ieee754_atan2f+0xf6>
 80118be:	2c00      	cmp	r4, #0
 80118c0:	d0ad      	beq.n	801181e <__ieee754_atan2f+0x26>
 80118c2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8011928 <__ieee754_atan2f+0x130>
 80118c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80118ca:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801192c <__ieee754_atan2f+0x134>
 80118ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80118d2:	e7a4      	b.n	801181e <__ieee754_atan2f+0x26>
 80118d4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801191c <__ieee754_atan2f+0x124>
 80118d8:	e7ed      	b.n	80118b6 <__ieee754_atan2f+0xbe>
 80118da:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8011930 <__ieee754_atan2f+0x138>
 80118de:	e7ea      	b.n	80118b6 <__ieee754_atan2f+0xbe>
 80118e0:	ee17 3a90 	vmov	r3, s15
 80118e4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80118e8:	ee07 3a90 	vmov	s15, r3
 80118ec:	e797      	b.n	801181e <__ieee754_atan2f+0x26>
 80118ee:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8011928 <__ieee754_atan2f+0x130>
 80118f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80118f6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801192c <__ieee754_atan2f+0x134>
 80118fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80118fe:	e78e      	b.n	801181e <__ieee754_atan2f+0x26>
 8011900:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801192c <__ieee754_atan2f+0x134>
 8011904:	e78b      	b.n	801181e <__ieee754_atan2f+0x26>
 8011906:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8011934 <__ieee754_atan2f+0x13c>
 801190a:	e788      	b.n	801181e <__ieee754_atan2f+0x26>
 801190c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011930 <__ieee754_atan2f+0x138>
 8011910:	e785      	b.n	801181e <__ieee754_atan2f+0x26>
 8011912:	bf00      	nop
 8011914:	c0490fdb 	.word	0xc0490fdb
 8011918:	bfc90fdb 	.word	0xbfc90fdb
 801191c:	3fc90fdb 	.word	0x3fc90fdb
 8011920:	080120b0 	.word	0x080120b0
 8011924:	080120a4 	.word	0x080120a4
 8011928:	33bbbd2e 	.word	0x33bbbd2e
 801192c:	40490fdb 	.word	0x40490fdb
 8011930:	00000000 	.word	0x00000000
 8011934:	3f490fdb 	.word	0x3f490fdb

08011938 <atanf>:
 8011938:	b538      	push	{r3, r4, r5, lr}
 801193a:	ee10 5a10 	vmov	r5, s0
 801193e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8011942:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8011946:	eef0 7a40 	vmov.f32	s15, s0
 801194a:	d310      	bcc.n	801196e <atanf+0x36>
 801194c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8011950:	d904      	bls.n	801195c <atanf+0x24>
 8011952:	ee70 7a00 	vadd.f32	s15, s0, s0
 8011956:	eeb0 0a67 	vmov.f32	s0, s15
 801195a:	bd38      	pop	{r3, r4, r5, pc}
 801195c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8011a94 <atanf+0x15c>
 8011960:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011a98 <atanf+0x160>
 8011964:	2d00      	cmp	r5, #0
 8011966:	bfc8      	it	gt
 8011968:	eef0 7a47 	vmovgt.f32	s15, s14
 801196c:	e7f3      	b.n	8011956 <atanf+0x1e>
 801196e:	4b4b      	ldr	r3, [pc, #300]	@ (8011a9c <atanf+0x164>)
 8011970:	429c      	cmp	r4, r3
 8011972:	d810      	bhi.n	8011996 <atanf+0x5e>
 8011974:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8011978:	d20a      	bcs.n	8011990 <atanf+0x58>
 801197a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011aa0 <atanf+0x168>
 801197e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8011982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011986:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198e:	dce2      	bgt.n	8011956 <atanf+0x1e>
 8011990:	f04f 33ff 	mov.w	r3, #4294967295
 8011994:	e013      	b.n	80119be <atanf+0x86>
 8011996:	f000 f8a3 	bl	8011ae0 <fabsf>
 801199a:	4b42      	ldr	r3, [pc, #264]	@ (8011aa4 <atanf+0x16c>)
 801199c:	429c      	cmp	r4, r3
 801199e:	d84f      	bhi.n	8011a40 <atanf+0x108>
 80119a0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80119a4:	429c      	cmp	r4, r3
 80119a6:	d841      	bhi.n	8011a2c <atanf+0xf4>
 80119a8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80119ac:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80119b0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80119b4:	2300      	movs	r3, #0
 80119b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80119ba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80119be:	1c5a      	adds	r2, r3, #1
 80119c0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80119c4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8011aa8 <atanf+0x170>
 80119c8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8011aac <atanf+0x174>
 80119cc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8011ab0 <atanf+0x178>
 80119d0:	ee66 6a06 	vmul.f32	s13, s12, s12
 80119d4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80119d8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8011ab4 <atanf+0x17c>
 80119dc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80119e0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8011ab8 <atanf+0x180>
 80119e4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80119e8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011abc <atanf+0x184>
 80119ec:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80119f0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011ac0 <atanf+0x188>
 80119f4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80119f8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011ac4 <atanf+0x18c>
 80119fc:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011a00:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8011ac8 <atanf+0x190>
 8011a04:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011a08:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8011acc <atanf+0x194>
 8011a0c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011a10:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8011ad0 <atanf+0x198>
 8011a14:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011a18:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011a1c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011a20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011a24:	d121      	bne.n	8011a6a <atanf+0x132>
 8011a26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011a2a:	e794      	b.n	8011956 <atanf+0x1e>
 8011a2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011a30:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011a34:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011a38:	2301      	movs	r3, #1
 8011a3a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011a3e:	e7be      	b.n	80119be <atanf+0x86>
 8011a40:	4b24      	ldr	r3, [pc, #144]	@ (8011ad4 <atanf+0x19c>)
 8011a42:	429c      	cmp	r4, r3
 8011a44:	d80b      	bhi.n	8011a5e <atanf+0x126>
 8011a46:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8011a4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a4e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011a52:	2302      	movs	r3, #2
 8011a54:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011a58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011a5c:	e7af      	b.n	80119be <atanf+0x86>
 8011a5e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011a62:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011a66:	2303      	movs	r3, #3
 8011a68:	e7a9      	b.n	80119be <atanf+0x86>
 8011a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8011ad8 <atanf+0x1a0>)
 8011a6c:	491b      	ldr	r1, [pc, #108]	@ (8011adc <atanf+0x1a4>)
 8011a6e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011a72:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011a76:	edd3 6a00 	vldr	s13, [r3]
 8011a7a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011a7e:	2d00      	cmp	r5, #0
 8011a80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011a84:	edd2 7a00 	vldr	s15, [r2]
 8011a88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011a8c:	bfb8      	it	lt
 8011a8e:	eef1 7a67 	vneglt.f32	s15, s15
 8011a92:	e760      	b.n	8011956 <atanf+0x1e>
 8011a94:	bfc90fdb 	.word	0xbfc90fdb
 8011a98:	3fc90fdb 	.word	0x3fc90fdb
 8011a9c:	3edfffff 	.word	0x3edfffff
 8011aa0:	7149f2ca 	.word	0x7149f2ca
 8011aa4:	3f97ffff 	.word	0x3f97ffff
 8011aa8:	3c8569d7 	.word	0x3c8569d7
 8011aac:	3d4bda59 	.word	0x3d4bda59
 8011ab0:	bd6ef16b 	.word	0xbd6ef16b
 8011ab4:	3d886b35 	.word	0x3d886b35
 8011ab8:	3dba2e6e 	.word	0x3dba2e6e
 8011abc:	3e124925 	.word	0x3e124925
 8011ac0:	3eaaaaab 	.word	0x3eaaaaab
 8011ac4:	bd15a221 	.word	0xbd15a221
 8011ac8:	bd9d8795 	.word	0xbd9d8795
 8011acc:	bde38e38 	.word	0xbde38e38
 8011ad0:	be4ccccd 	.word	0xbe4ccccd
 8011ad4:	401bffff 	.word	0x401bffff
 8011ad8:	080120cc 	.word	0x080120cc
 8011adc:	080120bc 	.word	0x080120bc

08011ae0 <fabsf>:
 8011ae0:	ee10 3a10 	vmov	r3, s0
 8011ae4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011ae8:	ee00 3a10 	vmov	s0, r3
 8011aec:	4770      	bx	lr
	...

08011af0 <_init>:
 8011af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011af2:	bf00      	nop
 8011af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011af6:	bc08      	pop	{r3}
 8011af8:	469e      	mov	lr, r3
 8011afa:	4770      	bx	lr

08011afc <_fini>:
 8011afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011afe:	bf00      	nop
 8011b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b02:	bc08      	pop	{r3}
 8011b04:	469e      	mov	lr, r3
 8011b06:	4770      	bx	lr
