0.7
2020.2
Jun 10 2021
20:04:57
C:/Xilinx/Vivado/2021.1/myDev/clock_divider_v1/clock_divider_v1.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Xilinx/Vivado/2021.1/myDev/clock_divider_v1/clock_divider_v1.srcs/sim_1/new/testbench.v,1625788965,verilog,,,,testbench,,,,,,,,
C:/Xilinx/Vivado/2021.1/myDev/clock_divider_v1/clock_divider_v1.v,1625785012,verilog,,C:/Xilinx/Vivado/2021.1/myDev/clock_divider_v1/clock_divider_v1.srcs/sim_1/new/testbench.v,,clock_divider_v1,,,,,,,,
