============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:25:35 pm
  Module:                 ms_es_ordered_cas_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs32/A                                           +0     115   
      drc_bufs32/Y          BUFX2             4 11.7   15   +43     157 F 
    ctr/countval[1] 
    g77/A                                                    +0     157   
    g77/Y                   INVX1             1  2.3    0    +3     160 R 
    g74/A                                                    +0     160   
    g74/Y                   AND2X1            2  4.6   27   +38     198 R 
  genblk1[0].genblk1.sng/sn_out[1] 
  g221/B                                                     +0     198   
  g221/Y                    AND2X1            4  9.2   64   +63     261 R 
  g213/B                                                     +0     261   
  g213/Y                    AND2X1            1 12.7   77   +71     332 R 
  genblk2.stoch2bin/data_in[15] 
    par_ctr/a[15] 
      p0/a[7] 
        p0/a[3] 
          fa0/cin 
            g2/A                                             +0     332   
            g2/YS           FAX1              1  3.4   12   +94     426 F 
          fa0/s 
          ha0/b 
            g17/B                                            +0     426   
            g17/YC          HAX1              1  3.4   20   +48     474 F 
          ha0/cout 
          ha1/a 
            g17/B                                            +0     474   
            g17/YS          HAX1              1 10.9   38   +73     547 F 
          ha1/s 
        p0/y[1] 
        g167/A                                               +0     547   
        g167/YC             FAX1              1  7.1   29   +91     639 F 
        g166/C                                               +0     639   
        g166/YS             FAX1              1 12.7   67  +103     741 R 
      p0/y[2] 
      g234/A                                                 +0     741   
      g234/YS               FAX1              2 11.1   34  +108     849 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g503/B                                                 +0     849   
      g503/YC               FAX1              1  7.1   29   +88     938 F 
      g499/C                                                 +0     938   
      g499/YC               FAX1              1  7.1   29   +82    1019 F 
      g495/C                                                 +0    1019   
      g495/YC               FAX1              1  7.1   29   +82    1101 F 
      g491/C                                                 +0    1101   
      g491/YC               FAX1              1  7.1   26   +82    1182 F 
      g487/C                                                 +0    1182   
      g487/YC               FAX1              1 10.9   37   +89    1271 F 
      g2/A                                                   +0    1271   
      g2/YS                 FAX1              1  2.8   21   +84    1355 R 
      g481/A                                                 +0    1355   
      g481/Y                MUX2X1            1  1.5   16   +23    1378 F 
      g480/A                                                 +0    1378   
      g480/Y                INVX1             1  2.0    0    +2    1380 R 
      countval_reg[7]/D     DFFSR                            +0    1380   
      countval_reg[7]/CLK   setup                       0   +70    1451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3499ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
