void\r\ngm107_grctx_generate_bundle(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_func *grctx = info->gr->func->grctx;\r\nconst u32 state_limit = min(grctx->bundle_min_gpm_fifo_depth,\r\ngrctx->bundle_size / 0x20);\r\nconst u32 token_limit = grctx->bundle_token_limit;\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, grctx->bundle_size, (1 << s), access);\r\nmmio_refn(info, 0x408004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408008, 0x80000000 | (grctx->bundle_size >> s));\r\nmmio_refn(info, 0x418e24, 0x00000000, s, b);\r\nmmio_wr32(info, 0x418e28, 0x80000000 | (grctx->bundle_size >> s));\r\nmmio_wr32(info, 0x4064c8, (state_limit << 16) | token_limit);\r\n}\r\nvoid\r\ngm107_grctx_generate_pagepool(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_func *grctx = info->gr->func->grctx;\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, grctx->pagepool_size, (1 << s), access);\r\nmmio_refn(info, 0x40800c, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408010, 0x80000000);\r\nmmio_refn(info, 0x419004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419008, 0x00000000);\r\nmmio_wr32(info, 0x4064cc, 0x80000000);\r\nmmio_wr32(info, 0x418e30, 0x80000000);\r\n}\r\nvoid\r\ngm107_grctx_generate_attrib(struct gf100_grctx *info)\r\n{\r\nstruct gf100_gr *gr = info->gr;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nconst u32 alpha = grctx->alpha_nr;\r\nconst u32 attrib = grctx->attrib_nr;\r\nconst u32 size = 0x20 * (grctx->attrib_nr_max + grctx->alpha_nr_max);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size * gr->tpc_total, (1 << s), access);\r\nconst int max_batches = 0xffff;\r\nu32 bo = 0;\r\nu32 ao = bo + grctx->attrib_nr_max * gr->tpc_total;\r\nint gpc, ppc, n = 0;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_refn(info, 0x419c2c, 0x10000000, s, b);\r\nmmio_wr32(info, 0x405830, (attrib << 16) | alpha);\r\nmmio_wr32(info, 0x4064c4, ((alpha / 4) << 16) | max_batches);\r\nfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\r\nfor (ppc = 0; ppc < gr->ppc_nr[gpc]; ppc++, n++) {\r\nconst u32 as = alpha * gr->ppc_tpc_nr[gpc][ppc];\r\nconst u32 bs = attrib * gr->ppc_tpc_nr[gpc][ppc];\r\nconst u32 u = 0x418ea0 + (n * 0x04);\r\nconst u32 o = PPC_UNIT(gpc, ppc, 0);\r\nif (!(gr->ppc_mask[gpc] & (1 << ppc)))\r\ncontinue;\r\nmmio_wr32(info, o + 0xc0, bs);\r\nmmio_wr32(info, o + 0xf4, bo);\r\nbo += grctx->attrib_nr_max * gr->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, o + 0xe4, as);\r\nmmio_wr32(info, o + 0xf8, ao);\r\nao += grctx->alpha_nr_max * gr->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, u, ((bs / 3) << 16) | bs);\r\n}\r\n}\r\n}\r\nvoid\r\ngm107_grctx_generate_tpcid(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nint gpc, tpc, id;\r\nfor (tpc = 0, id = 0; tpc < 4; tpc++) {\r\nfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\r\nif (tpc < gr->tpc_nr[gpc]) {\r\nnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x698), id);\r\nnvkm_wr32(device, GPC_UNIT(gpc, 0x0c10 + tpc * 4), id);\r\nnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x088), id);\r\nid++;\r\n}\r\nnvkm_wr32(device, GPC_UNIT(gpc, 0x0c08), gr->tpc_nr[gpc]);\r\nnvkm_wr32(device, GPC_UNIT(gpc, 0x0c8c), gr->tpc_nr[gpc]);\r\n}\r\n}\r\n}\r\nstatic void\r\ngm107_grctx_generate_main(struct gf100_gr *gr, struct gf100_grctx *info)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nu32 idle_timeout;\r\nint i;\r\ngf100_gr_mmio(gr, grctx->hub);\r\ngf100_gr_mmio(gr, grctx->gpc);\r\ngf100_gr_mmio(gr, grctx->zcull);\r\ngf100_gr_mmio(gr, grctx->tpc);\r\ngf100_gr_mmio(gr, grctx->ppc);\r\nidle_timeout = nvkm_mask(device, 0x404154, 0xffffffff, 0x00000000);\r\ngrctx->bundle(info);\r\ngrctx->pagepool(info);\r\ngrctx->attrib(info);\r\ngrctx->unkn(gr);\r\ngm107_grctx_generate_tpcid(gr);\r\ngf100_grctx_generate_r406028(gr);\r\ngk104_grctx_generate_r418bb8(gr);\r\ngf100_grctx_generate_r406800(gr);\r\nnvkm_wr32(device, 0x4064d0, 0x00000001);\r\nfor (i = 1; i < 8; i++)\r\nnvkm_wr32(device, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnvkm_wr32(device, 0x406500, 0x00000001);\r\nnvkm_wr32(device, 0x405b00, (gr->tpc_total << 8) | gr->gpc_nr);\r\ngf100_gr_icmd(gr, grctx->icmd);\r\nnvkm_wr32(device, 0x404154, idle_timeout);\r\ngf100_gr_mthd(gr, grctx->mthd);\r\nnvkm_mask(device, 0x419e00, 0x00808080, 0x00808080);\r\nnvkm_mask(device, 0x419ccc, 0x80000000, 0x80000000);\r\nnvkm_mask(device, 0x419f80, 0x80000000, 0x80000000);\r\nnvkm_mask(device, 0x419f88, 0x80000000, 0x80000000);\r\n}
