{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567281857975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567281857985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 31 14:04:17 2019 " "Processing started: Sat Aug 31 14:04:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567281857985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281857985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filter-GPU -c Filter-GPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Filter-GPU -c Filter-GPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281857985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567281858935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567281858935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "CPU-Components/extendUnit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872235 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" DataPath.sv(39) " "Verilog HDL syntax error at DataPath.sv(39) near end of file ;  expecting \"endmodule\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 39 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 0 0 " "Found 0 design units, including 0 entities, in source file datapath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/vectormemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/vectormemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemoryTB " "Found entity 1: vectorMemoryTB" {  } { { "TestBenchs/vectorMemoryTB.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/vectorMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/datamemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/datamemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemoryTB " "Found entity 1: dataMemoryTB" {  } { { "TestBenchs/dataMemoryTB.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/dataMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/aluvectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/aluvectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial_tb " "Found entity 1: aluVectorial_tb" {  } { { "TestBenchs/aluVectorial_tb.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/aluVectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/alumain_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/alumain_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain_tb " "Found entity 1: aluMain_tb" {  } { { "TestBenchs/aluMain_tb.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/aluMain_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Pipeline/hazard_unit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Mems/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/datamemory/vectormemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/datamemory/vectormemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemory " "Found entity 1: vectorMemory" {  } { { "CPU-Steps/dataMemory/vectorMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/vectorMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872295 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(10) " "Verilog HDL warning at dataMemory.sv(10): extended using \"x\" or \"z\"" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567281872305 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(11) " "Verilog HDL warning at dataMemory.sv(11): extended using \"x\" or \"z\"" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567281872305 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(12) " "Verilog HDL warning at dataMemory.sv(12): extended using \"x\" or \"z\"" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567281872305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/datamemory/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/datamemory/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endmodule\" Fetch.sv(10) " "Verilog HDL syntax error at Fetch.sv(10) near text: \";\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU-Steps/Fetch.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1567281872315 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "pc_mux1 Fetch.sv(16) " "Verilog HDL Declaration error at Fetch.sv(16): identifier \"pc_mux1\" is already declared in the present scope" {  } { { "CPU-Steps/Fetch.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1567281872315 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Fetch Fetch.sv(1) " "Ignored design unit \"Fetch\" at Fetch.sv(1) due to previous errors" {  } { { "CPU-Steps/Fetch.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567281872315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/fetch.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu-steps/fetch.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "CPU-Steps/Decode.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/regfilevec.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/regfilevec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileVec " "Found entity 1: regfileVec" {  } { { "CPU-Components/regfileVec.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/regfileVec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "CPU-Components/n_bit_register.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "CPU-Components/n_bit_mux.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "CPU-Components/mux_3to1.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1_esc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1_esc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_esc " "Found entity 1: mux_2to1_esc" {  } { { "CPU-Components/mux_2to1_esc.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1_esc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "CPU-Components/mux_2to1.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/extend_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/extend_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_module " "Found entity 1: extend_module" {  } { { "CPU-Components/extend_module.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extend_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "Control-Unit/main_decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872395 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "B decoder.sv(14) " "Verilog HDL Port Declaration error at decoder.sv(14): cannot redeclare port \"B\" because it is already fully declared" {  } { { "Control-Unit/decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/decoder.sv" 14 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Analysis & Synthesis" 0 -1 1567281872395 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder decoder.sv(1) " "Ignored design unit \"decoder\" at decoder.sv(1) due to previous errors" {  } { { "Control-Unit/decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/decoder.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567281872395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file control-unit/decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872395 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "B control_unit.sv(5) " "Verilog HDL Module Declaration error at control_unit.sv(5): port \"B\" is declared more than once" {  } { { "Control-Unit/control_unit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/control_unit.sv" 5 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1567281872405 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit control_unit.sv(1) " "Ignored design unit \"control_unit\" at control_unit.sv(1) due to previous errors" {  } { { "Control-Unit/control_unit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/control_unit.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567281872405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file control-unit/control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Control-Unit/condlogic.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Control-Unit/condcheck.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/writebackbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/writebackbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writebackBuffer " "Found entity 1: writebackBuffer" {  } { { "Buffers/writebackBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/writebackBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/registersbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/registersbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registersBuffer " "Found entity 1: registersBuffer" {  } { { "Buffers/registersBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/registersBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/instructionbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/instructionbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionBuffer " "Found entity 1: instructionBuffer" {  } { { "Buffers/instructionBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/instructionBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/alubuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/alubuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBuffer " "Found entity 1: ALUBuffer" {  } { { "Buffers/ALUBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/ALUBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU-Vectorial/aluScalar.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/alumain.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/alumain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain " "Found entity 1: aluMain" {  } { { "ALU-Vectorial/aluMain.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtergpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file filtergpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filterGPU " "Found entity 1: filterGPU" {  } { { "filterGPU.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281872495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/output_files/Filter-GPU.map.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/output_files/Filter-GPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872535 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567281872635 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 31 14:04:32 2019 " "Processing ended: Sat Aug 31 14:04:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567281872635 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567281872635 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567281872635 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281872635 ""}
