SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory e:/Github/xupsh/Digital_Design_lab/Chapter_9/DDR2/DDR2.srcs/sources_1/ip/mig_7series_0/_tmp/
SET_PREFERENCE subworkingdirectory e:/Github/xupsh/Digital_Design_lab/Chapter_9/DDR2/DDR2.srcs/sources_1/ip/mig_7series_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name mig_7series_0
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name mig_7series_0
SET_PARAMETER xml_input_file E:/Github/xupsh/Digital_Design_lab/Chapter_9/DDR2/DDR2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
SET_PARAMETER data_dir_path c:/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH c:/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3
SET_CORE_DATASHEET c:/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3/data/docs/ds176_7series_MIS.pdf
