{"vcs1":{"timestamp_begin":1684313925.767918297, "rt":1.45, "ut":0.41, "st":0.20}}
{"vcselab":{"timestamp_begin":1684313927.305685897, "rt":1.50, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684313928.881427179, "rt":0.47, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313925.119115334}
{"VCS_COMP_START_TIME": 1684313925.119115334}
{"VCS_COMP_END_TIME": 1684313930.846998271}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330624}}
{"stitch_vcselab": {"peak_mem": 211968}}
