verilog%20asic%20code%20test
=====

[Open this project in 8bitworkshop](http://8bitworkshop.com/redir.html?platform=verilog&githubURL=https%3A%2F%2Fgithub.com%2FQ5wan%2Fverilog-asic-code-test&file=verilog_test.v).
