# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../miner.sv" \
"../../../../../sha_256.sv" \
"../../../../../sha_mainloop.sv" \
"../../../../../sha_padder.sv" \
"../../../../../miner_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
