Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 24 18:01:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
| Design       : top_level_wrapper
| Device       : xczu29drffvf1760-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  7696 |     0 |    425280 |  1.81 |
|   LUT as Logic             |  6341 |     0 |    425280 |  1.49 |
|   LUT as Memory            |  1355 |     0 |    213600 |  0.63 |
|     LUT as Distributed RAM |  1036 |     0 |           |       |
|     LUT as Shift Register  |   319 |     0 |           |       |
| CLB Registers              | 11800 |     0 |    850560 |  1.39 |
|   Register as Flip Flop    | 11800 |     0 |    850560 |  1.39 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |    44 |     0 |     53160 |  0.08 |
| F7 Muxes                   |    11 |     0 |    212640 | <0.01 |
| F8 Muxes                   |     0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 73    |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 378   |          Yes |         Set |            - |
| 11109 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1680 |     0 |     53160 |  3.16 |
|   CLBL                                     |   775 |     0 |           |       |
|   CLBM                                     |   905 |     0 |           |       |
| LUT as Logic                               |  6341 |     0 |    425280 |  1.49 |
|   using O5 output only                     |   348 |       |           |       |
|   using O6 output only                     |  4218 |       |           |       |
|   using O5 and O6                          |  1775 |       |           |       |
| LUT as Memory                              |  1355 |     0 |    213600 |  0.63 |
|   LUT as Distributed RAM                   |  1036 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |  1032 |       |           |       |
|   LUT as Shift Register                    |   319 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   178 |       |           |       |
|     using O5 and O6                        |   141 |       |           |       |
| CLB Registers                              | 11800 |     0 |    850560 |  1.39 |
|   Register driven from within the CLB      |  6622 |       |           |       |
|   Register driven from outside the CLB     |  5178 |       |           |       |
|     LUT in front of the register is unused |  3932 |       |           |       |
|     LUT in front of the register is used   |  1246 |       |           |       |
| Unique Control Sets                        |   644 |       |    106320 |  0.61 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    5 |     0 |      1080 |  0.46 |
|   RAMB36/FIFO*    |    4 |     0 |      1080 |  0.37 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    2 |     0 |      2160 |  0.09 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       408 |  0.00 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       696 |  0.29 |
|   BUFGCE             |    1 |     0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    0 |     0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11109 |            Register |
| LUT3     |  2453 |                 CLB |
| LUT6     |  2027 |                 CLB |
| RAMD32   |  1810 |                 CLB |
| LUT5     |  1347 |                 CLB |
| LUT4     |  1246 |                 CLB |
| LUT2     |   763 |                 CLB |
| FDSE     |   378 |            Register |
| SRL16E   |   339 |                 CLB |
| LUT1     |   280 |                 CLB |
| RAMS32   |   258 |                 CLB |
| FDCE     |   240 |            Register |
| SRLC32E  |   119 |                 CLB |
| FDPE     |    73 |            Register |
| CARRY8   |    44 |                 CLB |
| MUXF7    |    11 |                 CLB |
| RAMB36E2 |     4 |           Block Ram |
| SRLC16E  |     2 |                 CLB |
| RAMB18E2 |     2 |           Block Ram |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| top_level_zynq_ultra_ps_e_0_2 |    1 |
| top_level_system_ila_0_0      |    1 |
| top_level_rst_ps8_0_100M_0    |    1 |
| top_level_axis_data_fifo_0_1  |    1 |
| top_level_axi_smc_5           |    1 |
| top_level_axi_dma_0_4         |    1 |
| top_level_auto_pc_5           |    1 |
| top_level_auto_ds_5           |    1 |
| dbg_hub                       |    1 |
+-------------------------------+------+


