Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Touchscreen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Touchscreen.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Touchscreen"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Touchscreen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LEDDriver.v" in library work
Compiling verilog file "Touchscreen.v" in library work
Module <LEDDriver> compiled
Module <Touchscreen> compiled
No errors in compilation
Analysis of file <"Touchscreen.prj"> succeeded.
 
Compiling vhdl file "D:/Code/Verilog/Touchscreen/AD1RefComp.vhd" in Library work.
Architecture ad1 of Entity ad1refcomp is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Touchscreen> in library <work> with parameters.
	maxDelay = "00000000010011000100101101000000"

Analyzing hierarchy for entity <ad1refcomp> in library <work> (architecture <ad1>).

Analyzing hierarchy for module <LEDDriver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Touchscreen>.
	maxDelay = 32'sb00000000010011000100101101000000
Module <Touchscreen> is correct for synthesis.
 
Analyzing Entity <ad1refcomp> in library <work> (Architecture <ad1>).
Entity <ad1refcomp> analyzed. Unit <ad1refcomp> generated.

Analyzing module <LEDDriver> in library <work>.
Module <LEDDriver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ad1refcomp>.
    Related source file is "D:/Code/Verilog/Touchscreen/AD1RefComp.vhd".
WARNING:Xst:646 - Signal <temp2<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_div                   (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <DATA1>.
    Found 12-bit register for signal <DATA2>.
    Found 2-bit up counter for signal <clk_counter>.
    Found 4-bit up counter for signal <shiftCounter>.
    Found 16-bit register for signal <temp1>.
    Found 16-bit register for signal <temp2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  56 D-type flip-flop(s).
Unit <ad1refcomp> synthesized.


Synthesizing Unit <LEDDriver>.
    Related source file is "LEDDriver.v".
    Found 16x8-bit ROM for signal <LedOut>.
    Found 4-bit register for signal <LedSync>.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <LEDDriver> synthesized.


Synthesizing Unit <Touchscreen>.
    Related source file is "Touchscreen.v".
WARNING:Xst:1780 - Signal <saveY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saveX> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | sclk                      (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <x1>.
    Found 1-bit tristate buffer for signal <x2>.
    Found 1-bit tristate buffer for signal <y1>.
    Found 1-bit tristate buffer for signal <y2>.
    Found 32-bit down counter for signal <delayCount>.
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Tristate(s).
Unit <Touchscreen> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 12-bit register                                       : 4
 16-bit register                                       : 2
 4-bit register                                        : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u0/current_state/FSM> on signal <current_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 shiftin  | 01
 syncdata | 10
----------------------
WARNING:Xst:2677 - Node <temp1_12> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp1_13> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp1_14> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp1_15> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp2_12> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp2_13> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp2_14> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp2_15> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <temp1_12> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp1_13> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp1_14> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp1_15> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp2_12> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp2_13> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp2_14> of sequential type is unconnected in block <ad1refcomp>.
WARNING:Xst:2677 - Node <temp2_15> of sequential type is unconnected in block <ad1refcomp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 1
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Touchscreen> ...

Optimizing unit <ad1refcomp> ...

Optimizing unit <LEDDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Touchscreen, actual ratio is 1.
FlipFlop u0/current_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 139
 Flip-Flops                                            : 139

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Touchscreen.ngr
Top Level Output File Name         : Touchscreen
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 227
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 15
#      LUT2                        : 9
#      LUT3                        : 40
#      LUT4                        : 48
#      LUT4_L                      : 1
#      MUXCY                       : 54
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 139
#      FDC                         : 31
#      FDCE                        : 24
#      FDE                         : 48
#      FDP                         : 9
#      FDR                         : 19
#      FDRE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 14
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       87  out of   4656     1%  
 Number of Slice Flip Flops:            139  out of   9312     1%  
 Number of 4 input LUTs:                119  out of   9312     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u0/clk_counter_11                  | BUFG                   | 117   |
clk50                              | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.215ns (Maximum Frequency: 121.726MHz)
   Minimum input arrival time before clock: 5.317ns
   Maximum output required time after clock: 10.225ns
   Maximum combinational path delay: 9.444ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0/clk_counter_11'
  Clock period: 8.215ns (frequency: 121.726MHz)
  Total number of paths / destination ports: 2120 / 195
-------------------------------------------------------------------------
Delay:               4.108ns (Levels of Logic = 1)
  Source:            u0/current_state_FSM_FFd2_1 (FF)
  Destination:       x_0 (FF)
  Source Clock:      u0/clk_counter_11 rising
  Destination Clock: u0/clk_counter_11 falling

  Data Path: u0/current_state_FSM_FFd2_1 to x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             30   0.591   1.297  u0/current_state_FSM_FFd2_1 (u0/current_state_FSM_FFd2_1)
     LUT3:I2->O           12   0.704   0.961  y_and00001 (y_and0000)
     FDCE:CE                   0.555          y_0
    ----------------------------------------
    Total                      4.108ns (1.850ns logic, 2.258ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 6.481ns (frequency: 154.297MHz)
  Total number of paths / destination ports: 475 / 42
-------------------------------------------------------------------------
Delay:               6.481ns (Levels of Logic = 3)
  Source:            u1/counter_5 (FF)
  Destination:       u1/counter_15 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: u1/counter_5 to u1/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  u1/counter_5 (u1/counter_5)
     LUT4:I0->O            1   0.704   0.499  u1/LedSync_cmp_eq000021 (u1/LedSync_cmp_eq000021)
     LUT4:I1->O            5   0.704   0.712  u1/LedSync_cmp_eq000070 (u1/LedSync_cmp_eq0000)
     LUT2:I1->O           16   0.704   1.034  u1/counter_or00001 (u1/counter_or0000)
     FDR:R                     0.911          u1/counter_0
    ----------------------------------------
    Total                      6.481ns (3.614ns logic, 2.867ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0/clk_counter_11'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.404ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       u0/current_state_FSM_FFd2 (FF)
  Destination Clock: u0/clk_counter_11 rising

  Data Path: reset to u0/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.218   1.275  reset_IBUF (reset_IBUF)
     FDR:R                     0.911          u0/current_state_FSM_FFd1
    ----------------------------------------
    Total                      3.404ns (2.129ns logic, 1.275ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              5.317ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       u1/counter_15 (FF)
  Destination Clock: clk50 rising

  Data Path: reset to u1/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.218   1.450  reset_IBUF (reset_IBUF)
     LUT2:I0->O           16   0.704   1.034  u1/counter_or00001 (u1/counter_or0000)
     FDR:R                     0.911          u1/counter_0
    ----------------------------------------
    Total                      5.317ns (2.833ns logic, 2.484ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0/clk_counter_11'
  Total number of paths / destination ports: 181 / 12
-------------------------------------------------------------------------
Offset:              8.232ns (Levels of Logic = 4)
  Source:            x_4 (FF)
  Destination:       LedOut<7> (PAD)
  Source Clock:      u0/clk_counter_11 falling

  Data Path: x_4 to LedOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.455  x_4 (x_4)
     LUT4:I2->O            1   0.704   0.499  u1/nibble<0>25 (u1/nibble<0>25)
     LUT4:I1->O            7   0.704   0.883  u1/nibble<0>64 (u1/nibble<0>)
     LUT4:I0->O            1   0.704   0.420  u1/Mrom_LedOut41 (LedOut_4_OBUF)
     OBUF:I->O                 3.272          LedOut_4_OBUF (LedOut<4>)
    ----------------------------------------
    Total                      8.232ns (5.975ns logic, 2.257ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 313 / 12
-------------------------------------------------------------------------
Offset:              10.225ns (Levels of Logic = 5)
  Source:            u1/LedSync_3 (FF)
  Destination:       LedOut<7> (PAD)
  Source Clock:      clk50 rising

  Data Path: u1/LedSync_3 to LedOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.591   1.057  u1/LedSync_3 (u1/LedSync_3)
     LUT4:I0->O            4   0.704   0.762  u1/nibble<0>11 (u1/N01)
     LUT4:I0->O            1   0.704   0.424  u1/nibble<3>12 (u1/nibble<3>12)
     LUT4:I3->O            7   0.704   0.883  u1/nibble<3>64 (u1/nibble<3>)
     LUT4:I0->O            1   0.704   0.420  u1/Mrom_LedOut31 (LedOut_3_OBUF)
     OBUF:I->O                 3.272          LedOut_3_OBUF (LedOut<3>)
    ----------------------------------------
    Total                     10.225ns (6.679ns logic, 3.546ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Delay:               9.444ns (Levels of Logic = 5)
  Source:            dispY (PAD)
  Destination:       LedOut<7> (PAD)

  Data Path: dispY to LedOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.040  dispY_IBUF (dispY_IBUF)
     LUT4:I1->O            1   0.704   0.499  u1/nibble<3>25 (u1/nibble<3>25)
     LUT4:I1->O            7   0.704   0.883  u1/nibble<3>64 (u1/nibble<3>)
     LUT4:I0->O            1   0.704   0.420  u1/Mrom_LedOut31 (LedOut_3_OBUF)
     OBUF:I->O                 3.272          LedOut_3_OBUF (LedOut<3>)
    ----------------------------------------
    Total                      9.444ns (6.602ns logic, 2.842ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.36 secs
 
--> 

Total memory usage is 216328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    0 (   0 filtered)

