

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX'
================================================================
* Date:           Mon Oct 30 17:11:40 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      303|      303|  3.030 us|  3.030 us|  303|  303|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_BUFFER_TY_OUT_BUFFER_TX  |      301|      301|        14|          1|          1|   289|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 17 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 18 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten43 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 20 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln115_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln115"   --->   Operation 21 'read' 'zext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl1"   --->   Operation 22 'read' 'p_shl1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ti_cast20_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast20"   --->   Operation 23 'read' 'ti_cast20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln118_5_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln118_5"   --->   Operation 25 'read' 'add_ln118_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln30_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_3"   --->   Operation 26 'read' 'select_ln30_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln115_cast = zext i24 %zext_ln115_read"   --->   Operation 27 'zext' 'zext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ti_cast20_cast = zext i4 %ti_cast20_read"   --->   Operation 28 'zext' 'ti_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten43"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ty_3 = load i5 %ty" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 34 'load' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten43_load = load i9 %indvar_flatten43" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 35 'load' 'indvar_flatten43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i9 %indvar_flatten43_load, i9 289" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 36 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln115_1 = add i9 %indvar_flatten43_load, i9 1" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 37 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc40.i, void %for.inc43.i.exitStub" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 38 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 39 'load' 'tx_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln115 = add i5 %ty_3, i5 1" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 40 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %tx_load, i5 17" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 41 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln115 = select i1 %icmp_ln116, i5 0, i5 %tx_load" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 42 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%select_ln115_1 = select i1 %icmp_ln116, i5 %add_ln115, i5 %ty_3" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 43 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i5 %select_ln115_1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 44 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln118_6 = add i12 %add_ln118_5_read, i12 %zext_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 45 'add' 'add_ln118_6' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i12 %add_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 46 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i12 %add_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 47 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 48 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_7 = add i15 %p_shl4, i15 %zext_ln118_7" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 49 'add' 'add_ln118_7' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i5 %select_ln115" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 50 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln118_8 = add i15 %add_ln118_7, i15 %zext_ln118_8" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 51 'add' 'add_ln118_8' <Predicate = (!icmp_ln115)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i15 %add_ln118_8" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 52 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln118_9" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 53 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 54 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_1 : Operation 55 [1/1] (0.78ns)   --->   "%add_ln118 = add i5 %ti_cast20_cast, i5 %select_ln115" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 55 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %select_ln115, i5 1" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 56 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln116 = store i9 %add_ln115_1, i9 %indvar_flatten43" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 57 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %select_ln115_1, i5 %ty" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 58 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %add_ln116, i5 %tx" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 59 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 60 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln115)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 61 '%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp'
ST_3 : Operation 61 [4/4] (5.11ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 61 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 62 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 62 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 63 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 63 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 64 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load, i32 %tmp" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 64 'fadd' 'add_i' <Predicate = (!icmp_ln115)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %ty_3" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 65 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.76ns)   --->   "%empty_106 = add i8 %zext_ln115_1, i8 %select_ln30_3_read" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 66 'add' 'empty_106' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_106, i10 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 67 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i18 %shl_ln5" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 68 'zext' 'zext_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln118_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_106, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 69 'bitconcatenate' 'shl_ln118_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i10 %shl_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 70 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.87ns)   --->   "%sub_ln118 = sub i19 %zext_ln118, i19 %zext_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 71 'sub' 'sub_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i5 %add_ln115" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 73 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.76ns)   --->   "%p_mid141 = add i8 %zext_ln115_2, i8 %select_ln30_3_read" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 74 'add' 'p_mid141' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln118_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid141, i10 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 75 'bitconcatenate' 'shl_ln118_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i18 %shl_ln118_mid1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 76 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln118_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid141, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 77 'bitconcatenate' 'shl_ln118_1_mid1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i10 %shl_ln118_1_mid1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 78 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.87ns)   --->   "%sub_ln118_1 = sub i19 %zext_ln118_3, i19 %zext_ln118_5" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 79 'sub' 'sub_ln118_1' <Predicate = (!icmp_ln115 & icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%select_ln115_2 = select i1 %icmp_ln116, i19 %sub_ln118_1, i19 %sub_ln118" [src/conv1.cpp:115->src/conv1.cpp:70]   --->   Operation 80 'select' 'select_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i5 %add_ln118" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 81 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln118_1 = add i8 %zext_ln118_4, i8 %p_shl1_read" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 82 'add' 'add_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%shl_ln118_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln118_1, i2 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 83 'bitconcatenate' 'shl_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_4)   --->   "%zext_ln118_6 = zext i10 %shl_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 84 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_2 = add i64 %zext_ln115_cast, i64 %output_ftmap_read" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 85 'add' 'add_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln118_4 = add i19 %select_ln115_2, i19 %zext_ln118_6" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 86 'add' 'add_ln118_4' <Predicate = (!icmp_ln115)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i19 %add_ln118_4" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 87 'sext' 'sext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_3 = add i64 %sext_ln118_1, i64 %add_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 88 'add' 'add_ln118_3' <Predicate = (!icmp_ln115)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln118_3, i32 2, i32 63" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 90 'sext' 'sext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 91 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 92 '%tmp_7 = fcmp_olt  i32 %add_i, i32 0'
ST_7 : Operation 92 [2/2] (2.35ns)   --->   "%tmp_7 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 92 'fcmp' 'tmp_7' <Predicate = (!icmp_ln115)> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %add_i" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 93 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln118, i32 23, i32 30" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %bitcast_ln118" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 95 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.76ns)   --->   "%icmp_ln119 = icmp_ne  i8 %tmp_6, i8 255" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 96 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.92ns)   --->   "%icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 97 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 98 'or' 'or_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 99 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%and_ln119 = and i1 %or_ln119, i1 %tmp_7" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 100 'and' 'and_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln119 = select i1 %and_ln119, i32 0, i32 %bitcast_ln118" [src/conv1.cpp:119->src/conv1.cpp:70]   --->   Operation 101 'select' 'select_ln119' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (7.30ns)   --->   "%gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 102 'writereq' 'gmem_addr_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [1/1] (7.30ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_18, i32 %select_ln119, i4 15" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 103 'write' 'write_ln118' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 104 [5/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 104 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 105 [4/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 105 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 106 [3/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 106 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 107 [2/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 107 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_BUFFER_TY_OUT_BUFFER_TX_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 111 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 112 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body8.i" [src/conv1.cpp:116->src/conv1.cpp:70]   --->   Operation 113 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln30_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln118_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ti_cast20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_shl1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tx                      (alloca           ) [ 010000000000000]
ty                      (alloca           ) [ 010000000000000]
indvar_flatten43        (alloca           ) [ 010000000000000]
output_ftmap_read       (read             ) [ 011111110000000]
zext_ln115_read         (read             ) [ 000000000000000]
p_shl1_read             (read             ) [ 011111110000000]
ti_cast20_read          (read             ) [ 000000000000000]
tmp                     (read             ) [ 011111100000000]
add_ln118_5_read        (read             ) [ 000000000000000]
select_ln30_3_read      (read             ) [ 011111110000000]
zext_ln115_cast         (zext             ) [ 011111110000000]
ti_cast20_cast          (zext             ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
br_ln0                  (br               ) [ 000000000000000]
ty_3                    (load             ) [ 011111110000000]
indvar_flatten43_load   (load             ) [ 000000000000000]
icmp_ln115              (icmp             ) [ 011111111111110]
add_ln115_1             (add              ) [ 000000000000000]
br_ln115                (br               ) [ 000000000000000]
tx_load                 (load             ) [ 000000000000000]
add_ln115               (add              ) [ 011111110000000]
icmp_ln116              (icmp             ) [ 011111110000000]
select_ln115            (select           ) [ 000000000000000]
select_ln115_1          (select           ) [ 000000000000000]
zext_ln118_2            (zext             ) [ 000000000000000]
add_ln118_6             (add              ) [ 000000000000000]
zext_ln118_7            (zext             ) [ 000000000000000]
trunc_ln118             (trunc            ) [ 000000000000000]
p_shl4                  (bitconcatenate   ) [ 000000000000000]
add_ln118_7             (add              ) [ 000000000000000]
zext_ln118_8            (zext             ) [ 000000000000000]
add_ln118_8             (add              ) [ 000000000000000]
zext_ln118_9            (zext             ) [ 000000000000000]
output_fm_buffer_1_addr (getelementptr    ) [ 011000000000000]
add_ln118               (add              ) [ 011111110000000]
add_ln116               (add              ) [ 000000000000000]
store_ln116             (store            ) [ 000000000000000]
store_ln116             (store            ) [ 000000000000000]
store_ln116             (store            ) [ 000000000000000]
output_fm_buffer_1_load (load             ) [ 010111100000000]
add_i                   (fadd             ) [ 010000011000000]
zext_ln115_1            (zext             ) [ 000000000000000]
empty_106               (add              ) [ 000000000000000]
shl_ln5                 (bitconcatenate   ) [ 000000000000000]
zext_ln118              (zext             ) [ 000000000000000]
shl_ln118_1             (bitconcatenate   ) [ 000000000000000]
zext_ln118_1            (zext             ) [ 000000000000000]
sub_ln118               (sub              ) [ 000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000]
zext_ln115_2            (zext             ) [ 000000000000000]
p_mid141                (add              ) [ 000000000000000]
shl_ln118_mid1          (bitconcatenate   ) [ 000000000000000]
zext_ln118_3            (zext             ) [ 000000000000000]
shl_ln118_1_mid1        (bitconcatenate   ) [ 000000000000000]
zext_ln118_5            (zext             ) [ 000000000000000]
sub_ln118_1             (sub              ) [ 000000000000000]
select_ln115_2          (select           ) [ 000000000000000]
zext_ln118_4            (zext             ) [ 000000000000000]
add_ln118_1             (add              ) [ 000000000000000]
shl_ln118_2             (bitconcatenate   ) [ 000000000000000]
zext_ln118_6            (zext             ) [ 000000000000000]
add_ln118_2             (add              ) [ 000000000000000]
add_ln118_4             (add              ) [ 000000000000000]
sext_ln118_1            (sext             ) [ 000000000000000]
add_ln118_3             (add              ) [ 000000000000000]
trunc_ln                (partselect       ) [ 000000000000000]
sext_ln118              (sext             ) [ 000000000000000]
gmem_addr_18            (getelementptr    ) [ 010000001111111]
bitcast_ln118           (bitcast          ) [ 000000000000000]
tmp_6                   (partselect       ) [ 000000000000000]
trunc_ln119             (trunc            ) [ 000000000000000]
icmp_ln119              (icmp             ) [ 000000000000000]
icmp_ln119_1            (icmp             ) [ 000000000000000]
or_ln119                (or               ) [ 000000000000000]
tmp_7                   (fcmp             ) [ 000000000000000]
and_ln119               (and              ) [ 000000000000000]
select_ln119            (select           ) [ 010000000100000]
gmem_addr_18_req        (writereq         ) [ 000000000000000]
write_ln118             (write            ) [ 000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000]
specloopname_ln116      (specloopname     ) [ 000000000000000]
gmem_addr_18_resp       (writeresp        ) [ 000000000000000]
br_ln116                (br               ) [ 000000000000000]
ret_ln0                 (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln30_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln118_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ti_cast20">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti_cast20"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_shl1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_shl1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln115">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_BUFFER_TY_OUT_BUFFER_TX_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="tx_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tx/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ty_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ty/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten43_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten43/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_ftmap_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln115_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln115_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_shl1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ti_cast20_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_cast20_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln118_5_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln118_5_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln30_3_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln30_3_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_18_req/8 gmem_addr_18_resp/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln118_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln118/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_fm_buffer_1_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="15" slack="0"/>
<pin id="190" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="15" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_fm_buffer_1_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="2"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln115_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ti_cast20_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast20_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ty_3_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ty_3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten43_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten43_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln115_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln115_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tx_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln115_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln116_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln115_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln115_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln118_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln118_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_6/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln118_7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_7/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln118_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_shl4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="15" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln118_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="0"/>
<pin id="308" dir="0" index="1" bw="12" slack="0"/>
<pin id="309" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_7/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln118_8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_8/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln118_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_8/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln118_9_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_9/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln118_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln116_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln116_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln116_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln116_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln115_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="6"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="empty_106_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="6"/>
<pin id="360" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_106/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="shl_ln5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="18" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln118_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="18" slack="0"/>
<pin id="372" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln118_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln118_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln118_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln115_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="6"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_mid141_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="6"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid141/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln118_mid1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="18" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid1/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln118_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="18" slack="0"/>
<pin id="410" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_3/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="shl_ln118_1_mid1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1_mid1/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln118_5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_5/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sub_ln118_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="18" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118_1/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln115_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="6"/>
<pin id="432" dir="0" index="1" bw="19" slack="0"/>
<pin id="433" dir="0" index="2" bw="19" slack="0"/>
<pin id="434" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_2/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln118_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="6"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_4/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln118_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="6"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln118_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_2/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln118_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_6/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln118_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="24" slack="6"/>
<pin id="459" dir="0" index="1" bw="64" slack="6"/>
<pin id="460" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_2/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln118_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="19" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_4/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln118_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="19" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln118_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_3/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="62" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="0" index="3" bw="7" slack="0"/>
<pin id="482" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln118_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="gmem_addr_18_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="62" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_18/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="bitcast_ln118_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln118/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="0" index="3" bw="6" slack="0"/>
<pin id="505" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln119_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln119_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln119_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="23" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln119_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln119_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln119_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/8 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tx_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tx "/>
</bind>
</comp>

<comp id="553" class="1005" name="ty_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ty "/>
</bind>
</comp>

<comp id="560" class="1005" name="indvar_flatten43_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten43 "/>
</bind>
</comp>

<comp id="567" class="1005" name="output_ftmap_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="6"/>
<pin id="569" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="p_shl1_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="6"/>
<pin id="574" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_shl1_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2"/>
<pin id="579" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="582" class="1005" name="select_ln30_3_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="6"/>
<pin id="584" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="select_ln30_3_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="zext_ln115_cast_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="6"/>
<pin id="590" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln115_cast "/>
</bind>
</comp>

<comp id="593" class="1005" name="ty_3_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="6"/>
<pin id="595" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="ty_3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="icmp_ln115_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="602" class="1005" name="add_ln115_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="6"/>
<pin id="604" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln116_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="6"/>
<pin id="609" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="612" class="1005" name="output_fm_buffer_1_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="1"/>
<pin id="614" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln118_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="6"/>
<pin id="619" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="622" class="1005" name="output_fm_buffer_1_load_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="633" class="1005" name="gmem_addr_18_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_18 "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln119_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="98" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="102" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="185"><net_src comp="104" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="207"><net_src comp="86" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="134" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="146" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="256"><net_src comp="231" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="249" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="249" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="258" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="252" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="231" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="158" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="290" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="264" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="306" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="331"><net_src comp="212" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="264" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="264" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="243" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="272" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="70" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="357" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="74" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="370" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="395" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="408" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="386" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="74" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="430" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="453" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="457" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="477" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="14" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="506"><net_src comp="88" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="92" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="513"><net_src comp="497" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="500" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="510" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="96" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="203" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="497" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="116" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="556"><net_src comp="120" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="563"><net_src comp="124" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="570"><net_src comp="128" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="575"><net_src comp="140" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="580"><net_src comp="152" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="585"><net_src comp="164" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="591"><net_src comp="208" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="596"><net_src comp="231" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="601"><net_src comp="237" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="252" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="610"><net_src comp="258" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="615"><net_src comp="186" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="620"><net_src comp="327" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="625"><net_src comp="193" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="630"><net_src comp="199" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="636"><net_src comp="491" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="642"><net_src comp="538" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {8 9 10 11 12 13 14 }
 - Input state : 
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : select_ln30_3 | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : add_ln118_5 | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : empty | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : ti_cast20 | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : p_shl1 | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : zext_ln115 | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : output_ftmap | {1 }
	Port: conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX : output_fm_buffer_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ty_3 : 1
		indvar_flatten43_load : 1
		icmp_ln115 : 2
		add_ln115_1 : 2
		br_ln115 : 3
		tx_load : 1
		add_ln115 : 2
		icmp_ln116 : 2
		select_ln115 : 3
		select_ln115_1 : 3
		zext_ln118_2 : 4
		add_ln118_6 : 5
		zext_ln118_7 : 6
		trunc_ln118 : 6
		p_shl4 : 7
		add_ln118_7 : 8
		zext_ln118_8 : 4
		add_ln118_8 : 9
		zext_ln118_9 : 10
		output_fm_buffer_1_addr : 11
		output_fm_buffer_1_load : 12
		add_ln118 : 4
		add_ln116 : 4
		store_ln116 : 3
		store_ln116 : 4
		store_ln116 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		empty_106 : 1
		shl_ln5 : 2
		zext_ln118 : 3
		shl_ln118_1 : 2
		zext_ln118_1 : 3
		sub_ln118 : 4
		p_mid141 : 1
		shl_ln118_mid1 : 2
		zext_ln118_3 : 3
		shl_ln118_1_mid1 : 2
		zext_ln118_5 : 3
		sub_ln118_1 : 4
		select_ln115_2 : 5
		add_ln118_1 : 1
		shl_ln118_2 : 2
		zext_ln118_6 : 3
		add_ln118_4 : 6
		sext_ln118_1 : 7
		add_ln118_3 : 8
		trunc_ln : 9
		sext_ln118 : 10
		gmem_addr_18 : 11
	State 8
		tmp_6 : 1
		trunc_ln119 : 1
		icmp_ln119 : 2
		icmp_ln119_1 : 2
		or_ln119 : 3
		and_ln119 : 3
		select_ln119 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_199           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|          |       add_ln115_1_fu_243       |    0    |    0    |    16   |
|          |        add_ln115_fu_252        |    0    |    0    |    12   |
|          |       add_ln118_6_fu_284       |    0    |    0    |    19   |
|          |       add_ln118_7_fu_306       |    0    |    0    |    16   |
|          |       add_ln118_8_fu_316       |    0    |    0    |    16   |
|          |        add_ln118_fu_327        |    0    |    0    |    12   |
|    add   |        add_ln116_fu_333        |    0    |    0    |    12   |
|          |        empty_106_fu_357        |    0    |    0    |    15   |
|          |         p_mid141_fu_395        |    0    |    0    |    15   |
|          |       add_ln118_1_fu_440       |    0    |    0    |    15   |
|          |       add_ln118_2_fu_457       |    0    |    0    |    64   |
|          |       add_ln118_4_fu_461       |    0    |    0    |    26   |
|          |       add_ln118_3_fu_471       |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln115_fu_237       |    0    |    0    |    16   |
|   icmp   |        icmp_ln116_fu_258       |    0    |    0    |    12   |
|          |        icmp_ln119_fu_514       |    0    |    0    |    15   |
|          |       icmp_ln119_1_fu_520      |    0    |    0    |    30   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln115_fu_264      |    0    |    0    |    5    |
|  select  |      select_ln115_1_fu_272     |    0    |    0    |    5    |
|          |      select_ln115_2_fu_430     |    0    |    0    |    18   |
|          |       select_ln119_fu_538      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln118_fu_386        |    0    |    0    |    25   |
|          |       sub_ln118_1_fu_424       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln119_fu_526        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln119_fu_532        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  output_ftmap_read_read_fu_128 |    0    |    0    |    0    |
|          |   zext_ln115_read_read_fu_134  |    0    |    0    |    0    |
|          |     p_shl1_read_read_fu_140    |    0    |    0    |    0    |
|   read   |   ti_cast20_read_read_fu_146   |    0    |    0    |    0    |
|          |         tmp_read_fu_152        |    0    |    0    |    0    |
|          |  add_ln118_5_read_read_fu_158  |    0    |    0    |    0    |
|          | select_ln30_3_read_read_fu_164 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_170      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln118_write_fu_177    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_203           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln115_cast_fu_208     |    0    |    0    |    0    |
|          |      ti_cast20_cast_fu_212     |    0    |    0    |    0    |
|          |       zext_ln118_2_fu_280      |    0    |    0    |    0    |
|          |       zext_ln118_7_fu_290      |    0    |    0    |    0    |
|          |       zext_ln118_8_fu_312      |    0    |    0    |    0    |
|          |       zext_ln118_9_fu_322      |    0    |    0    |    0    |
|   zext   |       zext_ln115_1_fu_354      |    0    |    0    |    0    |
|          |        zext_ln118_fu_370       |    0    |    0    |    0    |
|          |       zext_ln118_1_fu_382      |    0    |    0    |    0    |
|          |       zext_ln115_2_fu_392      |    0    |    0    |    0    |
|          |       zext_ln118_3_fu_408      |    0    |    0    |    0    |
|          |       zext_ln118_5_fu_420      |    0    |    0    |    0    |
|          |       zext_ln118_4_fu_437      |    0    |    0    |    0    |
|          |       zext_ln118_6_fu_453      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln118_fu_294       |    0    |    0    |    0    |
|          |       trunc_ln119_fu_510       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl4_fu_298         |    0    |    0    |    0    |
|          |         shl_ln5_fu_362         |    0    |    0    |    0    |
|bitconcatenate|       shl_ln118_1_fu_374       |    0    |    0    |    0    |
|          |      shl_ln118_mid1_fu_400     |    0    |    0    |    0    |
|          |     shl_ln118_1_mid1_fu_412    |    0    |    0    |    0    |
|          |       shl_ln118_2_fu_445       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |       sext_ln118_1_fu_467      |    0    |    0    |    0    |
|          |        sext_ln118_fu_487       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|         trunc_ln_fu_477        |    0    |    0    |    0    |
|          |          tmp_6_fu_500          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |   227   |   703   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         add_i_reg_627         |   32   |
|       add_ln115_reg_602       |    5   |
|       add_ln118_reg_617       |    5   |
|      gmem_addr_18_reg_633     |   32   |
|       icmp_ln115_reg_598      |    1   |
|       icmp_ln116_reg_607      |    1   |
|    indvar_flatten43_reg_560   |    9   |
|output_fm_buffer_1_addr_reg_612|   15   |
|output_fm_buffer_1_load_reg_622|   32   |
|   output_ftmap_read_reg_567   |   64   |
|      p_shl1_read_reg_572      |    8   |
|      select_ln119_reg_639     |   32   |
|   select_ln30_3_read_reg_582  |    8   |
|          tmp_reg_577          |   32   |
|           tx_reg_546          |    5   |
|          ty_3_reg_593         |    5   |
|           ty_reg_553          |    5   |
|    zext_ln115_cast_reg_588    |   64   |
+-------------------------------+--------+
|             Total             |   355  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_193  |  p0  |   2  |  15  |   30   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   32   ||  0.854  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   703  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   582  |   712  |
+-----------+--------+--------+--------+--------+
