
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.618797                       # Number of seconds simulated
sim_ticks                                618796902348                       # Number of ticks simulated
final_tick                               951998503878                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203311                       # Simulator instruction rate (inst/s)
host_op_rate                                   203311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41936104                       # Simulator tick rate (ticks/s)
host_mem_usage                                2360684                       # Number of bytes of host memory used
host_seconds                                 14755.71                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       460672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     41861120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42321792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       460672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        460672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29147328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29147328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       654080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        455427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             455427                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       744464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     67649207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68393671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       744464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           744464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        47103222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47103222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        47103222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       744464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     67649207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115496894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      661278                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     455427                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    661278                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   455427                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   42321792                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                29147328                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             42321792                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             29147328                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               41237                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               41872                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               42286                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               40795                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42494                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               43007                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               42073                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               40977                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               39341                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               39824                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              39016                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              40226                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              41886                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42417                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42300                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              41519                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               28560                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               28692                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               29052                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               28419                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               29306                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               29192                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               28689                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               28297                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               27172                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               27445                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              27506                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              27926                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              29285                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              28792                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              28573                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              28521                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  618794955630                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                661278                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               455427                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  468079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   15591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   19604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   19772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   19779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   19779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   19780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   19782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   19785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   19785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       474486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.621869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.503062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.326508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       306126     64.52%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        81417     17.16%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        30738      6.48%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        15469      3.26%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         8946      1.89%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         5575      1.17%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         4011      0.85%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         2759      0.58%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1949      0.41%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1547      0.33%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1172      0.25%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1159      0.24%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          987      0.21%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          862      0.18%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          874      0.18%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          935      0.20%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          776      0.16%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          775      0.16%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          751      0.16%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          961      0.20%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          649      0.14%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          567      0.12%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          574      0.12%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1056      0.22%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          430      0.09%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          369      0.08%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          343      0.07%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          549      0.12%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          237      0.05%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          228      0.05%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          159      0.03%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          278      0.06%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          176      0.04%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177          114      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           81      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          194      0.04%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           74      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           56      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           78      0.02%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           88      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           31      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           38      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           26      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           34      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           20      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           15      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           15      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           21      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            9      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            8      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           11      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           10      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            8      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            9      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            4      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            4      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            4      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            6      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            9      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            5      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            5      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            5      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            6      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           24      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       474486                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  17984368805                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             33102793805                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3306350000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               11812075000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     27196.71                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  17862.71                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                50059.42                       # Average memory access latency
system.mem_ctrls.avgRdBW                        68.39                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        47.10                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                68.39                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                47.10                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.97                       # Average write queue length over time
system.mem_ctrls.readRowHits                   467792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  174415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     554125.71                       # Average gap between requests
system.membus.throughput                    115496894                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              272471                       # Transaction distribution
system.membus.trans_dist::ReadResp             272471                       # Transaction distribution
system.membus.trans_dist::Writeback            455427                       # Transaction distribution
system.membus.trans_dist::ReadExReq            388807                       # Transaction distribution
system.membus.trans_dist::ReadExResp           388807                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1777983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1777983                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     71469120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            71469120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               71469120                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1585128125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2077147653                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       500522529                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    354697346                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     31445207                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    339441604                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       251822984                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.187425                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        48130388                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       968044                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            784251875                       # DTB read hits
system.switch_cpus.dtb.read_misses           14519015                       # DTB read misses
system.switch_cpus.dtb.read_acv                 89005                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        798770890                       # DTB read accesses
system.switch_cpus.dtb.write_hits           415473340                       # DTB write hits
system.switch_cpus.dtb.write_misses           2971483                       # DTB write misses
system.switch_cpus.dtb.write_acv                  948                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       418444823                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1199725215                       # DTB hits
system.switch_cpus.dtb.data_misses           17490498                       # DTB misses
system.switch_cpus.dtb.data_acv                 89953                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1217215713                       # DTB accesses
system.switch_cpus.itb.fetch_hits           481047226                       # ITB hits
system.switch_cpus.itb.fetch_misses           1326100                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       482373326                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                 1471                       # Number of system calls
system.switch_cpus.numCycles               1858248956                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    964809219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3284147863                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           500522529                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    299953372                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             620536990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       151621994                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      120255921                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       167568                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     12758658                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          453                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         481047226                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      22843657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1830830781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.793802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.899114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1210293791     66.11%     66.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         57136107      3.12%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         62566105      3.42%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         59587962      3.25%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         69254999      3.78%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         56222837      3.07%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         64993856      3.55%     86.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         31182649      1.70%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        219592475     11.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1830830781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.269352                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.767335                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        998397297                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     116442488                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         605015204                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1313795                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      109661996                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     64728018                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2689684                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3196612191                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       9334618                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      109661996                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1016344808                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        31878677                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     70892278                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         587848273                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      14204748                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3112904608                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5625                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         289993                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      11616240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2130694968                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3855818951                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3829657980                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     26160971                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1397224081                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        733470876                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2210173                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1734703                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          35437889                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    979811259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    467441252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     41866450                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11014170                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2896882584                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3180613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2535567408                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7531459                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    887718719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    571939981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       516686                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1830830781                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.384927                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.643735                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    800378744     43.72%     43.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    347622257     18.99%     62.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    269016804     14.69%     77.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    165555738      9.04%     86.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    139724545      7.63%     94.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69187563      3.78%     97.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     28232555      1.54%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9887596      0.54%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1224979      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1830830781                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1216215      2.25%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           108      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           110      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      2.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       28839191     53.39%     55.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23958956     44.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          138      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1253869796     49.45%     49.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       443637      0.02%     49.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3211104      0.13%     49.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1288189      0.05%     49.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       583937      0.02%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       128275      0.01%     49.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       128342      0.01%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    852901903     33.64%     83.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    423012087     16.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2535567408                       # Type of FU issued
system.switch_cpus.iq.rate                   1.364493                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            54014580                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021303                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6936500102                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3765697806                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2400802965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27011534                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     22292076                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12529523                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2575953605                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13628245                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     77945193                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    309908279                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      1428953                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       212256                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    154620750                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1098094                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      109661996                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        21162151                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        451113                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2963747632                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8223315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     979811259                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    467441252                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1726194                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         341232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         35572                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       212256                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     25201057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6735891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     31936948                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2459631496                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     799067490                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     75935912                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              63684435                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1217693366                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        374958115                       # Number of branches executed
system.switch_cpus.iew.exec_stores          418625876                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.323629                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2437378061                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2413332488                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1280854734                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1766075733                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.298713                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.725255                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    750532747                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      2663927                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     28805231                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1721168785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.188751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.090949                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1011537311     58.77%     58.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    309820054     18.00%     76.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    131712861      7.65%     84.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59245885      3.44%     87.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51072497      2.97%     90.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     32557045      1.89%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     24546567      1.43%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24709882      1.44%     95.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     75966683      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1721168785                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2046040684                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2046040684                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              982723480                       # Number of memory references committed
system.switch_cpus.commit.loads             669902978                       # Number of loads committed
system.switch_cpus.commit.membars             1331228                       # Number of memory barriers committed
system.switch_cpus.commit.branches          320071823                       # Number of branches committed
system.switch_cpus.commit.fp_insts            9094135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970277568                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     30290140                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      75966683                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4348766526                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5702896117                       # The number of ROB writes
system.switch_cpus.timesIdled                  146696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                27418175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.929124                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.929124                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.076282                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.076282                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3118788151                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1660526414                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          11165241                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          7433911                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3098933                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2662525                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1066                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1066                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008133                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008133                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1430173435                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  479506830                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         824293.977880                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         288960.000004                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1113253.977884                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  35                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  35                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 40862098.142857                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 13700195.142857                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.748907                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.251093                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5689.731342                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        37310                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        37310                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      4550210                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      4550210                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    630016                       # number of replacements
system.l2.tags.tagsinuse                 129243.166449                       # Cycle average of tags in use
system.l2.tags.total_refs                     2981777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    759254                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.927246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    70869.599402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   916.844069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 51578.862621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        101.180674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5776.679683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.540692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.393515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.044073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986047                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        16008                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1400933                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1416941                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1099225                       # number of Writeback hits
system.l2.Writeback_hits::total               1099225                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       218143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                218143                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         16008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1619076                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1635084                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        16008                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1619076                       # number of overall hits
system.l2.overall_hits::total                 1635084                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7198                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       265273                       # number of ReadReq misses
system.l2.ReadReq_misses::total                272471                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       388807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              388807                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7198                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       654080                       # number of demand (read+write) misses
system.l2.demand_misses::total                 661278                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7198                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       654080                       # number of overall misses
system.l2.overall_misses::total                661278                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    648777293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  22211699585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22860476878                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  30287003987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30287003987                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    648777293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  52498703572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53147480865                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    648777293                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  52498703572                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53147480865                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        23206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1666206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1689412                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1099225                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1099225                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       606950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            606950                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        23206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2273156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2296362                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        23206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2273156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2296362                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.310178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.159208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.161282                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.640591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.640591                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.310178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.287741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287968                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.310178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.287741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287968                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 90132.994304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83731.475065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83900.587138                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77897.270335                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77897.270335                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 90132.994304                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80263.428896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80370.858950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 90132.994304                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80263.428896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80370.858950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               455427                       # number of writebacks
system.l2.writebacks::total                    455427                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       265273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           272471                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       388807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         388807                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       654080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            661278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       654080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           661278                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    594046639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  20228919313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  20822965952                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  27289397311                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27289397311                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    594046639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  47518316624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48112363263                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    594046639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  47518316624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48112363263                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.310178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.159208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.161282                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.640591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.640591                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.310178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.287741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287968                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.310178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.287741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287968                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 82529.402473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76256.985494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76422.687009                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70187.515428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70187.515428                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 82529.402473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72649.089750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72756.636790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 82529.402473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72649.089750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72756.636790                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   351193691                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1689412                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1689412                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1099225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           606950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          606950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        46412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5645537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5691949                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1485184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    215832384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          217317568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             217317568                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1862826562                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24582962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2394211962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2858854365                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 29315017.325584                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  29315017.325584                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             23204                       # number of replacements
system.cpu.icache.tags.tagsinuse          4095.919421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1322946947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             27300                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          48459.595128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      358848524285                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  2477.833351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1618.086069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.604940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.395041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    481021379                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       481021379                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    481021379                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        481021379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    481021379                       # number of overall hits
system.cpu.icache.overall_hits::total       481021379                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        25834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25834                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        25834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25834                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        25834                       # number of overall misses
system.cpu.icache.overall_misses::total         25834                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    930879944                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    930879944                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    930879944                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    930879944                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    930879944                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    930879944                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    481047213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    481047213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    481047213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    481047213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    481047213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    481047213                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 36033.132461                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36033.132461                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 36033.132461                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36033.132461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 36033.132461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36033.132461                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20370                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          291                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2628                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2628                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2628                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2628                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2628                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2628                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        23206                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        23206                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        23206                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        23206                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        23206                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        23206                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    714686816                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    714686816                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    714686816                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    714686816                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    714686816                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    714686816                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 30797.501336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30797.501336                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 30797.501336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30797.501336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 30797.501336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30797.501336                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1200                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.292969                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1736720991                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          121577415                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 49376104.060324                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 3369546.000749                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  52745650.061073                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          538                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          538                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3228105.931227                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 225980.325279                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.934576                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.065424                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     225.859492                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        16140                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        16140                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        56673                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       572787                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       629460                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1558048                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1558048                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   105.340149                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2170480                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2915.986366                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1104191700                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2173376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            508.053692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2885.490695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    30.495671                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.704466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.007445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.711911                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    700439267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       700439267                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    308324565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      308324565                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1453920                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1453920                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1331228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1331228                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1008763832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1008763832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1008763832                       # number of overall hits
system.cpu.dcache.overall_hits::total      1008763832                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3361136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3361136                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3164708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3164708                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           75                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6525844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6525844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6525844                       # number of overall misses
system.cpu.dcache.overall_misses::total       6525844                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  86032275183                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86032275183                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 168113622469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 168113622469                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       374625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       374625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 254145897652                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254145897652                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 254145897652                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254145897652                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    703800403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    703800403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1453995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1453995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1015289676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1015289676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1015289676                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1015289676                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.004776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004776                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.010160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010160                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000052                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000052                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006428                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006428                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006428                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25596.189855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25596.189855                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 53121.369323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53121.369323                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 38944.525436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38944.525436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 38944.525436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38944.525436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9033634                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2531                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             73461                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   122.971835                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   180.785714                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1099225                       # number of writebacks
system.cpu.dcache.writebacks::total           1099225                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1693683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1693683                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2559080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2559080                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4252763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4252763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4252763                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4252763                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1667453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1667453                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       605628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       605628                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           75                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2273081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2273081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2273081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2273081                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  27789404468                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27789404468                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  31522720602                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31522720602                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       274725                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       274725                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  59312125070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59312125070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  59312125070                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59312125070                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000052                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002239                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002239                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002239                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002239                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16665.779766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16665.779766                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 52049.642028                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52049.642028                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26093.273874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26093.273874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26093.273874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26093.273874                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
