INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment11.1/assignment11.1.srcs/sources_1/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment11.1/assignment11.1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment11.1/assignment11.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
