<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>Linear_layer_ds2</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>223225509</Best-caseLatency>
<Average-caseLatency>223225509</Average-caseLatency>
<Worst-caseLatency>223225509</Worst-caseLatency>
<Best-caseRealTimeLatency>2.232 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.232 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.232 sec</Worst-caseRealTimeLatency>
<Interval-min>223225509</Interval-min>
<Interval-max>223225509</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>12</TripCount>
<Latency>12</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>768</TripCount>
<Latency>768</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>12</TripCount>
<Latency>9240</Latency>
<IterationLatency>770</IterationLatency>
<Loop3.1>
<TripCount>768</TripCount>
<Latency>768</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1>
</Loop3>
<l_max_inp_i39>
<TripCount>12</TripCount>
<Latency>147480</Latency>
<IterationLatency>12290</IterationLatency>
<l_j38>
<TripCount>3072</TripCount>
<Latency>12288</Latency>
<IterationLatency>4</IterationLatency>
</l_j38>
</l_max_inp_i39>
<l_max_W_i40>
<TripCount>768</TripCount>
<Latency>14157312</Latency>
<IterationLatency>18434</IterationLatency>
<l_j39>
<TripCount>3072</TripCount>
<Latency>18432</Latency>
<IterationLatency>6</IterationLatency>
</l_j39>
</l_max_W_i40>
<l_inp_to_int_i41>
<TripCount>12</TripCount>
<Latency>921636</Latency>
<IterationLatency>76803</IterationLatency>
<l_j40>
<TripCount>3072</TripCount>
<Latency>76800</Latency>
<IterationLatency>25</IterationLatency>
</l_j40>
</l_inp_to_int_i41>
<l_W_to_int_i42>
<TripCount>768</TripCount>
<Latency>66062592</Latency>
<IterationLatency>86019</IterationLatency>
<l_j41>
<TripCount>3072</TripCount>
<Latency>86016</Latency>
<IterationLatency>28</IterationLatency>
</l_j41>
</l_W_to_int_i42>
<l_gemm_i43>
<TripCount>12</TripCount>
<Latency>141576216</Latency>
<IterationLatency>11798018</IterationLatency>
<l_j42>
<TripCount>768</TripCount>
<Latency>11798016</Latency>
<IterationLatency>15362</IterationLatency>
<l_S_k_4_k5>
<TripCount>3072</TripCount>
<Latency>15360</Latency>
<IterationLatency>5</IterationLatency>
</l_S_k_4_k5>
</l_j42>
</l_gemm_i43>
<l_outp_to_float_bias_i44>
<TripCount>12</TripCount>
<Latency>350244</Latency>
<IterationLatency>29187</IterationLatency>
<l_j43>
<TripCount>768</TripCount>
<Latency>29184</Latency>
<IterationLatency>38</IterationLatency>
</l_j43>
</l_outp_to_float_bias_i44>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3154</BRAM_18K>
<DSP48E>6</DSP48E>
<FF>2877</FF>
<LUT>5287</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Linear_layer_ds2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Linear_layer_ds2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Linear_layer_ds2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Linear_layer_ds2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Linear_layer_ds2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Linear_layer_ds2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v475_address0</name>
<Object>v475</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v475_ce0</name>
<Object>v475</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v475_q0</name>
<Object>v475</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v476_address0</name>
<Object>v476</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v476_ce0</name>
<Object>v476</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v476_q0</name>
<Object>v476</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v477_address0</name>
<Object>v477</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v477_ce0</name>
<Object>v477</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v477_q0</name>
<Object>v477</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v478_address0</name>
<Object>v478</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v478_ce0</name>
<Object>v478</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v478_we0</name>
<Object>v478</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v478_d0</name>
<Object>v478</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
