Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar  5 14:12:33 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.998        0.000                      0                 1067        0.122        0.000                      0                 1067        3.000        0.000                       0                   549  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_vga        10.998        0.000                      0                 1067        0.122        0.000                      0                 1067       19.500        0.000                       0                   545  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       10.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        28.924ns  (logic 15.400ns (53.242%)  route 13.524ns (46.758%))
  Logic Levels:           44  (CARRY4=26 LUT3=1 LUT4=1 LUT5=13 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         1.450     0.965    X2/s_en[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     1.089 r  X2/array_sprites[0][w]1__2_carry_i_9/O
                         net (fo=3, routed)           1.048     2.137    X2/array_sprites[0][w]1__2_carry_i_9_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I0_O)        0.154     2.291 r  X2/i__carry__0_i_9/O
                         net (fo=8, routed)           0.451     2.742    X1/clk_count[0]_1[12]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.327     3.069 r  X1/array_sprites[0][w]1__2_carry_i_8/O
                         net (fo=1, routed)           0.575     3.644    X2/ergb[12]_i_99_0[0]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.300 r  X2/array_sprites[0][w]1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    X2/array_sprites[0][w]1__2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.457 r  X2/array_sprites[0][w]1__2_carry__0/CO[1]
                         net (fo=9, routed)           0.731     5.188    X1/ergb_reg[12]_i_87[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.329     5.517 r  X1/ergb[12]_i_100/O
                         net (fo=1, routed)           0.000     5.517    X2/ergb[12]_i_93[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.067 r  X2/ergb_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.067    X2/ergb_reg[12]_i_88_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.295 r  X2/ergb_reg[12]_i_87/CO[2]
                         net (fo=9, routed)           0.660     6.955    X1/ergb_reg[12]_i_79_0[0]
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.313     7.268 r  X1/ergb[12]_i_94/O
                         net (fo=1, routed)           0.000     7.268    X1/ergb[12]_i_94_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.818 r  X1/ergb_reg[12]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.818    X1/ergb_reg[12]_i_80_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.046 r  X1/ergb_reg[12]_i_79/CO[2]
                         net (fo=9, routed)           0.695     8.741    X1/en_reg[0]_0[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.585     9.326 r  X1/ergb_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.326    X1/ergb_reg[12]_i_72_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.555 r  X1/ergb_reg[12]_i_71/CO[2]
                         net (fo=9, routed)           0.456    10.012    X1/en_reg[0]_2[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I3_O)        0.310    10.322 r  X1/ergb[12]_i_78/O
                         net (fo=1, routed)           0.000    10.322    X1/ergb[12]_i_78_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.872 r  X1/ergb_reg[12]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.872    X1/ergb_reg[12]_i_64_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.100 r  X1/ergb_reg[12]_i_63/CO[2]
                         net (fo=9, routed)           0.482    11.581    X1/en_reg[0]_4[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.313    11.894 r  X1/ergb[12]_i_70/O
                         net (fo=1, routed)           0.000    11.894    X1/ergb[12]_i_70_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.444 r  X1/ergb_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.444    X1/ergb_reg[12]_i_56_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.672 r  X1/ergb_reg[12]_i_55/CO[2]
                         net (fo=9, routed)           0.453    13.125    X1/en_reg[0]_6[0]
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.313    13.438 r  X1/ergb[12]_i_62/O
                         net (fo=1, routed)           0.000    13.438    X1/ergb[12]_i_62_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.988 r  X1/ergb_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.988    X1/ergb_reg[12]_i_45_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.216 r  X1/ergb_reg[12]_i_44/CO[2]
                         net (fo=9, routed)           0.509    14.725    X1/en_reg[0]_8[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.313    15.038 r  X1/ergb[12]_i_52/O
                         net (fo=1, routed)           0.000    15.038    X1/ergb[12]_i_52_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  X1/ergb_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.571    X1/ergb_reg[12]_i_33_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.800 r  X1/ergb_reg[12]_i_32/CO[2]
                         net (fo=9, routed)           0.622    16.422    X1/en_reg[0]_10[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.310    16.732 r  X1/ergb[12]_i_40/O
                         net (fo=1, routed)           0.000    16.732    X1/ergb[12]_i_40_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.282 r  X1/ergb_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.282    X1/ergb_reg[12]_i_25_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.510 r  X1/ergb_reg[12]_i_24/CO[2]
                         net (fo=9, routed)           0.473    17.982    X1/en_reg[0]_12[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I3_O)        0.313    18.295 r  X1/array_sprites[0][w]1__242_carry_i_29/O
                         net (fo=1, routed)           0.000    18.295    X1/array_sprites[0][w]1__242_carry_i_29_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.845 r  X1/array_sprites[0][w]1__242_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.845    X1/array_sprites[0][w]1__242_carry_i_19_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.073 r  X1/ergb_reg[12]_i_17/CO[2]
                         net (fo=39, routed)          0.559    19.633    X1/sel0[2]
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.313    19.946 r  X1/array_sprites[0][w]1__242_carry_i_26/O
                         net (fo=1, routed)           0.000    19.946    X1/array_sprites[0][w]1__242_carry_i_26_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.496 r  X1/array_sprites[0][w]1__242_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.496    X1/array_sprites[0][w]1__242_carry_i_9_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.724 r  X1/array_sprites[0][w]1__242_carry_i_8/CO[2]
                         net (fo=41, routed)          0.701    21.424    X1/sel0[1]
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.313    21.737 r  X1/array_sprites[0][w]1__242_carry_i_16/O
                         net (fo=1, routed)           0.000    21.737    X1/array_sprites[0][w]1__242_carry_i_16_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.270 r  X1/array_sprites[0][w]1__242_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.270    X1/array_sprites[0][w]1__242_carry_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.499 r  X1/array_sprites[0][w]1__242_carry_i_1/CO[2]
                         net (fo=41, routed)          0.610    23.110    X1/sel0[0]
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.310    23.420 r  X1/array_sprites[0][w]1__242_carry_i_7/O
                         net (fo=1, routed)           0.403    23.823    X2/array_sprites[0][w]1__242_carry__0_2[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.479 r  X2/array_sprites[0][w]1__242_carry/CO[3]
                         net (fo=1, routed)           0.000    24.479    X2/array_sprites[0][w]1__242_carry_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.636 f  X2/array_sprites[0][w]1__242_carry__0/CO[1]
                         net (fo=27, routed)          0.987    25.623    X2/en_reg[0]_1[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I3_O)        0.329    25.952 r  X2/ergb[10]_i_16/O
                         net (fo=1, routed)           0.642    26.595    X1/ergb[10]_i_3_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124    26.719 f  X1/ergb[10]_i_9/O
                         net (fo=1, routed)           0.452    27.170    X1/ergb[10]_i_9_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.124    27.294 r  X1/ergb[10]_i_3/O
                         net (fo=1, routed)           0.565    27.859    X1/ergb[10]_i_3_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124    27.983 r  X1/ergb[10]_i_1/O
                         net (fo=1, routed)           0.000    27.983    X2/ergb_reg[12]_3[2]
    SLICE_X2Y50          FDRE                                         r  X2/ergb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.510    38.514    X2/clk_out
    SLICE_X2Y50          FDRE                                         r  X2/ergb_reg[10]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X2Y50          FDRE (Setup_fdre_C_D)        0.081    38.981    X2/ergb_reg[10]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                         -27.983    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        28.286ns  (logic 15.276ns (54.006%)  route 13.010ns (45.994%))
  Logic Levels:           43  (CARRY4=26 LUT3=1 LUT5=12 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         1.450     0.965    X2/s_en[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     1.089 r  X2/array_sprites[0][w]1__2_carry_i_9/O
                         net (fo=3, routed)           1.048     2.137    X2/array_sprites[0][w]1__2_carry_i_9_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I0_O)        0.154     2.291 r  X2/i__carry__0_i_9/O
                         net (fo=8, routed)           0.451     2.742    X1/clk_count[0]_1[12]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.327     3.069 r  X1/array_sprites[0][w]1__2_carry_i_8/O
                         net (fo=1, routed)           0.575     3.644    X2/ergb[12]_i_99_0[0]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.300 r  X2/array_sprites[0][w]1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    X2/array_sprites[0][w]1__2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.457 r  X2/array_sprites[0][w]1__2_carry__0/CO[1]
                         net (fo=9, routed)           0.731     5.188    X1/ergb_reg[12]_i_87[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.329     5.517 r  X1/ergb[12]_i_100/O
                         net (fo=1, routed)           0.000     5.517    X2/ergb[12]_i_93[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.067 r  X2/ergb_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.067    X2/ergb_reg[12]_i_88_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.295 r  X2/ergb_reg[12]_i_87/CO[2]
                         net (fo=9, routed)           0.660     6.955    X1/ergb_reg[12]_i_79_0[0]
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.313     7.268 r  X1/ergb[12]_i_94/O
                         net (fo=1, routed)           0.000     7.268    X1/ergb[12]_i_94_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.818 r  X1/ergb_reg[12]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.818    X1/ergb_reg[12]_i_80_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.046 r  X1/ergb_reg[12]_i_79/CO[2]
                         net (fo=9, routed)           0.695     8.741    X1/en_reg[0]_0[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.585     9.326 r  X1/ergb_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.326    X1/ergb_reg[12]_i_72_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.555 r  X1/ergb_reg[12]_i_71/CO[2]
                         net (fo=9, routed)           0.456    10.012    X1/en_reg[0]_2[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I3_O)        0.310    10.322 r  X1/ergb[12]_i_78/O
                         net (fo=1, routed)           0.000    10.322    X1/ergb[12]_i_78_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.872 r  X1/ergb_reg[12]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.872    X1/ergb_reg[12]_i_64_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.100 r  X1/ergb_reg[12]_i_63/CO[2]
                         net (fo=9, routed)           0.482    11.581    X1/en_reg[0]_4[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.313    11.894 r  X1/ergb[12]_i_70/O
                         net (fo=1, routed)           0.000    11.894    X1/ergb[12]_i_70_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.444 r  X1/ergb_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.444    X1/ergb_reg[12]_i_56_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.672 r  X1/ergb_reg[12]_i_55/CO[2]
                         net (fo=9, routed)           0.453    13.125    X1/en_reg[0]_6[0]
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.313    13.438 r  X1/ergb[12]_i_62/O
                         net (fo=1, routed)           0.000    13.438    X1/ergb[12]_i_62_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.988 r  X1/ergb_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.988    X1/ergb_reg[12]_i_45_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.216 r  X1/ergb_reg[12]_i_44/CO[2]
                         net (fo=9, routed)           0.509    14.725    X1/en_reg[0]_8[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.313    15.038 r  X1/ergb[12]_i_52/O
                         net (fo=1, routed)           0.000    15.038    X1/ergb[12]_i_52_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  X1/ergb_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.571    X1/ergb_reg[12]_i_33_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.800 r  X1/ergb_reg[12]_i_32/CO[2]
                         net (fo=9, routed)           0.622    16.422    X1/en_reg[0]_10[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.310    16.732 r  X1/ergb[12]_i_40/O
                         net (fo=1, routed)           0.000    16.732    X1/ergb[12]_i_40_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.282 r  X1/ergb_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.282    X1/ergb_reg[12]_i_25_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.510 r  X1/ergb_reg[12]_i_24/CO[2]
                         net (fo=9, routed)           0.473    17.982    X1/en_reg[0]_12[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I3_O)        0.313    18.295 r  X1/array_sprites[0][w]1__242_carry_i_29/O
                         net (fo=1, routed)           0.000    18.295    X1/array_sprites[0][w]1__242_carry_i_29_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.845 r  X1/array_sprites[0][w]1__242_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.845    X1/array_sprites[0][w]1__242_carry_i_19_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.073 r  X1/ergb_reg[12]_i_17/CO[2]
                         net (fo=39, routed)          0.559    19.633    X1/sel0[2]
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.313    19.946 r  X1/array_sprites[0][w]1__242_carry_i_26/O
                         net (fo=1, routed)           0.000    19.946    X1/array_sprites[0][w]1__242_carry_i_26_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.496 r  X1/array_sprites[0][w]1__242_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.496    X1/array_sprites[0][w]1__242_carry_i_9_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.724 r  X1/array_sprites[0][w]1__242_carry_i_8/CO[2]
                         net (fo=41, routed)          0.701    21.424    X1/sel0[1]
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.313    21.737 r  X1/array_sprites[0][w]1__242_carry_i_16/O
                         net (fo=1, routed)           0.000    21.737    X1/array_sprites[0][w]1__242_carry_i_16_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.270 r  X1/array_sprites[0][w]1__242_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.270    X1/array_sprites[0][w]1__242_carry_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.499 r  X1/array_sprites[0][w]1__242_carry_i_1/CO[2]
                         net (fo=41, routed)          0.610    23.110    X1/sel0[0]
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.310    23.420 r  X1/array_sprites[0][w]1__242_carry_i_7/O
                         net (fo=1, routed)           0.403    23.823    X2/array_sprites[0][w]1__242_carry__0_2[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.479 r  X2/array_sprites[0][w]1__242_carry/CO[3]
                         net (fo=1, routed)           0.000    24.479    X2/array_sprites[0][w]1__242_carry_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.636 r  X2/array_sprites[0][w]1__242_carry__0/CO[1]
                         net (fo=27, routed)          0.658    25.294    X1/ergb_reg[12]_1[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I1_O)        0.329    25.623 r  X1/ergb[12]_i_10/O
                         net (fo=1, routed)           0.669    26.292    X1/ergb[12]_i_10_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I1_O)        0.124    26.416 r  X1/ergb[12]_i_3/O
                         net (fo=1, routed)           0.805    27.220    X1/ergb[12]_i_3_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124    27.344 r  X1/ergb[12]_i_2/O
                         net (fo=1, routed)           0.000    27.344    X2/ergb_reg[12]_3[4]
    SLICE_X3Y50          FDRE                                         r  X2/ergb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.510    38.514    X2/clk_out
    SLICE_X3Y50          FDRE                                         r  X2/ergb_reg[12]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.029    38.929    X2/ergb_reg[12]
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -27.344    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        28.377ns  (logic 15.506ns (54.642%)  route 12.871ns (45.358%))
  Logic Levels:           43  (CARRY4=26 LUT3=1 LUT5=13 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         1.450     0.965    X2/s_en[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     1.089 r  X2/array_sprites[0][w]1__2_carry_i_9/O
                         net (fo=3, routed)           1.048     2.137    X2/array_sprites[0][w]1__2_carry_i_9_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I0_O)        0.154     2.291 r  X2/i__carry__0_i_9/O
                         net (fo=8, routed)           0.451     2.742    X1/clk_count[0]_1[12]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.327     3.069 r  X1/array_sprites[0][w]1__2_carry_i_8/O
                         net (fo=1, routed)           0.575     3.644    X2/ergb[12]_i_99_0[0]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.300 r  X2/array_sprites[0][w]1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    X2/array_sprites[0][w]1__2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.457 r  X2/array_sprites[0][w]1__2_carry__0/CO[1]
                         net (fo=9, routed)           0.731     5.188    X1/ergb_reg[12]_i_87[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.329     5.517 r  X1/ergb[12]_i_100/O
                         net (fo=1, routed)           0.000     5.517    X2/ergb[12]_i_93[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.067 r  X2/ergb_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.067    X2/ergb_reg[12]_i_88_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.295 r  X2/ergb_reg[12]_i_87/CO[2]
                         net (fo=9, routed)           0.660     6.955    X1/ergb_reg[12]_i_79_0[0]
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.313     7.268 r  X1/ergb[12]_i_94/O
                         net (fo=1, routed)           0.000     7.268    X1/ergb[12]_i_94_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.818 r  X1/ergb_reg[12]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.818    X1/ergb_reg[12]_i_80_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.046 r  X1/ergb_reg[12]_i_79/CO[2]
                         net (fo=9, routed)           0.695     8.741    X1/en_reg[0]_0[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.585     9.326 r  X1/ergb_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.326    X1/ergb_reg[12]_i_72_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.555 r  X1/ergb_reg[12]_i_71/CO[2]
                         net (fo=9, routed)           0.456    10.012    X1/en_reg[0]_2[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I3_O)        0.310    10.322 r  X1/ergb[12]_i_78/O
                         net (fo=1, routed)           0.000    10.322    X1/ergb[12]_i_78_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.872 r  X1/ergb_reg[12]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.872    X1/ergb_reg[12]_i_64_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.100 r  X1/ergb_reg[12]_i_63/CO[2]
                         net (fo=9, routed)           0.482    11.581    X1/en_reg[0]_4[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.313    11.894 r  X1/ergb[12]_i_70/O
                         net (fo=1, routed)           0.000    11.894    X1/ergb[12]_i_70_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.444 r  X1/ergb_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.444    X1/ergb_reg[12]_i_56_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.672 r  X1/ergb_reg[12]_i_55/CO[2]
                         net (fo=9, routed)           0.453    13.125    X1/en_reg[0]_6[0]
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.313    13.438 r  X1/ergb[12]_i_62/O
                         net (fo=1, routed)           0.000    13.438    X1/ergb[12]_i_62_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.988 r  X1/ergb_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.988    X1/ergb_reg[12]_i_45_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.216 r  X1/ergb_reg[12]_i_44/CO[2]
                         net (fo=9, routed)           0.509    14.725    X1/en_reg[0]_8[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.313    15.038 r  X1/ergb[12]_i_52/O
                         net (fo=1, routed)           0.000    15.038    X1/ergb[12]_i_52_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  X1/ergb_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.571    X1/ergb_reg[12]_i_33_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.800 r  X1/ergb_reg[12]_i_32/CO[2]
                         net (fo=9, routed)           0.622    16.422    X1/en_reg[0]_10[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.310    16.732 r  X1/ergb[12]_i_40/O
                         net (fo=1, routed)           0.000    16.732    X1/ergb[12]_i_40_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.282 r  X1/ergb_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.282    X1/ergb_reg[12]_i_25_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.510 r  X1/ergb_reg[12]_i_24/CO[2]
                         net (fo=9, routed)           0.473    17.982    X1/en_reg[0]_12[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I3_O)        0.313    18.295 r  X1/array_sprites[0][w]1__242_carry_i_29/O
                         net (fo=1, routed)           0.000    18.295    X1/array_sprites[0][w]1__242_carry_i_29_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.845 r  X1/array_sprites[0][w]1__242_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.845    X1/array_sprites[0][w]1__242_carry_i_19_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.073 r  X1/ergb_reg[12]_i_17/CO[2]
                         net (fo=39, routed)          0.559    19.633    X1/sel0[2]
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.313    19.946 r  X1/array_sprites[0][w]1__242_carry_i_26/O
                         net (fo=1, routed)           0.000    19.946    X1/array_sprites[0][w]1__242_carry_i_26_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.496 r  X1/array_sprites[0][w]1__242_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.496    X1/array_sprites[0][w]1__242_carry_i_9_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.724 r  X1/array_sprites[0][w]1__242_carry_i_8/CO[2]
                         net (fo=41, routed)          0.701    21.424    X1/sel0[1]
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.313    21.737 r  X1/array_sprites[0][w]1__242_carry_i_16/O
                         net (fo=1, routed)           0.000    21.737    X1/array_sprites[0][w]1__242_carry_i_16_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.270 r  X1/array_sprites[0][w]1__242_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.270    X1/array_sprites[0][w]1__242_carry_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.499 r  X1/array_sprites[0][w]1__242_carry_i_1/CO[2]
                         net (fo=41, routed)          0.610    23.110    X1/sel0[0]
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.310    23.420 r  X1/array_sprites[0][w]1__242_carry_i_7/O
                         net (fo=1, routed)           0.403    23.823    X2/array_sprites[0][w]1__242_carry__0_2[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.479 r  X2/array_sprites[0][w]1__242_carry/CO[3]
                         net (fo=1, routed)           0.000    24.479    X2/array_sprites[0][w]1__242_carry_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.636 r  X2/array_sprites[0][w]1__242_carry__0/CO[1]
                         net (fo=27, routed)          1.064    25.700    X1/ergb_reg[12]_1[0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I1_O)        0.355    26.055 r  X1/ergb[11]_i_9/O
                         net (fo=1, routed)           0.452    26.507    X1/ergb[11]_i_9_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I5_O)        0.328    26.835 r  X1/ergb[11]_i_2/O
                         net (fo=1, routed)           0.477    27.312    X1/ergb[11]_i_2_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    27.436 r  X1/ergb[11]_i_1/O
                         net (fo=1, routed)           0.000    27.436    X2/ergb_reg[12]_3[3]
    SLICE_X2Y49          FDRE                                         r  X2/ergb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.520    38.525    X2/clk_out
    SLICE_X2Y49          FDRE                                         r  X2/ergb_reg[11]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.077    39.068    X2/ergb_reg[11]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                         -27.436    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.646ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        28.365ns  (logic 15.504ns (54.659%)  route 12.861ns (45.341%))
  Logic Levels:           43  (CARRY4=26 LUT3=1 LUT4=2 LUT5=12 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         1.450     0.965    X2/s_en[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     1.089 r  X2/array_sprites[0][w]1__2_carry_i_9/O
                         net (fo=3, routed)           1.048     2.137    X2/array_sprites[0][w]1__2_carry_i_9_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I0_O)        0.154     2.291 r  X2/i__carry__0_i_9/O
                         net (fo=8, routed)           0.451     2.742    X1/clk_count[0]_1[12]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.327     3.069 r  X1/array_sprites[0][w]1__2_carry_i_8/O
                         net (fo=1, routed)           0.575     3.644    X2/ergb[12]_i_99_0[0]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.300 r  X2/array_sprites[0][w]1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    X2/array_sprites[0][w]1__2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.457 r  X2/array_sprites[0][w]1__2_carry__0/CO[1]
                         net (fo=9, routed)           0.731     5.188    X1/ergb_reg[12]_i_87[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.329     5.517 r  X1/ergb[12]_i_100/O
                         net (fo=1, routed)           0.000     5.517    X2/ergb[12]_i_93[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.067 r  X2/ergb_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.067    X2/ergb_reg[12]_i_88_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.295 r  X2/ergb_reg[12]_i_87/CO[2]
                         net (fo=9, routed)           0.660     6.955    X1/ergb_reg[12]_i_79_0[0]
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.313     7.268 r  X1/ergb[12]_i_94/O
                         net (fo=1, routed)           0.000     7.268    X1/ergb[12]_i_94_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.818 r  X1/ergb_reg[12]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.818    X1/ergb_reg[12]_i_80_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.046 r  X1/ergb_reg[12]_i_79/CO[2]
                         net (fo=9, routed)           0.695     8.741    X1/en_reg[0]_0[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.585     9.326 r  X1/ergb_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.326    X1/ergb_reg[12]_i_72_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.555 r  X1/ergb_reg[12]_i_71/CO[2]
                         net (fo=9, routed)           0.456    10.012    X1/en_reg[0]_2[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I3_O)        0.310    10.322 r  X1/ergb[12]_i_78/O
                         net (fo=1, routed)           0.000    10.322    X1/ergb[12]_i_78_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.872 r  X1/ergb_reg[12]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.872    X1/ergb_reg[12]_i_64_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.100 r  X1/ergb_reg[12]_i_63/CO[2]
                         net (fo=9, routed)           0.482    11.581    X1/en_reg[0]_4[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.313    11.894 r  X1/ergb[12]_i_70/O
                         net (fo=1, routed)           0.000    11.894    X1/ergb[12]_i_70_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.444 r  X1/ergb_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.444    X1/ergb_reg[12]_i_56_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.672 r  X1/ergb_reg[12]_i_55/CO[2]
                         net (fo=9, routed)           0.453    13.125    X1/en_reg[0]_6[0]
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.313    13.438 r  X1/ergb[12]_i_62/O
                         net (fo=1, routed)           0.000    13.438    X1/ergb[12]_i_62_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.988 r  X1/ergb_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.988    X1/ergb_reg[12]_i_45_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.216 r  X1/ergb_reg[12]_i_44/CO[2]
                         net (fo=9, routed)           0.509    14.725    X1/en_reg[0]_8[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.313    15.038 r  X1/ergb[12]_i_52/O
                         net (fo=1, routed)           0.000    15.038    X1/ergb[12]_i_52_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  X1/ergb_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.571    X1/ergb_reg[12]_i_33_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.800 r  X1/ergb_reg[12]_i_32/CO[2]
                         net (fo=9, routed)           0.622    16.422    X1/en_reg[0]_10[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.310    16.732 r  X1/ergb[12]_i_40/O
                         net (fo=1, routed)           0.000    16.732    X1/ergb[12]_i_40_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.282 r  X1/ergb_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.282    X1/ergb_reg[12]_i_25_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.510 r  X1/ergb_reg[12]_i_24/CO[2]
                         net (fo=9, routed)           0.473    17.982    X1/en_reg[0]_12[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I3_O)        0.313    18.295 r  X1/array_sprites[0][w]1__242_carry_i_29/O
                         net (fo=1, routed)           0.000    18.295    X1/array_sprites[0][w]1__242_carry_i_29_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.845 r  X1/array_sprites[0][w]1__242_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.845    X1/array_sprites[0][w]1__242_carry_i_19_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.073 r  X1/ergb_reg[12]_i_17/CO[2]
                         net (fo=39, routed)          0.559    19.633    X1/sel0[2]
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.313    19.946 r  X1/array_sprites[0][w]1__242_carry_i_26/O
                         net (fo=1, routed)           0.000    19.946    X1/array_sprites[0][w]1__242_carry_i_26_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.496 r  X1/array_sprites[0][w]1__242_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.496    X1/array_sprites[0][w]1__242_carry_i_9_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.724 r  X1/array_sprites[0][w]1__242_carry_i_8/CO[2]
                         net (fo=41, routed)          0.701    21.424    X1/sel0[1]
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.313    21.737 r  X1/array_sprites[0][w]1__242_carry_i_16/O
                         net (fo=1, routed)           0.000    21.737    X1/array_sprites[0][w]1__242_carry_i_16_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.270 r  X1/array_sprites[0][w]1__242_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.270    X1/array_sprites[0][w]1__242_carry_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.499 r  X1/array_sprites[0][w]1__242_carry_i_1/CO[2]
                         net (fo=41, routed)          0.610    23.110    X1/sel0[0]
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.310    23.420 r  X1/array_sprites[0][w]1__242_carry_i_7/O
                         net (fo=1, routed)           0.403    23.823    X2/array_sprites[0][w]1__242_carry__0_2[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.479 r  X2/array_sprites[0][w]1__242_carry/CO[3]
                         net (fo=1, routed)           0.000    24.479    X2/array_sprites[0][w]1__242_carry_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.636 f  X2/array_sprites[0][w]1__242_carry__0/CO[1]
                         net (fo=27, routed)          0.987    25.623    X2/en_reg[0]_1[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.355    25.978 f  X2/ergb[2]_i_2/O
                         net (fo=4, routed)           0.324    26.303    X1/ergb_reg[2]_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.326    26.629 r  X1/ergb[10]_i_5/O
                         net (fo=2, routed)           0.671    27.300    X1/ergb[10]_i_5_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.124    27.424 r  X1/ergb[3]_i_1/O
                         net (fo=1, routed)           0.000    27.424    X2/ergb_reg[12]_3[1]
    SLICE_X2Y49          FDRE                                         r  X2/ergb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.520    38.525    X2/clk_out
    SLICE_X2Y49          FDRE                                         r  X2/ergb_reg[3]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.079    39.070    X2/ergb_reg[3]
  -------------------------------------------------------------------
                         required time                         39.070    
                         arrival time                         -27.424    
  -------------------------------------------------------------------
                         slack                                 11.646    

Slack (MET) :             12.096ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        27.915ns  (logic 15.380ns (55.096%)  route 12.535ns (44.904%))
  Logic Levels:           42  (CARRY4=26 LUT3=1 LUT4=1 LUT5=13 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         1.450     0.965    X2/s_en[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     1.089 r  X2/array_sprites[0][w]1__2_carry_i_9/O
                         net (fo=3, routed)           1.048     2.137    X2/array_sprites[0][w]1__2_carry_i_9_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I0_O)        0.154     2.291 r  X2/i__carry__0_i_9/O
                         net (fo=8, routed)           0.451     2.742    X1/clk_count[0]_1[12]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.327     3.069 r  X1/array_sprites[0][w]1__2_carry_i_8/O
                         net (fo=1, routed)           0.575     3.644    X2/ergb[12]_i_99_0[0]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.300 r  X2/array_sprites[0][w]1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    X2/array_sprites[0][w]1__2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.457 r  X2/array_sprites[0][w]1__2_carry__0/CO[1]
                         net (fo=9, routed)           0.731     5.188    X1/ergb_reg[12]_i_87[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.329     5.517 r  X1/ergb[12]_i_100/O
                         net (fo=1, routed)           0.000     5.517    X2/ergb[12]_i_93[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.067 r  X2/ergb_reg[12]_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.067    X2/ergb_reg[12]_i_88_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.295 r  X2/ergb_reg[12]_i_87/CO[2]
                         net (fo=9, routed)           0.660     6.955    X1/ergb_reg[12]_i_79_0[0]
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.313     7.268 r  X1/ergb[12]_i_94/O
                         net (fo=1, routed)           0.000     7.268    X1/ergb[12]_i_94_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.818 r  X1/ergb_reg[12]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.818    X1/ergb_reg[12]_i_80_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.046 r  X1/ergb_reg[12]_i_79/CO[2]
                         net (fo=9, routed)           0.695     8.741    X1/en_reg[0]_0[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.585     9.326 r  X1/ergb_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.326    X1/ergb_reg[12]_i_72_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.555 r  X1/ergb_reg[12]_i_71/CO[2]
                         net (fo=9, routed)           0.456    10.012    X1/en_reg[0]_2[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I3_O)        0.310    10.322 r  X1/ergb[12]_i_78/O
                         net (fo=1, routed)           0.000    10.322    X1/ergb[12]_i_78_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.872 r  X1/ergb_reg[12]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.872    X1/ergb_reg[12]_i_64_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.100 r  X1/ergb_reg[12]_i_63/CO[2]
                         net (fo=9, routed)           0.482    11.581    X1/en_reg[0]_4[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.313    11.894 r  X1/ergb[12]_i_70/O
                         net (fo=1, routed)           0.000    11.894    X1/ergb[12]_i_70_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.444 r  X1/ergb_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.444    X1/ergb_reg[12]_i_56_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.672 r  X1/ergb_reg[12]_i_55/CO[2]
                         net (fo=9, routed)           0.453    13.125    X1/en_reg[0]_6[0]
    SLICE_X1Y54          LUT5 (Prop_lut5_I3_O)        0.313    13.438 r  X1/ergb[12]_i_62/O
                         net (fo=1, routed)           0.000    13.438    X1/ergb[12]_i_62_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.988 r  X1/ergb_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.988    X1/ergb_reg[12]_i_45_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.216 r  X1/ergb_reg[12]_i_44/CO[2]
                         net (fo=9, routed)           0.509    14.725    X1/en_reg[0]_8[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.313    15.038 r  X1/ergb[12]_i_52/O
                         net (fo=1, routed)           0.000    15.038    X1/ergb[12]_i_52_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.571 r  X1/ergb_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.571    X1/ergb_reg[12]_i_33_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.800 r  X1/ergb_reg[12]_i_32/CO[2]
                         net (fo=9, routed)           0.622    16.422    X1/en_reg[0]_10[0]
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.310    16.732 r  X1/ergb[12]_i_40/O
                         net (fo=1, routed)           0.000    16.732    X1/ergb[12]_i_40_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.282 r  X1/ergb_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.282    X1/ergb_reg[12]_i_25_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.510 r  X1/ergb_reg[12]_i_24/CO[2]
                         net (fo=9, routed)           0.473    17.982    X1/en_reg[0]_12[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I3_O)        0.313    18.295 r  X1/array_sprites[0][w]1__242_carry_i_29/O
                         net (fo=1, routed)           0.000    18.295    X1/array_sprites[0][w]1__242_carry_i_29_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.845 r  X1/array_sprites[0][w]1__242_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.845    X1/array_sprites[0][w]1__242_carry_i_19_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.073 r  X1/ergb_reg[12]_i_17/CO[2]
                         net (fo=39, routed)          0.559    19.633    X1/sel0[2]
    SLICE_X4Y52          LUT5 (Prop_lut5_I3_O)        0.313    19.946 r  X1/array_sprites[0][w]1__242_carry_i_26/O
                         net (fo=1, routed)           0.000    19.946    X1/array_sprites[0][w]1__242_carry_i_26_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.496 r  X1/array_sprites[0][w]1__242_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.496    X1/array_sprites[0][w]1__242_carry_i_9_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.724 r  X1/array_sprites[0][w]1__242_carry_i_8/CO[2]
                         net (fo=41, routed)          0.701    21.424    X1/sel0[1]
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.313    21.737 r  X1/array_sprites[0][w]1__242_carry_i_16/O
                         net (fo=1, routed)           0.000    21.737    X1/array_sprites[0][w]1__242_carry_i_16_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.270 r  X1/array_sprites[0][w]1__242_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.270    X1/array_sprites[0][w]1__242_carry_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.499 r  X1/array_sprites[0][w]1__242_carry_i_1/CO[2]
                         net (fo=41, routed)          0.610    23.110    X1/sel0[0]
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.310    23.420 r  X1/array_sprites[0][w]1__242_carry_i_7/O
                         net (fo=1, routed)           0.403    23.823    X2/array_sprites[0][w]1__242_carry__0_2[0]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.479 r  X2/array_sprites[0][w]1__242_carry/CO[3]
                         net (fo=1, routed)           0.000    24.479    X2/array_sprites[0][w]1__242_carry_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.636 f  X2/array_sprites[0][w]1__242_carry__0/CO[1]
                         net (fo=27, routed)          0.987    25.623    X2/en_reg[0]_1[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.355    25.978 f  X2/ergb[2]_i_2/O
                         net (fo=4, routed)           0.669    26.648    X1/ergb_reg[2]_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I2_O)        0.326    26.974 r  X1/ergb[2]_i_1/O
                         net (fo=1, routed)           0.000    26.974    X2/ergb_reg[12]_3[0]
    SLICE_X2Y49          FDRE                                         r  X2/ergb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.520    38.525    X2/clk_out
    SLICE_X2Y49          FDRE                                         r  X2/ergb_reg[2]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.079    39.070    X2/ergb_reg[2]
  -------------------------------------------------------------------
                         required time                         39.070    
                         arrival time                         -26.974    
  -------------------------------------------------------------------
                         slack                                 12.096    

Slack (MET) :             29.562ns  (required time - arrival time)
  Source:                 X1/spr_data_reg[3][x][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 2.296ns (22.353%)  route 7.975ns (77.647%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.569    -0.943    X1/clk_out
    SLICE_X14Y44         FDRE                                         r  X1/spr_data_reg[3][x][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  X1/spr_data_reg[3][x][3]/Q
                         net (fo=8, routed)           1.593     1.168    X1/spr_data_reg[3][x][3]
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124     1.292 r  X1/i__carry_i_9__3/O
                         net (fo=5, routed)           0.805     2.097    X1/i__carry_i_9__3_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  X1/i__carry__0_i_5__4/O
                         net (fo=2, routed)           0.797     3.018    X1/i__carry__0_i_5__4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.142 r  X1/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     3.142    X1/i__carry__0_i_4__3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.599 f  X1/checkSprite3_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           1.015     4.614    X1/checkSprite319_in
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.329     4.943 f  X1/en[2]_i_6/O
                         net (fo=2, routed)           0.721     5.665    X1/en[2]_i_6_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  X1/en[2]_i_4/O
                         net (fo=3, routed)           0.618     6.406    X1/en[2]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.530 r  X1/en[1]_i_6/O
                         net (fo=1, routed)           0.498     7.029    X1/en[1]_i_6_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  X1/en[1]_i_5/O
                         net (fo=3, routed)           0.421     7.574    X1/en[1]_i_5_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  X1/en[2]_i_5/O
                         net (fo=4, routed)           1.128     8.826    X1/en[2]_i_5_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.950 r  X1/en[2]_i_1/O
                         net (fo=1, routed)           0.379     9.329    X1/en[2]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  X1/en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.451    38.456    X1/clk_out
    SLICE_X8Y47          FDRE                                         r  X1/en_reg[2]/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.098    38.922    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.031    38.891    X1/en_reg[2]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 29.562    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 X1/spr_data_reg[3][x][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 2.296ns (23.866%)  route 7.324ns (76.134%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.569    -0.943    X1/clk_out
    SLICE_X14Y44         FDRE                                         r  X1/spr_data_reg[3][x][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  X1/spr_data_reg[3][x][3]/Q
                         net (fo=8, routed)           1.593     1.168    X1/spr_data_reg[3][x][3]
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124     1.292 r  X1/i__carry_i_9__3/O
                         net (fo=5, routed)           0.805     2.097    X1/i__carry_i_9__3_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  X1/i__carry__0_i_5__4/O
                         net (fo=2, routed)           0.797     3.018    X1/i__carry__0_i_5__4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.142 r  X1/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     3.142    X1/i__carry__0_i_4__3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.599 f  X1/checkSprite3_inferred__4/i__carry__0/CO[1]
                         net (fo=2, routed)           1.015     4.614    X1/checkSprite319_in
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.329     4.943 f  X1/en[2]_i_6/O
                         net (fo=2, routed)           0.721     5.665    X1/en[2]_i_6_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  X1/en[2]_i_4/O
                         net (fo=3, routed)           0.618     6.406    X1/en[2]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.530 r  X1/en[1]_i_6/O
                         net (fo=1, routed)           0.498     7.029    X1/en[1]_i_6_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  X1/en[1]_i_5/O
                         net (fo=3, routed)           0.421     7.574    X1/en[1]_i_5_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  X1/en[2]_i_5/O
                         net (fo=4, routed)           0.477     8.175    X1/en[2]_i_5_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  X1/en[2]_rep_i_1/O
                         net (fo=1, routed)           0.379     8.678    X1/en[2]_rep_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  X1/en_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.451    38.456    X1/clk_out
    SLICE_X8Y47          FDRE                                         r  X1/en_reg[2]_rep/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.098    38.922    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.045    38.877    X1/en_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.308ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.592ns (17.449%)  route 7.532ns (82.551%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         2.197     1.712    X2/s_en[1]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  X2/array_sprites[0][w]1__242_carry_i_17/O
                         net (fo=1, routed)           0.812     2.648    X2/array_sprites[0][w]1__242_carry_i_17_n_0
    SLICE_X11Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.772 r  X2/array_sprites[0][w]1__242_carry_i_3/O
                         net (fo=13, routed)          1.420     4.192    X2/clk_count[0]_0[0]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.316 r  X2/i__carry_i_7__12/O
                         net (fo=1, routed)           0.000     4.316    X2/i__carry_i_7__12_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.848 r  X2/clk_count[0]1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.848    X2/clk_count[0]1_inferred__0/i__carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.962 r  X2/clk_count[0]1_inferred__0/i__carry__0/CO[3]
                         net (fo=113, routed)         1.996     6.958    X1/clk_count_reg[1][0][0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.118     7.076 r  X1/clk_count[0][13]_i_1/O
                         net (fo=14, routed)          1.106     8.182    X2/E[0]
    SLICE_X5Y55          FDCE                                         r  X2/clk_count_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.507    38.511    X2/clk_out
    SLICE_X5Y55          FDCE                                         r  X2/clk_count_reg[0][1]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X5Y55          FDCE (Setup_fdce_C_CE)      -0.407    38.490    X2/clk_count_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 30.308    

Slack (MET) :             30.308ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.592ns (17.449%)  route 7.532ns (82.551%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         2.197     1.712    X2/s_en[1]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  X2/array_sprites[0][w]1__242_carry_i_17/O
                         net (fo=1, routed)           0.812     2.648    X2/array_sprites[0][w]1__242_carry_i_17_n_0
    SLICE_X11Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.772 r  X2/array_sprites[0][w]1__242_carry_i_3/O
                         net (fo=13, routed)          1.420     4.192    X2/clk_count[0]_0[0]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.316 r  X2/i__carry_i_7__12/O
                         net (fo=1, routed)           0.000     4.316    X2/i__carry_i_7__12_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.848 r  X2/clk_count[0]1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.848    X2/clk_count[0]1_inferred__0/i__carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.962 r  X2/clk_count[0]1_inferred__0/i__carry__0/CO[3]
                         net (fo=113, routed)         1.996     6.958    X1/clk_count_reg[1][0][0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.118     7.076 r  X1/clk_count[0][13]_i_1/O
                         net (fo=14, routed)          1.106     8.182    X2/E[0]
    SLICE_X5Y55          FDCE                                         r  X2/clk_count_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.507    38.511    X2/clk_out
    SLICE_X5Y55          FDCE                                         r  X2/clk_count_reg[0][2]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X5Y55          FDCE (Setup_fdce_C_CE)      -0.407    38.490    X2/clk_count_reg[0][2]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 30.308    

Slack (MET) :             30.308ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.592ns (17.449%)  route 7.532ns (82.551%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.570    -0.942    X1/clk_out
    SLICE_X9Y47          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  X1/en_reg[1]/Q
                         net (fo=125, routed)         2.197     1.712    X2/s_en[1]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  X2/array_sprites[0][w]1__242_carry_i_17/O
                         net (fo=1, routed)           0.812     2.648    X2/array_sprites[0][w]1__242_carry_i_17_n_0
    SLICE_X11Y54         LUT3 (Prop_lut3_I0_O)        0.124     2.772 r  X2/array_sprites[0][w]1__242_carry_i_3/O
                         net (fo=13, routed)          1.420     4.192    X2/clk_count[0]_0[0]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.316 r  X2/i__carry_i_7__12/O
                         net (fo=1, routed)           0.000     4.316    X2/i__carry_i_7__12_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.848 r  X2/clk_count[0]1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.848    X2/clk_count[0]1_inferred__0/i__carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.962 r  X2/clk_count[0]1_inferred__0/i__carry__0/CO[3]
                         net (fo=113, routed)         1.996     6.958    X1/clk_count_reg[1][0][0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.118     7.076 r  X1/clk_count[0][13]_i_1/O
                         net (fo=14, routed)          1.106     8.182    X2/E[0]
    SLICE_X5Y55          FDCE                                         r  X2/clk_count_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         1.507    38.511    X2/clk_out
    SLICE_X5Y55          FDCE                                         r  X2/clk_count_reg[0][3]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X5Y55          FDCE (Setup_fdce_C_CE)      -0.407    38.490    X2/clk_count_reg[0][3]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 30.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 S0/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.063%)  route 0.276ns (56.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.565    -0.616    S0/clk_out
    SLICE_X10Y51         FDRE                                         r  S0/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  S0/D2_reg/Q
                         net (fo=32, routed)          0.276    -0.176    S0/D2
    SLICE_X11Y49         LUT5 (Prop_lut5_I2_O)        0.045    -0.131 r  S0/s_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    S1/D[3]
    SLICE_X11Y49         FDCE                                         r  S1/s_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.837    -0.853    S1/clk_out
    SLICE_X11Y49         FDCE                                         r  S1/s_data_out_reg[3]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.091    -0.253    S1/s_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[5][x][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[5][x][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.567    -0.614    X1/clk_out
    SLICE_X13Y47         FDRE                                         r  X1/spr_data_temp_reg[5][x][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  X1/spr_data_temp_reg[5][x][8]/Q
                         net (fo=1, routed)           0.080    -0.393    X1/spr_data_temp_reg[5][x][8]
    SLICE_X12Y47         FDRE                                         r  X1/spr_data_reg[5][x][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.837    -0.853    X1/clk_out
    SLICE_X12Y47         FDRE                                         r  X1/spr_data_reg[5][x][8]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.083    -0.518    X1/spr_data_reg[5][x][8]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.595    -0.586    X1/clk_out
    SLICE_X3Y45          FDRE                                         r  X1/spr_data_temp_reg[4][y][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  X1/spr_data_temp_reg[4][y][4]/Q
                         net (fo=1, routed)           0.087    -0.358    X1/spr_data_temp_reg[4][y][4]
    SLICE_X2Y45          FDRE                                         r  X1/spr_data_reg[4][y][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.866    -0.824    X1/clk_out
    SLICE_X2Y45          FDRE                                         r  X1/spr_data_reg[4][y][4]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.085    -0.488    X1/spr_data_reg[4][y][4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.594    -0.587    X1/clk_out
    SLICE_X3Y42          FDRE                                         r  X1/spr_data_temp_reg[7][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  X1/spr_data_temp_reg[7][y][1]/Q
                         net (fo=1, routed)           0.091    -0.355    X1/spr_data_temp_reg[7][y][1]
    SLICE_X2Y42          FDRE                                         r  X1/spr_data_reg[7][y][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.865    -0.825    X1/clk_out
    SLICE_X2Y42          FDRE                                         r  X1/spr_data_reg[7][y][1]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.085    -0.489    X1/spr_data_reg[7][y][1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.594    -0.587    X1/clk_out
    SLICE_X3Y42          FDRE                                         r  X1/spr_data_temp_reg[7][y][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  X1/spr_data_temp_reg[7][y][5]/Q
                         net (fo=1, routed)           0.089    -0.357    X1/spr_data_temp_reg[7][y][5]
    SLICE_X2Y42          FDRE                                         r  X1/spr_data_reg[7][y][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.865    -0.825    X1/clk_out
    SLICE_X2Y42          FDRE                                         r  X1/spr_data_reg[7][y][5]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.083    -0.491    X1/spr_data_reg[7][y][5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[5][x][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[5][x][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.567    -0.614    X1/clk_out
    SLICE_X13Y47         FDRE                                         r  X1/spr_data_temp_reg[5][x][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  X1/spr_data_temp_reg[5][x][1]/Q
                         net (fo=1, routed)           0.091    -0.382    X1/spr_data_temp_reg[5][x][1]
    SLICE_X12Y47         FDRE                                         r  X1/spr_data_reg[5][x][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.837    -0.853    X1/clk_out
    SLICE_X12Y47         FDRE                                         r  X1/spr_data_reg[5][x][1]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.085    -0.516    X1/spr_data_reg[5][x][1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 X1/countreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.014%)  route 0.317ns (62.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.594    -0.587    X1/clk_out
    SLICE_X5Y49          FDRE                                         r  X1/countreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  X1/countreset_reg/Q
                         net (fo=120, routed)         0.317    -0.130    X1/s_countreset
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.045    -0.085 r  X1/clk_count[3][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    X2/clk_count_reg[3][13]_2[1]
    SLICE_X3Y55          FDCE                                         r  X2/clk_count_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.863    -0.826    X2/clk_out
    SLICE_X3Y55          FDCE                                         r  X2/clk_count_reg[3][1]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.091    -0.226    X2/clk_count_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 X1/countreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.940%)  route 0.318ns (63.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.594    -0.587    X1/clk_out
    SLICE_X5Y49          FDRE                                         r  X1/countreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  X1/countreset_reg/Q
                         net (fo=120, routed)         0.318    -0.129    X1/s_countreset
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.045    -0.084 r  X1/clk_count[3][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    X2/clk_count_reg[3][13]_2[2]
    SLICE_X3Y55          FDCE                                         r  X2/clk_count_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.863    -0.826    X2/clk_out
    SLICE_X3Y55          FDCE                                         r  X2/clk_count_reg[3][2]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.092    -0.225    X2/clk_count_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.729%)  route 0.320ns (63.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.565    -0.616    S1/clk_out
    SLICE_X9Y50          FDCE                                         r  S1/s_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  S1/s_data_out_reg[13]/Q
                         net (fo=3, routed)           0.320    -0.155    S0/Q[12]
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.045    -0.110 r  S0/s_data_out[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    S1/D[12]
    SLICE_X9Y49          FDCE                                         r  S1/s_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.837    -0.853    S1/clk_out
    SLICE_X9Y49          FDCE                                         r  S1/s_data_out_reg[12]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.092    -0.252    S1/s_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 S0/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.203%)  route 0.298ns (58.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.565    -0.616    S0/clk_out
    SLICE_X10Y51         FDRE                                         r  S0/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  S0/D2_reg/Q
                         net (fo=32, routed)          0.298    -0.154    S0/D2
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  S0/s_data_out[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    S1/D[21]
    SLICE_X13Y49         FDCE                                         r  S1/s_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=543, routed)         0.837    -0.853    S1/clk_out
    SLICE_X13Y49         FDCE                                         r  S1/s_data_out_reg[21]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X13Y49         FDCE (Hold_fdce_C_D)         0.091    -0.253    S1/s_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y14      X1/bg_address_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y16     X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y16     X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      X1/B0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y51      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y51     S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y51     S0/D3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y51      S0/D1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y51     S1/clk_cycle_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y51     S1/clk_cycle_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y51     S1/clk_cycle_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y51     S1/clk_cycle_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y51     S1/clk_cycle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y48     S1/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y48     S1/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y48      S1/data_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y48      S1/data_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y51      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y51      S0/D1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     S0/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     S0/D2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     S0/D3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y51     S0/D3_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y51     S1/clk_cycle_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y51     S1/clk_cycle_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y51     S1/clk_cycle_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y51     S1/clk_cycle_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



