

Implementation tool: Xilinx Vivado v.2024.2
Project:             example
Solution:            hls
Device target:       xa7z010-clg225-1I
Report date:         Fri Jul 11 15:09:05 KST 2025

#=== Post-Implementation Resource usage ===
SLICE:           23
LUT:             64
FF:              61
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path
