// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_HLS_FIR_filter_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        FIR_delays_read,
        FIR_delays_read_25,
        FIR_delays_read_26,
        FIR_delays_read_27,
        FIR_coe_read,
        FIR_coe_read_14,
        FIR_coe_read_15,
        FIR_coe_read_16,
        FIR_coe_read_17,
        x_n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] FIR_delays_read;
input  [31:0] FIR_delays_read_25;
input  [31:0] FIR_delays_read_26;
input  [31:0] FIR_delays_read_27;
input  [9:0] FIR_coe_read;
input  [12:0] FIR_coe_read_14;
input  [13:0] FIR_coe_read_15;
input  [12:0] FIR_coe_read_16;
input  [9:0] FIR_coe_read_17;
input  [15:0] x_n;
output  [15:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
reg  signed [9:0] FIR_coe_read_1_reg_357;
wire    ap_block_pp0_stage0_11001;
reg  signed [31:0] FIR_delays_read_18_reg_362;
reg  signed [31:0] FIR_delays_read_19_reg_367;
reg  signed [31:0] FIR_delays_read_20_reg_372;
reg  signed [31:0] FIR_delays_read_21_reg_377;
wire  signed [31:0] FIR_delays_write_assign_fu_150_p3;
reg  signed [31:0] FIR_delays_write_assign_reg_382;
reg   [31:0] tmp_s_reg_387;
wire    ap_block_pp0_stage0;
wire   [13:0] mul_ln45_3_fu_146_p1;
wire   [41:0] mul_ln45_fu_130_p2;
wire   [26:0] FIR_accu32_fu_168_p4;
wire   [41:0] tmp_fu_178_p3;
wire  signed [31:0] sext_ln45_16_fu_205_p0;
wire  signed [43:0] sext_ln45_26_fu_186_p1;
wire   [43:0] mul_ln45_2_fu_138_p2;
wire   [43:0] add_ln45_fu_210_p2;
wire   [28:0] tmp_24_fu_216_p4;
wire   [43:0] tmp_25_fu_226_p3;
wire  signed [31:0] sext_ln45_18_fu_238_p0;
wire   [45:0] mul_ln45_3_fu_146_p2;
wire  signed [46:0] sext_ln45_27_fu_234_p1;
wire  signed [46:0] sext_ln45_19_fu_243_p1;
wire   [46:0] add_ln45_5_fu_247_p2;
wire   [31:0] tmp_9_fu_253_p4;
wire  signed [31:0] sext_ln45_20_fu_271_p0;
wire   [44:0] mul_ln45_4_fu_142_p2;
wire   [46:0] and_ln45_4_fu_263_p3;
wire  signed [46:0] sext_ln45_21_fu_276_p1;
wire   [46:0] add_ln45_6_fu_280_p2;
wire   [41:0] mul_ln45_5_fu_134_p2;
wire   [46:0] and_ln45_5_fu_300_p3;
wire  signed [46:0] sext_ln45_23_fu_311_p1;
wire   [46:0] add_ln45_7_fu_315_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [45:0] mul_ln45_3_fu_146_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

FIR_HLS_mul_32s_10s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 42 ))
mul_32s_10s_42_1_1_U1(
    .din0(FIR_delays_write_assign_fu_150_p3),
    .din1(FIR_coe_read),
    .dout(mul_ln45_fu_130_p2)
);

FIR_HLS_mul_32s_10s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 42 ))
mul_32s_10s_42_1_1_U2(
    .din0(FIR_delays_read_21_reg_377),
    .din1(FIR_coe_read_1_reg_357),
    .dout(mul_ln45_5_fu_134_p2)
);

FIR_HLS_mul_32s_13s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 44 ))
mul_32s_13s_44_1_1_U3(
    .din0(sext_ln45_16_fu_205_p0),
    .din1(FIR_coe_read_14),
    .dout(mul_ln45_2_fu_138_p2)
);

FIR_HLS_mul_32s_13s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13s_45_1_1_U4(
    .din0(sext_ln45_20_fu_271_p0),
    .din1(FIR_coe_read_16),
    .dout(mul_ln45_4_fu_142_p2)
);

FIR_HLS_mul_32s_14ns_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 46 ))
mul_32s_14ns_46_1_1_U5(
    .din0(sext_ln45_18_fu_238_p0),
    .din1(mul_ln45_3_fu_146_p1),
    .dout(mul_ln45_3_fu_146_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FIR_coe_read_1_reg_357 <= FIR_coe_read_17;
        FIR_delays_read_18_reg_362 <= FIR_delays_read_27;
        FIR_delays_read_19_reg_367 <= FIR_delays_read_26;
        FIR_delays_read_20_reg_372 <= FIR_delays_read_25;
        FIR_delays_read_21_reg_377 <= FIR_delays_read;
        FIR_delays_write_assign_reg_382[31 : 16] <= FIR_delays_write_assign_fu_150_p3[31 : 16];
        tmp_s_reg_387 <= {{add_ln45_6_fu_280_p2[46:15]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FIR_accu32_fu_168_p4 = {{mul_ln45_fu_130_p2[41:15]}};

assign FIR_delays_write_assign_fu_150_p3 = {{x_n}, {16'd0}};

assign add_ln45_5_fu_247_p2 = ($signed(sext_ln45_27_fu_234_p1) + $signed(sext_ln45_19_fu_243_p1));

assign add_ln45_6_fu_280_p2 = ($signed(and_ln45_4_fu_263_p3) + $signed(sext_ln45_21_fu_276_p1));

assign add_ln45_7_fu_315_p2 = ($signed(and_ln45_5_fu_300_p3) + $signed(sext_ln45_23_fu_311_p1));

assign add_ln45_fu_210_p2 = ($signed(sext_ln45_26_fu_186_p1) + $signed(mul_ln45_2_fu_138_p2));

assign and_ln45_4_fu_263_p3 = {{tmp_9_fu_253_p4}, {15'd0}};

assign and_ln45_5_fu_300_p3 = {{tmp_s_reg_387}, {15'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{add_ln45_7_fu_315_p2[46:31]}};

assign ap_return_1 = FIR_delays_read_20_reg_372;

assign ap_return_2 = FIR_delays_read_19_reg_367;

assign ap_return_3 = FIR_delays_read_18_reg_362;

assign ap_return_4 = FIR_delays_write_assign_reg_382;

assign mul_ln45_3_fu_146_p1 = mul_ln45_3_fu_146_p10;

assign mul_ln45_3_fu_146_p10 = FIR_coe_read_15;

assign sext_ln45_16_fu_205_p0 = FIR_delays_read_27;

assign sext_ln45_18_fu_238_p0 = FIR_delays_read_26;

assign sext_ln45_19_fu_243_p1 = $signed(mul_ln45_3_fu_146_p2);

assign sext_ln45_20_fu_271_p0 = FIR_delays_read_25;

assign sext_ln45_21_fu_276_p1 = $signed(mul_ln45_4_fu_142_p2);

assign sext_ln45_23_fu_311_p1 = $signed(mul_ln45_5_fu_134_p2);

assign sext_ln45_26_fu_186_p1 = $signed(tmp_fu_178_p3);

assign sext_ln45_27_fu_234_p1 = $signed(tmp_25_fu_226_p3);

assign tmp_24_fu_216_p4 = {{add_ln45_fu_210_p2[43:15]}};

assign tmp_25_fu_226_p3 = {{tmp_24_fu_216_p4}, {15'd0}};

assign tmp_9_fu_253_p4 = {{add_ln45_5_fu_247_p2[46:15]}};

assign tmp_fu_178_p3 = {{FIR_accu32_fu_168_p4}, {15'd0}};

always @ (posedge ap_clk) begin
    FIR_delays_write_assign_reg_382[15:0] <= 16'b0000000000000000;
end

endmodule //FIR_HLS_FIR_filter_1
