/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [2:0] celloutsig_0_36z;
  wire [15:0] celloutsig_0_37z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_6z ? celloutsig_1_4z : celloutsig_1_5z;
  assign celloutsig_0_6z = ~(celloutsig_0_3z[3] & celloutsig_0_0z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_1z[2] & celloutsig_0_0z[0]);
  assign celloutsig_0_21z = ~(celloutsig_0_9z & celloutsig_0_5z[3]);
  assign celloutsig_1_3z = ~celloutsig_1_0z[4];
  assign celloutsig_1_7z = ~celloutsig_1_1z[0];
  assign celloutsig_1_17z = ~celloutsig_1_10z[4];
  assign celloutsig_0_14z = ~celloutsig_0_11z[1];
  assign celloutsig_0_18z = ~celloutsig_0_10z;
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_4z) & (celloutsig_1_0z[6] | celloutsig_1_4z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[1] | celloutsig_0_0z[9]) & (celloutsig_0_3z[4] | celloutsig_0_0z[10]));
  assign celloutsig_0_17z = ~((celloutsig_0_13z | celloutsig_0_12z) & (celloutsig_0_5z[8] | celloutsig_0_16z));
  assign celloutsig_0_2z = ~((in_data[89] | in_data[78]) & (in_data[26] | celloutsig_0_1z[0]));
  assign celloutsig_0_12z = celloutsig_0_4z | celloutsig_0_1z[4];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_5z[9:5];
  assign celloutsig_0_13z = _00_[4:2] == { celloutsig_0_11z[2:1], celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_5z[9:5], celloutsig_0_5z } >= { _00_[3:0], celloutsig_0_1z, celloutsig_0_6z, _00_ };
  assign celloutsig_0_25z = { celloutsig_0_5z[10:9], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_24z } >= { celloutsig_0_23z[10:5], celloutsig_0_18z, _00_, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_1_4z = { celloutsig_1_0z[8:1], celloutsig_1_3z } > in_data[135:127];
  assign celloutsig_1_5z = { celloutsig_1_0z[8:7], celloutsig_1_1z[0] } > { celloutsig_1_1z[1:0], celloutsig_1_1z[0] };
  assign celloutsig_1_19z = { celloutsig_1_0z[4], celloutsig_1_0z[4], celloutsig_1_0z[4] } || celloutsig_1_1z[2:0];
  assign celloutsig_0_9z = { celloutsig_0_5z[9:5], celloutsig_0_6z, celloutsig_0_6z } || in_data[48:42];
  assign celloutsig_0_15z = { celloutsig_0_1z[5:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z } || { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_10z = celloutsig_0_0z[5:3] < { celloutsig_0_0z[4], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_37z = { celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_5z } % { 1'h1, in_data[47:37], celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_9z = { celloutsig_1_1z[1:0], celloutsig_1_6z, celloutsig_1_8z[2:1], celloutsig_1_4z } % { 1'h1, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_13z[15:4], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_1z[0], celloutsig_1_14z, celloutsig_1_0z[4] } % { 1'h1, celloutsig_1_8z[2:1], celloutsig_1_4z, celloutsig_1_1z[0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_1z[0], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z[0] };
  assign celloutsig_0_1z = in_data[73:67] % { 1'h1, celloutsig_0_0z[11:6] };
  assign celloutsig_0_23z = { _00_[4:2], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_9z, _00_ } % { 1'h1, in_data[21:7] };
  assign celloutsig_1_0z = in_data[156:148] * in_data[127:119];
  assign celloutsig_1_10z = { celloutsig_1_0z[4:0], celloutsig_1_1z[0] } * { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[22:12], celloutsig_0_4z } * in_data[47:36];
  assign celloutsig_1_8z[2:1] = celloutsig_1_0z[5] ? { in_data[111], celloutsig_1_4z } : in_data[177:176];
  assign celloutsig_1_13z = celloutsig_1_4z ? celloutsig_1_11z[17:1] : { celloutsig_1_6z, celloutsig_1_3z, 1'h0, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = - in_data[94:82];
  assign celloutsig_1_11z = - in_data[130:112];
  assign celloutsig_0_22z = celloutsig_0_16z & celloutsig_0_11z[3];
  assign celloutsig_0_24z = celloutsig_0_13z & celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_0z[12] & celloutsig_0_11z[2];
  assign celloutsig_0_30z = celloutsig_0_18z & celloutsig_0_24z;
  assign celloutsig_0_16z = ~^ in_data[67:41];
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z } << { in_data[77:75], celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[132:129] ~^ celloutsig_1_0z[5:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[29:24];
  always_latch
    if (clkin_data[32]) celloutsig_0_36z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_36z = _00_[4:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { _00_[1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_8z[0] = celloutsig_1_4z;
  assign { out_data[148:128], out_data[96], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
