Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Jan 12 17:06:58 2019
| Host         : clevo-n855hk running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLOCK_GEN_Inst/Seg_Counter_reg[17]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: CLOCK_GEN_Inst/User_Counter_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q1_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q3_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[9]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_OPCODE_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_OPCODE_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_OPCODE_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_Secure_Mode_Enable_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.716        0.000                      0                   26        0.246        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.716        0.000                      0                   26        0.246        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.614 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.614    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_6
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    CLOCK_GEN_Inst/Seg_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.503 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.503    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_7
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    CLOCK_GEN_Inst/Seg_Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.500    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_6
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    CLOCK_GEN_Inst/Seg_Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.479 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.479    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    CLOCK_GEN_Inst/Seg_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.405 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.405    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_5
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    CLOCK_GEN_Inst/Seg_Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.389 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.389    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    CLOCK_GEN_Inst/Seg_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.386    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_6
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.365 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.365    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_4
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.291 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.291    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_5
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.264    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.938 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.275 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.275    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_7
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  8.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.135%)  route 0.170ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    RAND_GEN_Inst/CLK
    SLICE_X6Y100         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  RAND_GEN_Inst/LFSR_Reg_reg[4]/Q
                         net (fo=3, routed)           0.170     1.851    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[4]
    SLICE_X7Y100         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.034    RAND_GEN_Inst/CLK
    SLICE_X7Y100         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[5]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.075     1.605    RAND_GEN_Inst/LFSR_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    RAND_GEN_Inst/CLK
    SLICE_X7Y100         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  RAND_GEN_Inst/LFSR_Reg_reg[5]/Q
                         net (fo=2, routed)           0.135     1.781    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[5]
    SLICE_X7Y100         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.034    RAND_GEN_Inst/CLK
    SLICE_X7Y100         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.012     1.529    RAND_GEN_Inst/LFSR_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[11]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_4
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[15]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.878     2.043    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    CLOCK_GEN_Inst/Seg_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[3]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y94          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y95          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[7]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_4
    SLICE_X3Y95          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y95          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.771    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[12]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.878     2.043    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    CLOCK_GEN_Inst/Seg_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.771    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[16]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_7
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.878     2.043    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    CLOCK_GEN_Inst/Seg_Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y95          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.770    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[4]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_7
    SLICE_X3Y95          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y95          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.770    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[8]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_7
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X3Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLOCK_GEN_Inst/Seg_Counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLOCK_GEN_Inst/Seg_Counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLOCK_GEN_Inst/Seg_Counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     CLOCK_GEN_Inst/Seg_Counter_reg[1]/C



