#!/usr/bin/env python3
"""
åŸºäºVerilogæºç çš„çº¿æ€§/éçº¿æ€§è¿ç®—åˆ†æå™¨
ç›´æ¥åˆ†æåŸå§‹Verilogä»£ç ï¼Œè¯†åˆ«çº¿æ€§å’Œéçº¿æ€§è¿ç®—æ¨¡å¼
"""

import re
from typing import Dict, List, Set, Tuple
from dataclasses import dataclass


@dataclass
class VerilogStatement:
    """Verilogè¯­å¥ç»“æ„"""
    line_num: int
    statement: str
    dest_signal: str
    expression: str
    statement_type: str  # 'assign', 'always', 'wire', etc.


@dataclass
class OperationInfo:
    """è¿ç®—ä¿¡æ¯"""
    operation: str
    operands: List[str]
    is_linear: bool
    complexity_score: int


class VerilogLinearityAnalyzer:
    """Verilogçº¿æ€§åº¦åˆ†æå™¨"""
    
    def __init__(self, verilog_file: str):
        self.verilog_file = verilog_file
        self.statements = []
        self.linear_operations = []
        self.nonlinear_operations = []
        self.control_logic = []
        self.storage_updates = []
        
        # å®šä¹‰çº¿æ€§å’Œéçº¿æ€§è¿ç®—ç¬¦
        self.linear_ops = {'+', '-', '&', '|', '^', '~', '<<', '>>', '===', '==', '!=', '<', '>', '<=', '>='}
        self.nonlinear_ops = {'*', '/', '%', '**'}
        self.control_constructs = {'if', 'case', 'always', '?', ':'}
    
    def parse_verilog_file(self):
        """è§£æVerilogæ–‡ä»¶"""
        with open(self.verilog_file, 'r', encoding='utf-8') as f:
            lines = f.readlines()
        
        self.statements = []
        in_always_block = False
        always_block_lines = []
        current_statement = ""
        
        for i, line in enumerate(lines, 1):
            line = line.strip()
            
            # è·³è¿‡æ³¨é‡Šå’Œç©ºè¡Œ
            if not line or line.startswith('//') or line.startswith('/*'):
                continue
            
            # æ£€æµ‹alwayså—
            if 'always' in line:
                in_always_block = True
                always_block_lines = [i]
                current_statement = line
                continue
            
            # å¤„ç†alwayså—å†…å®¹
            if in_always_block:
                current_statement += " " + line
                always_block_lines.append(i)
                
                if 'end' in line and line.strip() == 'end':
                    self._parse_always_block(always_block_lines[0], current_statement)
                    in_always_block = False
                    current_statement = ""
                continue
            
            # å¤„ç†assignè¯­å¥
            if line.startswith('assign'):
                self._parse_assign_statement(i, line)
            
            # å¤„ç†wireå£°æ˜ä¸­çš„è¿ç»­èµ‹å€¼
            elif '=' in line and ('wire' in line or self._is_expression_line(line)):
                self._parse_wire_assignment(i, line)
    
    def _is_expression_line(self, line: str) -> bool:
        """åˆ¤æ–­æ˜¯å¦æ˜¯è¡¨è¾¾å¼è¡Œ"""
        # ç®€å•å¯å‘å¼ï¼šåŒ…å«è¿ç®—ç¬¦ä¸”ä¸æ˜¯å£°æ˜
        has_operator = any(op in line for op in ['=', '&', '|', '^', '+', '-', '*', '/', '%'])
        is_declaration = any(kw in line for kw in ['input', 'output', 'wire', 'reg', 'module'])
        return has_operator and not is_declaration
    
    def _parse_assign_statement(self, line_num: int, line: str):
        """è§£æassignè¯­å¥"""
        # æå– assign dest = expression;
        match = re.match(r'assign\s+(\w+)\s*=\s*(.+);?', line)
        if match:
            dest = match.group(1)
            expr = match.group(2).rstrip(';')
            
            stmt = VerilogStatement(
                line_num=line_num,
                statement=line,
                dest_signal=dest,
                expression=expr,
                statement_type='assign'
            )
            self.statements.append(stmt)
    
    def _parse_wire_assignment(self, line_num: int, line: str):
        """è§£æwireèµ‹å€¼"""
        # å¤„ç†ç±»ä¼¼ wire dest = expression; çš„è¯­å¥
        if '=' in line:
            parts = line.split('=', 1)
            if len(parts) == 2:
                left = parts[0].strip()
                right = parts[1].strip().rstrip(';')
                
                # æå–ä¿¡å·å
                dest = re.search(r'(\w+)\s*$', left)
                if dest:
                    stmt = VerilogStatement(
                        line_num=line_num,
                        statement=line,
                        dest_signal=dest.group(1),
                        expression=right,
                        statement_type='wire'
                    )
                    self.statements.append(stmt)
    
    def _parse_always_block(self, start_line: int, block_content: str):
        """è§£æalwayså—"""
        # æå–alwayså—ä¸­çš„èµ‹å€¼è¯­å¥
        assignments = re.findall(r'(\w+)\s*<=?\s*([^;]+);', block_content)
        
        for i, (dest, expr) in enumerate(assignments):
            stmt = VerilogStatement(
                line_num=start_line + i,
                statement=f"{dest} <= {expr};",
                dest_signal=dest,
                expression=expr,
                statement_type='always'
            )
            self.statements.append(stmt)
    
    def analyze_operations(self):
        """åˆ†æè¿ç®—ç±»å‹"""
        for stmt in self.statements:
            op_info = self._analyze_expression(stmt.expression)
            
            if stmt.statement_type == 'always':
                self.storage_updates.append((stmt, op_info))
            elif self._has_control_logic(stmt.expression):
                self.control_logic.append((stmt, op_info))
            elif op_info.is_linear:
                self.linear_operations.append((stmt, op_info))
            else:
                self.nonlinear_operations.append((stmt, op_info))
    
    def _analyze_expression(self, expr: str) -> OperationInfo:
        """åˆ†æè¡¨è¾¾å¼çš„è¿ç®—ç±»å‹"""
        # æŸ¥æ‰¾æ‰€æœ‰è¿ç®—ç¬¦
        found_ops = []
        operands = []
        
        # çº¿æ€§è¿ç®—ç¬¦æ£€æµ‹
        linear_found = []
        for op in self.linear_ops:
            if op in expr:
                linear_found.append(op)
        
        # éçº¿æ€§è¿ç®—ç¬¦æ£€æµ‹
        nonlinear_found = []
        for op in self.nonlinear_ops:
            if op in expr:
                nonlinear_found.append(op)
        
        # æ§åˆ¶ç»“æ„æ£€æµ‹
        has_conditional = '?' in expr and ':' in expr
        has_case_like = any(keyword in expr.lower() for keyword in ['case', 'if'])
        
        # æå–æ“ä½œæ•°ï¼ˆç®€åŒ–ç‰ˆï¼‰
        operands = re.findall(r'\b\w+\b', expr)
        operands = [op for op in operands if not op.isdigit()]  # è¿‡æ»¤æ•°å­—
        
        # è®¡ç®—å¤æ‚åº¦åˆ†æ•°
        complexity = len(linear_found) + len(nonlinear_found) * 3
        if has_conditional:
            complexity += 2
        
        # åˆ¤æ–­æ˜¯å¦ä¸ºçº¿æ€§
        is_linear = len(nonlinear_found) == 0 and not has_case_like
        
        all_ops = linear_found + nonlinear_found
        if has_conditional:
            all_ops.append('?:')
        
        return OperationInfo(
            operation=', '.join(all_ops) if all_ops else 'assignment',
            operands=operands,
            is_linear=is_linear,
            complexity_score=complexity
        )
    
    def _has_control_logic(self, expr: str) -> bool:
        """æ£€æµ‹æ˜¯å¦åŒ…å«æ§åˆ¶é€»è¾‘"""
        return ('?' in expr and ':' in expr) or any(kw in expr.lower() for kw in ['case', 'if'])
    
    def generate_analysis_report(self) -> str:
        """ç”Ÿæˆåˆ†ææŠ¥å‘Š"""
        report = []
        report.append("=" * 80)
        report.append("Intel 4004 ALU Verilog çº¿æ€§/éçº¿æ€§è¿ç®—åˆ†ææŠ¥å‘Š")
        report.append("=" * 80)
        
        # ç»Ÿè®¡ä¿¡æ¯
        report.append(f"\nğŸ“Š è¿ç®—åˆ†å¸ƒç»Ÿè®¡:")
        report.append(f"  çº¿æ€§è¿ç®—: {len(self.linear_operations)} ä¸ª")
        report.append(f"  éçº¿æ€§è¿ç®—: {len(self.nonlinear_operations)} ä¸ª")
        report.append(f"  æ§åˆ¶é€»è¾‘: {len(self.control_logic)} ä¸ª")
        report.append(f"  å­˜å‚¨æ›´æ–°: {len(self.storage_updates)} ä¸ª")
        report.append(f"  æ€»è¯­å¥æ•°: {len(self.statements)} ä¸ª")
        
        # çº¿æ€§è¿ç®—è¯¦æƒ…
        if self.linear_operations:
            report.append(f"\nğŸ”µ çº¿æ€§è¿ç®—éƒ¨åˆ† ({len(self.linear_operations)} ä¸ª):")
            report.append("  â”œâ”€ ç‰¹ç‚¹: åŠ æ³•ã€å‡æ³•ã€ä½è¿ç®—ã€æ¯”è¾ƒè¿ç®—")
            report.append("  â””â”€ ç¡¬ä»¶å®ç°: ç®€å•ç»„åˆé€»è¾‘ï¼Œå»¶è¿Ÿä½")
            
            for i, (stmt, op_info) in enumerate(self.linear_operations[:10], 1):
                report.append(f"\n  {i}. è¡Œ {stmt.line_num}: {stmt.dest_signal}")
                report.append(f"     è¿ç®—: {op_info.operation}")
                report.append(f"     è¡¨è¾¾å¼: {stmt.expression}")
                report.append(f"     å¤æ‚åº¦: {op_info.complexity_score}")
            
            if len(self.linear_operations) > 10:
                report.append(f"     ... è¿˜æœ‰ {len(self.linear_operations) - 10} ä¸ªçº¿æ€§è¿ç®—")
        
        # éçº¿æ€§è¿ç®—è¯¦æƒ…
        if self.nonlinear_operations:
            report.append(f"\nğŸ”´ éçº¿æ€§è¿ç®—éƒ¨åˆ† ({len(self.nonlinear_operations)} ä¸ª):")
            report.append("  â”œâ”€ ç‰¹ç‚¹: ä¹˜æ³•ã€é™¤æ³•ã€æ¨¡è¿ç®—")
            report.append("  â””â”€ ç¡¬ä»¶å®ç°: å¤æ‚é€»è¾‘ï¼Œå»¶è¿Ÿé«˜ï¼Œé¢ç§¯å¤§")
            
            for i, (stmt, op_info) in enumerate(self.nonlinear_operations, 1):
                report.append(f"\n  {i}. è¡Œ {stmt.line_num}: {stmt.dest_signal}")
                report.append(f"     è¿ç®—: {op_info.operation}")
                report.append(f"     è¡¨è¾¾å¼: {stmt.expression}")
                report.append(f"     å¤æ‚åº¦: {op_info.complexity_score}")
        
        # æ§åˆ¶é€»è¾‘è¯¦æƒ…
        if self.control_logic:
            report.append(f"\nğŸŸ¡ æ§åˆ¶é€»è¾‘éƒ¨åˆ† ({len(self.control_logic)} ä¸ª):")
            report.append("  â”œâ”€ ç‰¹ç‚¹: æ¡ä»¶é€‰æ‹©ã€åˆ†æ”¯åˆ¤æ–­")
            report.append("  â””â”€ ç¡¬ä»¶å®ç°: å¤šè·¯é€‰æ‹©å™¨ã€æ¡ä»¶é€»è¾‘")
            
            for i, (stmt, op_info) in enumerate(self.control_logic[:8], 1):
                report.append(f"\n  {i}. è¡Œ {stmt.line_num}: {stmt.dest_signal}")
                report.append(f"     æ§åˆ¶ç±»å‹: {op_info.operation}")
                report.append(f"     è¡¨è¾¾å¼: {stmt.expression[:60]}{'...' if len(stmt.expression) > 60 else ''}")
        
        # å­˜å‚¨æ›´æ–°è¯¦æƒ…
        if self.storage_updates:
            report.append(f"\nğŸŸ¢ å­˜å‚¨æ›´æ–°éƒ¨åˆ† ({len(self.storage_updates)} ä¸ª):")
            report.append("  â”œâ”€ ç‰¹ç‚¹: å¯„å­˜å™¨èµ‹å€¼ã€çŠ¶æ€æ›´æ–°")
            report.append("  â””â”€ ç¡¬ä»¶å®ç°: è§¦å‘å™¨ã€é”å­˜å™¨")
            
            # æŒ‰å¤æ‚åº¦æ’åº
            sorted_updates = sorted(self.storage_updates, key=lambda x: x[1].complexity_score, reverse=True)
            
            for i, (stmt, op_info) in enumerate(sorted_updates[:8], 1):
                report.append(f"\n  {i}. {stmt.dest_signal} (å¤æ‚åº¦: {op_info.complexity_score})")
                report.append(f"     è¡¨è¾¾å¼: {stmt.expression[:60]}{'...' if len(stmt.expression) > 60 else ''}")
        
        # è®¾è®¡å»ºè®®
        report.append(f"\nğŸ’¡ è®¾è®¡ä¼˜åŒ–å»ºè®®:")
        
        if self.nonlinear_operations:
            report.append(f"  ğŸ”´ éçº¿æ€§è¿ç®—ä¼˜åŒ–:")
            report.append(f"     - è€ƒè™‘æµæ°´çº¿è®¾è®¡å‡å°‘å…³é”®è·¯å¾„å»¶è¿Ÿ")
            report.append(f"     - ä½¿ç”¨ä¸“ç”¨ä¹˜æ³•å™¨/é™¤æ³•å™¨IPæ ¸")
            report.append(f"     - è¯„ä¼°æ˜¯å¦å¯ä»¥ç”¨ç§»ä½å’ŒåŠ æ³•æ›¿ä»£")
        
        if len(self.control_logic) > 5:
            report.append(f"  ğŸŸ¡ æ§åˆ¶é€»è¾‘ä¼˜åŒ–:")
            report.append(f"     - å¤æ‚æ§åˆ¶é€»è¾‘è¾ƒå¤šï¼Œæ³¨æ„æ—¶åºæ”¶æ•›")
            report.append(f"     - è€ƒè™‘çŠ¶æ€æœºé‡æ„å‡å°‘ç»„åˆé€»è¾‘å±‚æ•°")
        
        linear_ratio = len(self.linear_operations) / len(self.statements) * 100
        report.append(f"  ğŸ“Š çº¿æ€§åŒ–ç¨‹åº¦: {linear_ratio:.1f}% (çº¿æ€§è¿ç®—å æ¯”)")
        
        if linear_ratio > 70:
            report.append(f"     âœ… è®¾è®¡çº¿æ€§åº¦è‰¯å¥½ï¼Œç¡¬ä»¶å®ç°ç›¸å¯¹ç®€å•")
        elif linear_ratio > 40:
            report.append(f"     âš ï¸  ä¸­ç­‰å¤æ‚åº¦è®¾è®¡ï¼Œéœ€è¦å¹³è¡¡æ€§èƒ½å’Œé¢ç§¯")
        else:
            report.append(f"     ğŸ”´ é«˜å¤æ‚åº¦è®¾è®¡ï¼Œéœ€è¦é‡ç‚¹ä¼˜åŒ–å…³é”®è·¯å¾„")
        
        return "\n".join(report)
    
    def extract_code_sections(self) -> Dict[str, List[str]]:
        """æå–ä¸åŒç±»å‹çš„ä»£ç æ®µ"""
        sections = {
            'linear_code': [],
            'nonlinear_code': [],
            'control_code': [],
            'storage_code': []
        }
        
        for stmt, op_info in self.linear_operations:
            sections['linear_code'].append(f"// çº¿æ€§è¿ç®—: {op_info.operation}")
            sections['linear_code'].append(stmt.statement)
        
        for stmt, op_info in self.nonlinear_operations:
            sections['nonlinear_code'].append(f"// éçº¿æ€§è¿ç®—: {op_info.operation}")
            sections['nonlinear_code'].append(stmt.statement)
        
        for stmt, op_info in self.control_logic:
            sections['control_code'].append(f"// æ§åˆ¶é€»è¾‘: {op_info.operation}")
            sections['control_code'].append(stmt.statement)
        
        for stmt, op_info in self.storage_updates:
            sections['storage_code'].append(f"// å­˜å‚¨æ›´æ–°: {stmt.dest_signal}")
            sections['storage_code'].append(stmt.statement)
        
        return sections


def main():
    """ä¸»å‡½æ•°"""
    verilog_file = "/Users/xuxiaolan/PycharmProjects/ESIMULATOR/verilog_files/4004.v"
    
    try:
        analyzer = VerilogLinearityAnalyzer(verilog_file)
        analyzer.parse_verilog_file()
        analyzer.analyze_operations()
        
        # ç”Ÿæˆåˆ†ææŠ¥å‘Š
        report = analyzer.generate_analysis_report()
        print(report)
        
        # ä¿å­˜è¯¦ç»†æŠ¥å‘Š
        with open("/Users/xuxiaolan/PycharmProjects/ESIMULATOR/4004_verilog_linearity_analysis.txt", 'w', encoding='utf-8') as f:
            f.write(report)
            
            # æ·»åŠ ä»£ç æ®µ
            sections = analyzer.extract_code_sections()
            f.write("\n\n" + "=" * 80)
            f.write("\næå–çš„ä»£ç æ®µ")
            f.write("\n" + "=" * 80)
            
            for section_name, codes in sections.items():
                if codes:
                    f.write(f"\n\n## {section_name.replace('_', ' ').title()}:\n")
                    for code in codes:
                        f.write(f"{code}\n")
        
        print(f"\nè¯¦ç»†åˆ†ææŠ¥å‘Šå·²ä¿å­˜åˆ°: 4004_verilog_linearity_analysis.txt")
        
    except Exception as e:
        print(f"åˆ†æé”™è¯¯: {e}")
        import traceback
        traceback.print_exc()


if __name__ == "__main__":
    main()
