<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › smsc › smc911x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>smc911x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*------------------------------------------------------------------------</span>
<span class="cm"> . smc911x.h - macros for SMSC&#39;s LAN911{5,6,7,8} single-chip Ethernet device.</span>
<span class="cm"> .</span>
<span class="cm"> . Copyright (C) 2005 Sensoria Corp.</span>
<span class="cm"> . Derived from the unified SMC91x driver by Nicolas Pitre</span>
<span class="cm"> .</span>
<span class="cm"> . This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> . it under the terms of the GNU General Public License as published by</span>
<span class="cm"> . the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> . (at your option) any later version.</span>
<span class="cm"> .</span>
<span class="cm"> . This program is distributed in the hope that it will be useful,</span>
<span class="cm"> . but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> . MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> . GNU General Public License for more details.</span>
<span class="cm"> .</span>
<span class="cm"> . You should have received a copy of the GNU General Public License</span>
<span class="cm"> . along with this program; if not, write to the Free Software</span>
<span class="cm"> . Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> .</span>
<span class="cm"> . Information contained in this file was obtained from the LAN9118</span>
<span class="cm"> . manual from SMC.  To get a copy, if you really want one, you can find</span>
<span class="cm"> . information under www.smsc.com.</span>
<span class="cm"> .</span>
<span class="cm"> . Authors</span>
<span class="cm"> .	 Dustin McIntire		 &lt;dustin@sensoria.com&gt;</span>
<span class="cm"> .</span>
<span class="cm"> ---------------------------------------------------------------------------*/</span>
<span class="cp">#ifndef _SMC911X_H_</span>
<span class="cp">#define _SMC911X_H_</span>

<span class="cp">#include &lt;linux/smc911x.h&gt;</span>
<span class="cm">/*</span>
<span class="cm"> * Use the DMA feature on PXA chips</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_ARCH_PXA</span>
  <span class="cp">#define SMC_USE_PXA_DMA	1</span>
  <span class="cp">#define SMC_USE_16BIT		0</span>
  <span class="cp">#define SMC_USE_32BIT		1</span>
  <span class="cp">#define SMC_IRQ_SENSE		IRQF_TRIGGER_FALLING</span>
<span class="cp">#elif defined(CONFIG_SH_MAGIC_PANEL_R2)</span>
  <span class="cp">#define SMC_USE_16BIT		0</span>
  <span class="cp">#define SMC_USE_32BIT		1</span>
  <span class="cp">#define SMC_IRQ_SENSE		IRQF_TRIGGER_LOW</span>
<span class="cp">#elif defined(CONFIG_ARCH_OMAP3)</span>
  <span class="cp">#define SMC_USE_16BIT		0</span>
  <span class="cp">#define SMC_USE_32BIT		1</span>
  <span class="cp">#define SMC_IRQ_SENSE		IRQF_TRIGGER_LOW</span>
  <span class="cp">#define SMC_MEM_RESERVED	1</span>
<span class="cp">#elif defined(CONFIG_ARCH_OMAP2)</span>
  <span class="cp">#define SMC_USE_16BIT		0</span>
  <span class="cp">#define SMC_USE_32BIT		1</span>
  <span class="cp">#define SMC_IRQ_SENSE		IRQF_TRIGGER_LOW</span>
  <span class="cp">#define SMC_MEM_RESERVED	1</span>
<span class="cp">#else</span>
<span class="cm">/*</span>
<span class="cm"> * Default configuration</span>
<span class="cm"> */</span>

<span class="cp">#define SMC_DYNAMIC_BUS_CONFIG</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef SMC_USE_PXA_DMA</span>
<span class="cp">#define SMC_USE_DMA</span>
<span class="cp">#endif</span>

<span class="cm">/* store this information for the driver.. */</span>
<span class="k">struct</span> <span class="n">smc911x_local</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * If I have to wait until the DMA is finished and ready to reload a</span>
<span class="cm">	 * packet, I will store the skbuff here. Then, the DMA will send it</span>
<span class="cm">	 * out and free it.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">pending_tx_skb</span><span class="p">;</span>

	<span class="cm">/* version/revision of the SMC911x chip */</span>
	<span class="n">u16</span> <span class="n">version</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">revision</span><span class="p">;</span>

	<span class="cm">/* FIFO sizes */</span>
	<span class="kt">int</span> <span class="n">tx_fifo_kb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_fifo_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rx_fifo_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">afc_cfg</span><span class="p">;</span>

	<span class="cm">/* Contains the current active receive/phy mode */</span>
	<span class="kt">int</span> <span class="n">ctl_rfduplx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ctl_rspeed</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">msg_enable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phy_type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mii_if_info</span> <span class="n">mii</span><span class="p">;</span>

	<span class="cm">/* work queue */</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">phy_configure</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">tx_throttle</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">;</span>

<span class="cp">#ifdef SMC_USE_DMA</span>
	<span class="cm">/* DMA needs the physical address of the chip */</span>
	<span class="n">u_long</span> <span class="n">physaddr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rxdma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">txdma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rxdma_active</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">txdma_active</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">current_rx_skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">current_tx_skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
<span class="cp">#ifdef SMC_DYNAMIC_BUS_CONFIG</span>
	<span class="k">struct</span> <span class="n">smc911x_platdata</span> <span class="n">cfg</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Define the bus width specific IO macros</span>
<span class="cm"> */</span>

<span class="cp">#ifdef SMC_DYNAMIC_BUS_CONFIG</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">SMC_inl</span><span class="p">(</span><span class="k">struct</span> <span class="n">smc911x_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_32BIT</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_16BIT</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">SMC_outl</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span> <span class="k">struct</span> <span class="n">smc911x_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span>
			    <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_32BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_16BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">ioaddr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">SMC_insl</span><span class="p">(</span><span class="k">struct</span> <span class="n">smc911x_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_32BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">readsl</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_16BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">readsw</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">count</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">SMC_outsl</span><span class="p">(</span><span class="k">struct</span> <span class="n">smc911x_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			     <span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_32BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writesl</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMC911X_USE_16BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writesw</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">count</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#if	SMC_USE_16BIT</span>
<span class="cp">#define SMC_inl(lp, r)		 ((readw((lp)-&gt;base + (r)) &amp; 0xFFFF) + (readw((lp)-&gt;base + (r) + 2) &lt;&lt; 16))</span>
<span class="cp">#define SMC_outl(v, lp, r) 			 \</span>
<span class="cp">	do{					 \</span>
<span class="cp">		 writew(v &amp; 0xFFFF, (lp)-&gt;base + (r));	 \</span>
<span class="cp">		 writew(v &gt;&gt; 16, (lp)-&gt;base + (r) + 2); \</span>
<span class="cp">	 } while (0)</span>
<span class="cp">#define SMC_insl(lp, r, p, l)	 readsw((short*)((lp)-&gt;base + (r)), p, l*2)</span>
<span class="cp">#define SMC_outsl(lp, r, p, l)	 writesw((short*)((lp)-&gt;base + (r)), p, l*2)</span>

<span class="cp">#elif	SMC_USE_32BIT</span>
<span class="cp">#define SMC_inl(lp, r)		 readl((lp)-&gt;base + (r))</span>
<span class="cp">#define SMC_outl(v, lp, r)	 writel(v, (lp)-&gt;base + (r))</span>
<span class="cp">#define SMC_insl(lp, r, p, l)	 readsl((int*)((lp)-&gt;base + (r)), p, l)</span>
<span class="cp">#define SMC_outsl(lp, r, p, l)	 writesl((int*)((lp)-&gt;base + (r)), p, l)</span>

<span class="cp">#endif </span><span class="cm">/* SMC_USE_16BIT */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* SMC_DYNAMIC_BUS_CONFIG */</span><span class="cp"></span>


<span class="cp">#ifdef SMC_USE_PXA_DMA</span>

<span class="cp">#include &lt;mach/dma.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Define the request and free functions</span>
<span class="cm"> * These are unfortunately architecture specific as no generic allocation</span>
<span class="cm"> * mechanism exits</span>
<span class="cm"> */</span>
<span class="cp">#define SMC_DMA_REQUEST(dev, handler) \</span>
<span class="cp">	 pxa_request_dma(dev-&gt;name, DMA_PRIO_LOW, handler, dev)</span>

<span class="cp">#define SMC_DMA_FREE(dev, dma) \</span>
<span class="cp">	 pxa_free_dma(dma)</span>

<span class="cp">#define SMC_DMA_ACK_IRQ(dev, dma)					\</span>
<span class="cp">{									\</span>
<span class="cp">	if (DCSR(dma) &amp; DCSR_BUSERR) {					\</span>
<span class="cp">		printk(&quot;%s: DMA %d bus error!\n&quot;, dev-&gt;name, dma);	\</span>
<span class="cp">	}								\</span>
<span class="cp">	DCSR(dma) = DCSR_STARTINTR|DCSR_ENDINTR|DCSR_BUSERR;		\</span>
<span class="cp">}</span>

<span class="cm">/*</span>
<span class="cm"> * Use a DMA for RX and TX packets.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>

<span class="k">static</span> <span class="n">dma_addr_t</span> <span class="n">rx_dmabuf</span><span class="p">,</span> <span class="n">tx_dmabuf</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">rx_dmalen</span><span class="p">,</span> <span class="n">tx_dmalen</span><span class="p">;</span>

<span class="cp">#ifdef SMC_insl</span>
<span class="cp">#undef SMC_insl</span>
<span class="cp">#define SMC_insl(lp, r, p, l) \</span>
<span class="cp">	smc_pxa_dma_insl(lp, lp-&gt;physaddr, r, lp-&gt;rxdma, p, l)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">smc_pxa_dma_insl</span><span class="p">(</span><span class="k">struct</span> <span class="n">smc911x_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="n">u_long</span> <span class="n">physaddr</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* 64 bit alignment is required for memory to memory DMA */</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">buf</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">)</span> <span class="o">=</span> <span class="n">SMC_inl</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">buf</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">len</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">len</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">rx_dmabuf</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
	<span class="n">rx_dmalen</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">DCSR_NODESC</span><span class="p">;</span>
	<span class="n">DTADR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">rx_dmabuf</span><span class="p">;</span>
	<span class="n">DSADR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">physaddr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">DCMD</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">DCMD_INCTRGADDR</span> <span class="o">|</span> <span class="n">DCMD_BURST32</span> <span class="o">|</span>
		<span class="n">DCMD_WIDTH4</span> <span class="o">|</span> <span class="n">DCMD_ENDIRQEN</span> <span class="o">|</span> <span class="p">(</span><span class="n">DCMD_LENGTH</span> <span class="o">&amp;</span> <span class="n">rx_dmalen</span><span class="p">));</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">DCSR_NODESC</span> <span class="o">|</span> <span class="n">DCSR_RUN</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef SMC_outsl</span>
<span class="cp">#undef SMC_outsl</span>
<span class="cp">#define SMC_outsl(lp, r, p, l) \</span>
<span class="cp">	 smc_pxa_dma_outsl(lp, lp-&gt;physaddr, r, lp-&gt;txdma, p, l)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">smc_pxa_dma_outsl</span><span class="p">(</span><span class="k">struct</span> <span class="n">smc911x_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="n">u_long</span> <span class="n">physaddr</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* 64 bit alignment is required for memory to memory DMA */</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">buf</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">SMC_outl</span><span class="p">(</span><span class="o">*</span><span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">),</span> <span class="n">lp</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">buf</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">len</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">len</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">tx_dmabuf</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="n">tx_dmalen</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">DCSR_NODESC</span><span class="p">;</span>
	<span class="n">DSADR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">tx_dmabuf</span><span class="p">;</span>
	<span class="n">DTADR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">physaddr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">DCMD</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">DCMD_INCSRCADDR</span> <span class="o">|</span> <span class="n">DCMD_BURST32</span> <span class="o">|</span>
		<span class="n">DCMD_WIDTH4</span> <span class="o">|</span> <span class="n">DCMD_ENDIRQEN</span> <span class="o">|</span> <span class="p">(</span><span class="n">DCMD_LENGTH</span> <span class="o">&amp;</span> <span class="n">tx_dmalen</span><span class="p">));</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">DCSR_NODESC</span> <span class="o">|</span> <span class="n">DCSR_RUN</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#endif	 </span><span class="cm">/* SMC_USE_PXA_DMA */</span><span class="cp"></span>


<span class="cm">/* Chip Parameters and Register Definitions */</span>

<span class="cp">#define SMC911X_TX_FIFO_LOW_THRESHOLD	(1536*2)</span>

<span class="cp">#define SMC911X_IO_EXTENT	 0x100</span>

<span class="cp">#define SMC911X_EEPROM_LEN	 7</span>

<span class="cm">/* Below are the register offsets and bit definitions</span>
<span class="cm"> * of the Lan911x memory space</span>
<span class="cm"> */</span>
<span class="cp">#define RX_DATA_FIFO		 (0x00)</span>

<span class="cp">#define TX_DATA_FIFO		 (0x20)</span>
<span class="cp">#define	TX_CMD_A_INT_ON_COMP_		(0x80000000)</span>
<span class="cp">#define	TX_CMD_A_INT_BUF_END_ALGN_	(0x03000000)</span>
<span class="cp">#define	TX_CMD_A_INT_4_BYTE_ALGN_	(0x00000000)</span>
<span class="cp">#define	TX_CMD_A_INT_16_BYTE_ALGN_	(0x01000000)</span>
<span class="cp">#define	TX_CMD_A_INT_32_BYTE_ALGN_	(0x02000000)</span>
<span class="cp">#define	TX_CMD_A_INT_DATA_OFFSET_	(0x001F0000)</span>
<span class="cp">#define	TX_CMD_A_INT_FIRST_SEG_		(0x00002000)</span>
<span class="cp">#define	TX_CMD_A_INT_LAST_SEG_		(0x00001000)</span>
<span class="cp">#define	TX_CMD_A_BUF_SIZE_		(0x000007FF)</span>
<span class="cp">#define	TX_CMD_B_PKT_TAG_		(0xFFFF0000)</span>
<span class="cp">#define	TX_CMD_B_ADD_CRC_DISABLE_	(0x00002000)</span>
<span class="cp">#define	TX_CMD_B_DISABLE_PADDING_	(0x00001000)</span>
<span class="cp">#define	TX_CMD_B_PKT_BYTE_LENGTH_	(0x000007FF)</span>

<span class="cp">#define RX_STATUS_FIFO		(0x40)</span>
<span class="cp">#define	RX_STS_PKT_LEN_			(0x3FFF0000)</span>
<span class="cp">#define	RX_STS_ES_			(0x00008000)</span>
<span class="cp">#define	RX_STS_BCST_			(0x00002000)</span>
<span class="cp">#define	RX_STS_LEN_ERR_			(0x00001000)</span>
<span class="cp">#define	RX_STS_RUNT_ERR_		(0x00000800)</span>
<span class="cp">#define	RX_STS_MCAST_			(0x00000400)</span>
<span class="cp">#define	RX_STS_TOO_LONG_		(0x00000080)</span>
<span class="cp">#define	RX_STS_COLL_			(0x00000040)</span>
<span class="cp">#define	RX_STS_ETH_TYPE_		(0x00000020)</span>
<span class="cp">#define	RX_STS_WDOG_TMT_		(0x00000010)</span>
<span class="cp">#define	RX_STS_MII_ERR_			(0x00000008)</span>
<span class="cp">#define	RX_STS_DRIBBLING_		(0x00000004)</span>
<span class="cp">#define	RX_STS_CRC_ERR_			(0x00000002)</span>
<span class="cp">#define RX_STATUS_FIFO_PEEK 	(0x44)</span>
<span class="cp">#define TX_STATUS_FIFO		(0x48)</span>
<span class="cp">#define	TX_STS_TAG_			(0xFFFF0000)</span>
<span class="cp">#define	TX_STS_ES_			(0x00008000)</span>
<span class="cp">#define	TX_STS_LOC_			(0x00000800)</span>
<span class="cp">#define	TX_STS_NO_CARR_			(0x00000400)</span>
<span class="cp">#define	TX_STS_LATE_COLL_		(0x00000200)</span>
<span class="cp">#define	TX_STS_MANY_COLL_		(0x00000100)</span>
<span class="cp">#define	TX_STS_COLL_CNT_		(0x00000078)</span>
<span class="cp">#define	TX_STS_MANY_DEFER_		(0x00000004)</span>
<span class="cp">#define	TX_STS_UNDERRUN_		(0x00000002)</span>
<span class="cp">#define	TX_STS_DEFERRED_		(0x00000001)</span>
<span class="cp">#define TX_STATUS_FIFO_PEEK	(0x4C)</span>
<span class="cp">#define ID_REV			(0x50)</span>
<span class="cp">#define	ID_REV_CHIP_ID_			(0xFFFF0000)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	ID_REV_REV_ID_			(0x0000FFFF)  </span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cp">#define INT_CFG			(0x54)</span>
<span class="cp">#define	INT_CFG_INT_DEAS_		(0xFF000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_CFG_INT_DEAS_CLR_		(0x00004000)</span>
<span class="cp">#define	INT_CFG_INT_DEAS_STS_		(0x00002000)</span>
<span class="cp">#define	INT_CFG_IRQ_INT_		(0x00001000)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	INT_CFG_IRQ_EN_			(0x00000100)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_CFG_IRQ_POL_		(0x00000010)  </span><span class="cm">/* R/W Not Affected by SW Reset */</span><span class="cp"></span>
<span class="cp">#define	INT_CFG_IRQ_TYPE_		(0x00000001)  </span><span class="cm">/* R/W Not Affected by SW Reset */</span><span class="cp"></span>

<span class="cp">#define INT_STS			(0x58)</span>
<span class="cp">#define	INT_STS_SW_INT_			(0x80000000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TXSTOP_INT_		(0x02000000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RXSTOP_INT_		(0x01000000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RXDFH_INT_		(0x00800000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RXDF_INT_		(0x00400000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TX_IOC_			(0x00200000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RXD_INT_		(0x00100000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_GPT_INT_		(0x00080000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_PHY_INT_		(0x00040000)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_PME_INT_		(0x00020000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TXSO_			(0x00010000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RWT_			(0x00008000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RXE_			(0x00004000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TXE_			(0x00002000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>define    INT<em>STS</em>ERX_        (0x00001000)  /* R/WC */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define	INT_STS_TDFU_			(0x00000800)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TDFO_			(0x00000400)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TDFA_			(0x00000200)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TSFF_			(0x00000100)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_TSFL_			(0x00000080)  </span><span class="cm">/* R/WC */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><h1>define    INT<em>STS</em>RXDF_       (0x00000040)  /* R/WC */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define	INT_STS_RDFO_			(0x00000040)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RDFL_			(0x00000020)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RSFF_			(0x00000010)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_RSFL_			(0x00000008)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_GPIO2_INT_		(0x00000004)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_GPIO1_INT_		(0x00000002)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	INT_STS_GPIO0_INT_		(0x00000001)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>

<span class="cp">#define INT_EN			(0x5C)</span>
<span class="cp">#define	INT_EN_SW_INT_EN_		(0x80000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TXSTOP_INT_EN_		(0x02000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RXSTOP_INT_EN_		(0x01000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RXDFH_INT_EN_		(0x00800000)  </span><span class="cm">/* R/W */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><h1>define    INT<em>EN</em>RXDF<em>INT</em>EN_     (0x00400000)  /* R/W */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define	INT_EN_TIOC_INT_EN_		(0x00200000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RXD_INT_EN_		(0x00100000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_GPT_INT_EN_		(0x00080000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_PHY_INT_EN_		(0x00040000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_PME_INT_EN_		(0x00020000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TXSO_EN_			(0x00010000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RWT_EN_			(0x00008000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RXE_EN_			(0x00004000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TXE_EN_			(0x00002000)  </span><span class="cm">/* R/W */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><h1>define    INT<em>EN</em>ERX<em>EN</em>          (0x00001000)  /* R/W */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define	INT_EN_TDFU_EN_			(0x00000800)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TDFO_EN_			(0x00000400)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TDFA_EN_			(0x00000200)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TSFF_EN_			(0x00000100)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_TSFL_EN_			(0x00000080)  </span><span class="cm">/* R/W */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><h1>define    INT<em>EN</em>RXDF<em>EN</em>         (0x00000040)  /* R/W */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define	INT_EN_RDFO_EN_			(0x00000040)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RDFL_EN_			(0x00000020)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RSFF_EN_			(0x00000010)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_RSFL_EN_			(0x00000008)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_GPIO2_INT_		(0x00000004)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_GPIO1_INT_		(0x00000002)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	INT_EN_GPIO0_INT_		(0x00000001)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define BYTE_TEST		(0x64)</span>
<span class="cp">#define FIFO_INT		(0x68)</span>
<span class="cp">#define	FIFO_INT_TX_AVAIL_LEVEL_	(0xFF000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	FIFO_INT_TX_STS_LEVEL_		(0x00FF0000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	FIFO_INT_RX_AVAIL_LEVEL_	(0x0000FF00)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	FIFO_INT_RX_STS_LEVEL_		(0x000000FF)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define RX_CFG			(0x6C)</span>
<span class="cp">#define	RX_CFG_RX_END_ALGN_		(0xC0000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		RX_CFG_RX_END_ALGN4_		(0x00000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		RX_CFG_RX_END_ALGN16_		(0x40000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		RX_CFG_RX_END_ALGN32_		(0x80000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	RX_CFG_RX_DMA_CNT_		(0x0FFF0000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	RX_CFG_RX_DUMP_			(0x00008000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	RX_CFG_RXDOFF_			(0x00001F00)  </span><span class="cm">/* R/W */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><h1>define    RX<em>CFG</em>RXBAD_           (0x00000001)  /* R/W */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define TX_CFG			(0x70)</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><h1>define    TX<em>CFG</em>TX<em>DMA</em>LVL_      (0xE0000000)     /* R/W */</h1>

<h1>define    TX<em>CFG</em>TX<em>DMA</em>CNT_      (0x0FFF0000)     /* R/W Self Clearing */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define	TX_CFG_TXS_DUMP_		(0x00008000)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>
<span class="cp">#define	TX_CFG_TXD_DUMP_		(0x00004000)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>
<span class="cp">#define	TX_CFG_TXSAO_			(0x00000004)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	TX_CFG_TX_ON_			(0x00000002)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	TX_CFG_STOP_TX_			(0x00000001)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>

<span class="cp">#define HW_CFG			(0x74)</span>
<span class="cp">#define	HW_CFG_TTM_			(0x00200000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_SF_			(0x00100000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_TX_FIF_SZ_		(0x000F0000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_TR_			(0x00003000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_PHY_CLK_SEL_		(0x00000060)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		 HW_CFG_PHY_CLK_SEL_INT_PHY_ 	(0x00000000) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		 HW_CFG_PHY_CLK_SEL_EXT_PHY_ 	(0x00000020) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		 HW_CFG_PHY_CLK_SEL_CLK_DIS_ 	(0x00000040) </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_SMI_SEL_			(0x00000010)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_EXT_PHY_DET_		(0x00000008)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_EXT_PHY_EN_		(0x00000004)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_32_16_BIT_MODE_		(0x00000004)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_SRST_TO_			(0x00000002)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	HW_CFG_SRST_			(0x00000001)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>

<span class="cp">#define RX_DP_CTRL		(0x78)</span>
<span class="cp">#define	RX_DP_CTRL_RX_FFWD_		(0x80000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	RX_DP_CTRL_FFWD_BUSY_		(0x80000000)  </span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cp">#define RX_FIFO_INF		(0x7C)</span>
<span class="cp">#define	 RX_FIFO_INF_RXSUSED_		(0x00FF0000)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	 RX_FIFO_INF_RXDUSED_		(0x0000FFFF)  </span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cp">#define TX_FIFO_INF		(0x80)</span>
<span class="cp">#define	TX_FIFO_INF_TSUSED_		(0x00FF0000)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	TX_FIFO_INF_TDFREE_		(0x0000FFFF)  </span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cp">#define PMT_CTRL		(0x84)</span>
<span class="cp">#define	PMT_CTRL_PM_MODE_		(0x00003000)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_PHY_RST_		(0x00000400)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_WOL_EN_		(0x00000200)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_ED_EN_			(0x00000100)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_PME_TYPE_		(0x00000040)  </span><span class="cm">/* R/W Not Affected by SW Reset */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_WUPS_			(0x00000030)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define		PMT_CTRL_WUPS_NOWAKE_		(0x00000000)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define		PMT_CTRL_WUPS_ED_		(0x00000010)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define		PMT_CTRL_WUPS_WOL_		(0x00000020)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define		PMT_CTRL_WUPS_MULTI_		(0x00000030)  </span><span class="cm">/* R/WC */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_PME_IND_		(0x00000008)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_PME_POL_		(0x00000004)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_PME_EN_		(0x00000002)  </span><span class="cm">/* R/W Not Affected by SW Reset */</span><span class="cp"></span>
<span class="cp">#define	PMT_CTRL_READY_			(0x00000001)  </span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cp">#define GPIO_CFG		(0x88)</span>
<span class="cp">#define	GPIO_CFG_LED3_EN_		(0x40000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_LED2_EN_		(0x20000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_LED1_EN_		(0x10000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIO2_INT_POL_		(0x04000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIO1_INT_POL_		(0x02000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIO0_INT_POL_		(0x01000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_EEPR_EN_		(0x00700000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOBUF2_		(0x00040000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOBUF1_		(0x00020000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOBUF0_		(0x00010000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIODIR2_		(0x00000400)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIODIR1_		(0x00000200)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIODIR0_		(0x00000100)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOD4_		(0x00000010)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOD3_		(0x00000008)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOD2_		(0x00000004)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOD1_		(0x00000002)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPIO_CFG_GPIOD0_		(0x00000001)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define GPT_CFG			(0x8C)</span>
<span class="cp">#define	GPT_CFG_TIMER_EN_		(0x20000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	GPT_CFG_GPT_LOAD_		(0x0000FFFF)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define GPT_CNT			(0x90)</span>
<span class="cp">#define	GPT_CNT_GPT_CNT_		(0x0000FFFF)  </span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cp">#define ENDIAN			(0x98)</span>
<span class="cp">#define FREE_RUN		(0x9C)</span>
<span class="cp">#define RX_DROP			(0xA0)</span>
<span class="cp">#define MAC_CSR_CMD		(0xA4)</span>
<span class="cp">#define	 MAC_CSR_CMD_CSR_BUSY_		(0x80000000)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>
<span class="cp">#define	 MAC_CSR_CMD_R_NOT_W_		(0x40000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	 MAC_CSR_CMD_CSR_ADDR_		(0x000000FF)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define MAC_CSR_DATA		(0xA8)</span>
<span class="cp">#define AFC_CFG			(0xAC)</span>
<span class="cp">#define		AFC_CFG_AFC_HI_			(0x00FF0000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		AFC_CFG_AFC_LO_			(0x0000FF00)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		AFC_CFG_BACK_DUR_		(0x000000F0)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		AFC_CFG_FCMULT_			(0x00000008)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		AFC_CFG_FCBRD_			(0x00000004)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		AFC_CFG_FCADD_			(0x00000002)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		AFC_CFG_FCANY_			(0x00000001)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define E2P_CMD			(0xB0)</span>
<span class="cp">#define	E2P_CMD_EPC_BUSY_		(0x80000000)  </span><span class="cm">/* Self Clearing */</span><span class="cp"></span>
<span class="cp">#define	E2P_CMD_EPC_CMD_			(0x70000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_READ_		(0x00000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_EWDS_		(0x10000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_EWEN_		(0x20000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_WRITE_		(0x30000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_WRAL_		(0x40000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_ERASE_		(0x50000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_ERAL_		(0x60000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define		E2P_CMD_EPC_CMD_RELOAD_		(0x70000000)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define	E2P_CMD_EPC_TIMEOUT_		(0x00000200)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	E2P_CMD_MAC_ADDR_LOADED_	(0x00000100)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define	E2P_CMD_EPC_ADDR_		(0x000000FF)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define E2P_DATA		(0xB4)</span>
<span class="cp">#define	E2P_DATA_EEPROM_DATA_		(0x000000FF)  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cm">/* end of LAN register offsets and bit definitions */</span>

<span class="cm">/*</span>
<span class="cm"> ****************************************************************************</span>
<span class="cm"> ****************************************************************************</span>
<span class="cm"> * MAC Control and Status Register (Indirect Address)</span>
<span class="cm"> * Offset (through the MAC_CSR CMD and DATA port)</span>
<span class="cm"> ****************************************************************************</span>
<span class="cm"> ****************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define MAC_CR			(0x01)  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cm">/* MAC_CR - MAC Control Register */</span>
<span class="cp">#define MAC_CR_RXALL_			(0x80000000)</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><p>TODO: delete this bit? It is not described in the data sheet.</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MAC_CR_HBDIS_			(0x10000000)</span>
<span class="cp">#define MAC_CR_RCVOWN_			(0x00800000)</span>
<span class="cp">#define MAC_CR_LOOPBK_			(0x00200000)</span>
<span class="cp">#define MAC_CR_FDPX_			(0x00100000)</span>
<span class="cp">#define MAC_CR_MCPAS_			(0x00080000)</span>
<span class="cp">#define MAC_CR_PRMS_			(0x00040000)</span>
<span class="cp">#define MAC_CR_INVFILT_			(0x00020000)</span>
<span class="cp">#define MAC_CR_PASSBAD_			(0x00010000)</span>
<span class="cp">#define MAC_CR_HFILT_			(0x00008000)</span>
<span class="cp">#define MAC_CR_HPFILT_			(0x00002000)</span>
<span class="cp">#define MAC_CR_LCOLL_			(0x00001000)</span>
<span class="cp">#define MAC_CR_BCAST_			(0x00000800)</span>
<span class="cp">#define MAC_CR_DISRTY_			(0x00000400)</span>
<span class="cp">#define MAC_CR_PADSTR_			(0x00000100)</span>
<span class="cp">#define MAC_CR_BOLMT_MASK_		(0x000000C0)</span>
<span class="cp">#define MAC_CR_DFCHK_			(0x00000020)</span>
<span class="cp">#define MAC_CR_TXEN_			(0x00000008)</span>
<span class="cp">#define MAC_CR_RXEN_			(0x00000004)</span>

<span class="cp">#define ADDRH			(0x02)	  </span><span class="cm">/* R/W mask 0x0000FFFFUL */</span><span class="cp"></span>
<span class="cp">#define ADDRL			(0x03)	  </span><span class="cm">/* R/W mask 0xFFFFFFFFUL */</span><span class="cp"></span>
<span class="cp">#define HASHH			(0x04)	  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define HASHL			(0x05)	  </span><span class="cm">/* R/W */</span><span class="cp"></span>

<span class="cp">#define MII_ACC			(0x06)	  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define MII_ACC_PHY_ADDR_		(0x0000F800)</span>
<span class="cp">#define MII_ACC_MIIRINDA_		(0x000007C0)</span>
<span class="cp">#define MII_ACC_MII_WRITE_		(0x00000002)</span>
<span class="cp">#define MII_ACC_MII_BUSY_		(0x00000001)</span>

<span class="cp">#define MII_DATA		(0x07)	  </span><span class="cm">/* R/W mask 0x0000FFFFUL */</span><span class="cp"></span>

<span class="cp">#define FLOW			(0x08)	  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define FLOW_FCPT_			(0xFFFF0000)</span>
<span class="cp">#define FLOW_FCPASS_			(0x00000004)</span>
<span class="cp">#define FLOW_FCEN_			(0x00000002)</span>
<span class="cp">#define FLOW_FCBSY_			(0x00000001)</span>

<span class="cp">#define VLAN1			(0x09)	  </span><span class="cm">/* R/W mask 0x0000FFFFUL */</span><span class="cp"></span>
<span class="cp">#define VLAN1_VTI1_			(0x0000ffff)</span>

<span class="cp">#define VLAN2			(0x0A)	  </span><span class="cm">/* R/W mask 0x0000FFFFUL */</span><span class="cp"></span>
<span class="cp">#define VLAN2_VTI2_			(0x0000ffff)</span>

<span class="cp">#define WUFF			(0x0B)	  </span><span class="cm">/* WO */</span><span class="cp"></span>

<span class="cp">#define WUCSR			(0x0C)	  </span><span class="cm">/* R/W */</span><span class="cp"></span>
<span class="cp">#define WUCSR_GUE_			(0x00000200)</span>
<span class="cp">#define WUCSR_WUFR_			(0x00000040)</span>
<span class="cp">#define WUCSR_MPR_			(0x00000020)</span>
<span class="cp">#define WUCSR_WAKE_EN_			(0x00000004)</span>
<span class="cp">#define WUCSR_MPEN_			(0x00000002)</span>

<span class="cm">/*</span>
<span class="cm"> ****************************************************************************</span>
<span class="cm"> * Chip Specific MII Defines</span>
<span class="cm"> ****************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Phy register offsets and bit definitions</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define PHY_MODE_CTRL_STS	((u32)17)	</span><span class="cm">/* Mode Control/Status Register */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><h1>define MODE<em>CTRL</em>STS<em>FASTRIP</em>      ((u16)0x4000)</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define MODE_CTRL_STS_EDPWRDOWN_	 ((u16)0x2000)</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><h1>define MODE<em>CTRL</em>STS<em>LOWSQEN</em>       ((u16)0x0800)</h1>

<h1>define MODE<em>CTRL</em>STS<em>MDPREBP</em>       ((u16)0x0400)</h1>

<h1>define MODE<em>CTRL</em>STS<em>FARLOOPBACK</em>  ((u16)0x0200)</h1>

<h1>define MODE<em>CTRL</em>STS<em>FASTEST</em>       ((u16)0x0100)</h1>

<h1>define MODE<em>CTRL</em>STS<em>REFCLKEN</em>       ((u16)0x0010)</h1>

<h1>define MODE<em>CTRL</em>STS<em>PHYADBP</em>       ((u16)0x0008)</h1>

<h1>define MODE<em>CTRL</em>STS<em>FORCE</em>G<em>LINK</em> ((u16)0x0004)</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define MODE_CTRL_STS_ENERGYON_	 	((u16)0x0002)</span>

<span class="cp">#define PHY_INT_SRC			((u32)29)</span>
<span class="cp">#define PHY_INT_SRC_ENERGY_ON_			((u16)0x0080)</span>
<span class="cp">#define PHY_INT_SRC_ANEG_COMP_			((u16)0x0040)</span>
<span class="cp">#define PHY_INT_SRC_REMOTE_FAULT_		((u16)0x0020)</span>
<span class="cp">#define PHY_INT_SRC_LINK_DOWN_			((u16)0x0010)</span>
<span class="cp">#define PHY_INT_SRC_ANEG_LP_ACK_		((u16)0x0008)</span>
<span class="cp">#define PHY_INT_SRC_PAR_DET_FAULT_		((u16)0x0004)</span>
<span class="cp">#define PHY_INT_SRC_ANEG_PGRX_			((u16)0x0002)</span>

<span class="cp">#define PHY_INT_MASK			((u32)30)</span>
<span class="cp">#define PHY_INT_MASK_ENERGY_ON_			((u16)0x0080)</span>
<span class="cp">#define PHY_INT_MASK_ANEG_COMP_			((u16)0x0040)</span>
<span class="cp">#define PHY_INT_MASK_REMOTE_FAULT_		((u16)0x0020)</span>
<span class="cp">#define PHY_INT_MASK_LINK_DOWN_			((u16)0x0010)</span>
<span class="cp">#define PHY_INT_MASK_ANEG_LP_ACK_		((u16)0x0008)</span>
<span class="cp">#define PHY_INT_MASK_PAR_DET_FAULT_		((u16)0x0004)</span>
<span class="cp">#define PHY_INT_MASK_ANEG_PGRX_			((u16)0x0002)</span>

<span class="cp">#define PHY_SPECIAL			((u32)31)</span>
<span class="cp">#define PHY_SPECIAL_ANEG_DONE_			((u16)0x1000)</span>
<span class="cp">#define PHY_SPECIAL_RES_			((u16)0x0040)</span>
<span class="cp">#define PHY_SPECIAL_RES_MASK_			((u16)0x0FE1)</span>
<span class="cp">#define PHY_SPECIAL_SPD_			((u16)0x001C)</span>
<span class="cp">#define PHY_SPECIAL_SPD_10HALF_			((u16)0x0004)</span>
<span class="cp">#define PHY_SPECIAL_SPD_10FULL_			((u16)0x0014)</span>
<span class="cp">#define PHY_SPECIAL_SPD_100HALF_		((u16)0x0008)</span>
<span class="cp">#define PHY_SPECIAL_SPD_100FULL_		((u16)0x0018)</span>

<span class="cp">#define LAN911X_INTERNAL_PHY_ID		(0x0007C000)</span>

<span class="cm">/* Chip ID values */</span>
<span class="cp">#define CHIP_9115	0x0115</span>
<span class="cp">#define CHIP_9116	0x0116</span>
<span class="cp">#define CHIP_9117	0x0117</span>
<span class="cp">#define CHIP_9118	0x0118</span>
<span class="cp">#define CHIP_9211	0x9211</span>
<span class="cp">#define CHIP_9215	0x115A</span>
<span class="cp">#define CHIP_9217	0x117A</span>
<span class="cp">#define CHIP_9218	0x118A</span>

<span class="k">struct</span> <span class="n">chip_id</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">chip_id</span> <span class="n">chip_ids</span><span class="p">[]</span> <span class="o">=</span>  <span class="p">{</span>
	<span class="p">{</span> <span class="n">CHIP_9115</span><span class="p">,</span> <span class="s">&quot;LAN9115&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9116</span><span class="p">,</span> <span class="s">&quot;LAN9116&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9117</span><span class="p">,</span> <span class="s">&quot;LAN9117&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9118</span><span class="p">,</span> <span class="s">&quot;LAN9118&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9211</span><span class="p">,</span> <span class="s">&quot;LAN9211&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9215</span><span class="p">,</span> <span class="s">&quot;LAN9215&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9217</span><span class="p">,</span> <span class="s">&quot;LAN9217&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CHIP_9218</span><span class="p">,</span> <span class="s">&quot;LAN9218&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define IS_REV_A(x)	((x &amp; 0xFFFF)==0)</span>

<span class="cm">/*</span>
<span class="cm"> * Macros to abstract register access according to the data bus</span>
<span class="cm"> * capabilities.  Please use those and not the in/out primitives.</span>
<span class="cm"> */</span>
<span class="cm">/* FIFO read/write macros */</span>
<span class="cp">#define SMC_PUSH_DATA(lp, p, l)	SMC_outsl( lp, TX_DATA_FIFO, p, (l) &gt;&gt; 2 )</span>
<span class="cp">#define SMC_PULL_DATA(lp, p, l)	SMC_insl ( lp, RX_DATA_FIFO, p, (l) &gt;&gt; 2 )</span>
<span class="cp">#define SMC_SET_TX_FIFO(lp, x) 	SMC_outl( x, lp, TX_DATA_FIFO )</span>
<span class="cp">#define SMC_GET_RX_FIFO(lp)	SMC_inl( lp, RX_DATA_FIFO )</span>


<span class="cm">/* I/O mapped register read/write macros */</span>
<span class="cp">#define SMC_GET_TX_STS_FIFO(lp)		SMC_inl( lp, TX_STATUS_FIFO )</span>
<span class="cp">#define SMC_GET_RX_STS_FIFO(lp)		SMC_inl( lp, RX_STATUS_FIFO )</span>
<span class="cp">#define SMC_GET_RX_STS_FIFO_PEEK(lp)	SMC_inl( lp, RX_STATUS_FIFO_PEEK )</span>
<span class="cp">#define SMC_GET_PN(lp)			(SMC_inl( lp, ID_REV ) &gt;&gt; 16)</span>
<span class="cp">#define SMC_GET_REV(lp)			(SMC_inl( lp, ID_REV ) &amp; 0xFFFF)</span>
<span class="cp">#define SMC_GET_IRQ_CFG(lp)		SMC_inl( lp, INT_CFG )</span>
<span class="cp">#define SMC_SET_IRQ_CFG(lp, x)		SMC_outl( x, lp, INT_CFG )</span>
<span class="cp">#define SMC_GET_INT(lp)			SMC_inl( lp, INT_STS )</span>
<span class="cp">#define SMC_ACK_INT(lp, x)			SMC_outl( x, lp, INT_STS )</span>
<span class="cp">#define SMC_GET_INT_EN(lp)		SMC_inl( lp, INT_EN )</span>
<span class="cp">#define SMC_SET_INT_EN(lp, x)		SMC_outl( x, lp, INT_EN )</span>
<span class="cp">#define SMC_GET_BYTE_TEST(lp)		SMC_inl( lp, BYTE_TEST )</span>
<span class="cp">#define SMC_SET_BYTE_TEST(lp, x)		SMC_outl( x, lp, BYTE_TEST )</span>
<span class="cp">#define SMC_GET_FIFO_INT(lp)		SMC_inl( lp, FIFO_INT )</span>
<span class="cp">#define SMC_SET_FIFO_INT(lp, x)		SMC_outl( x, lp, FIFO_INT )</span>
<span class="cp">#define SMC_SET_FIFO_TDA(lp, x)					\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned long __flags;				\</span>
<span class="cp">		int __mask;					\</span>
<span class="cp">		local_irq_save(__flags);			\</span>
<span class="cp">		__mask = SMC_GET_FIFO_INT((lp)) &amp; ~(0xFF&lt;&lt;24);	\</span>
<span class="cp">		SMC_SET_FIFO_INT( (lp), __mask | (x)&lt;&lt;24 );	\</span>
<span class="cp">		local_irq_restore(__flags);			\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_SET_FIFO_TSL(lp, x)					\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned long __flags;				\</span>
<span class="cp">		int __mask;					\</span>
<span class="cp">		local_irq_save(__flags);			\</span>
<span class="cp">		__mask = SMC_GET_FIFO_INT((lp)) &amp; ~(0xFF&lt;&lt;16);	\</span>
<span class="cp">		SMC_SET_FIFO_INT( (lp), __mask | (((x) &amp; 0xFF)&lt;&lt;16));	\</span>
<span class="cp">		local_irq_restore(__flags);			\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_SET_FIFO_RSA(lp, x)					\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned long __flags;				\</span>
<span class="cp">		int __mask;					\</span>
<span class="cp">		local_irq_save(__flags);			\</span>
<span class="cp">		__mask = SMC_GET_FIFO_INT((lp)) &amp; ~(0xFF&lt;&lt;8);	\</span>
<span class="cp">		SMC_SET_FIFO_INT( (lp), __mask | (((x) &amp; 0xFF)&lt;&lt;8));	\</span>
<span class="cp">		local_irq_restore(__flags);			\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_SET_FIFO_RSL(lp, x)					\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned long __flags;				\</span>
<span class="cp">		int __mask;					\</span>
<span class="cp">		local_irq_save(__flags);			\</span>
<span class="cp">		__mask = SMC_GET_FIFO_INT((lp)) &amp; ~0xFF;	\</span>
<span class="cp">		SMC_SET_FIFO_INT( (lp),__mask | ((x) &amp; 0xFF));	\</span>
<span class="cp">		local_irq_restore(__flags);			\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_GET_RX_CFG(lp)		SMC_inl( lp, RX_CFG )</span>
<span class="cp">#define SMC_SET_RX_CFG(lp, x)		SMC_outl( x, lp, RX_CFG )</span>
<span class="cp">#define SMC_GET_TX_CFG(lp)		SMC_inl( lp, TX_CFG )</span>
<span class="cp">#define SMC_SET_TX_CFG(lp, x)		SMC_outl( x, lp, TX_CFG )</span>
<span class="cp">#define SMC_GET_HW_CFG(lp)		SMC_inl( lp, HW_CFG )</span>
<span class="cp">#define SMC_SET_HW_CFG(lp, x)		SMC_outl( x, lp, HW_CFG )</span>
<span class="cp">#define SMC_GET_RX_DP_CTRL(lp)		SMC_inl( lp, RX_DP_CTRL )</span>
<span class="cp">#define SMC_SET_RX_DP_CTRL(lp, x)		SMC_outl( x, lp, RX_DP_CTRL )</span>
<span class="cp">#define SMC_GET_PMT_CTRL(lp)		SMC_inl( lp, PMT_CTRL )</span>
<span class="cp">#define SMC_SET_PMT_CTRL(lp, x)		SMC_outl( x, lp, PMT_CTRL )</span>
<span class="cp">#define SMC_GET_GPIO_CFG(lp)		SMC_inl( lp, GPIO_CFG )</span>
<span class="cp">#define SMC_SET_GPIO_CFG(lp, x)		SMC_outl( x, lp, GPIO_CFG )</span>
<span class="cp">#define SMC_GET_RX_FIFO_INF(lp)		SMC_inl( lp, RX_FIFO_INF )</span>
<span class="cp">#define SMC_SET_RX_FIFO_INF(lp, x)		SMC_outl( x, lp, RX_FIFO_INF )</span>
<span class="cp">#define SMC_GET_TX_FIFO_INF(lp)		SMC_inl( lp, TX_FIFO_INF )</span>
<span class="cp">#define SMC_SET_TX_FIFO_INF(lp, x)		SMC_outl( x, lp, TX_FIFO_INF )</span>
<span class="cp">#define SMC_GET_GPT_CFG(lp)		SMC_inl( lp, GPT_CFG )</span>
<span class="cp">#define SMC_SET_GPT_CFG(lp, x)		SMC_outl( x, lp, GPT_CFG )</span>
<span class="cp">#define SMC_GET_RX_DROP(lp)		SMC_inl( lp, RX_DROP )</span>
<span class="cp">#define SMC_SET_RX_DROP(lp, x)		SMC_outl( x, lp, RX_DROP )</span>
<span class="cp">#define SMC_GET_MAC_CMD(lp)		SMC_inl( lp, MAC_CSR_CMD )</span>
<span class="cp">#define SMC_SET_MAC_CMD(lp, x)		SMC_outl( x, lp, MAC_CSR_CMD )</span>
<span class="cp">#define SMC_GET_MAC_DATA(lp)		SMC_inl( lp, MAC_CSR_DATA )</span>
<span class="cp">#define SMC_SET_MAC_DATA(lp, x)		SMC_outl( x, lp, MAC_CSR_DATA )</span>
<span class="cp">#define SMC_GET_AFC_CFG(lp)		SMC_inl( lp, AFC_CFG )</span>
<span class="cp">#define SMC_SET_AFC_CFG(lp, x)		SMC_outl( x, lp, AFC_CFG )</span>
<span class="cp">#define SMC_GET_E2P_CMD(lp)		SMC_inl( lp, E2P_CMD )</span>
<span class="cp">#define SMC_SET_E2P_CMD(lp, x)		SMC_outl( x, lp, E2P_CMD )</span>
<span class="cp">#define SMC_GET_E2P_DATA(lp)		SMC_inl( lp, E2P_DATA )</span>
<span class="cp">#define SMC_SET_E2P_DATA(lp, x)		SMC_outl( x, lp, E2P_DATA )</span>

<span class="cm">/* MAC register read/write macros */</span>
<span class="cp">#define SMC_GET_MAC_CSR(lp,a,v)						\</span>
<span class="cp">	do {								\</span>
<span class="cp">		while (SMC_GET_MAC_CMD((lp)) &amp; MAC_CSR_CMD_CSR_BUSY_);	\</span>
<span class="cp">		SMC_SET_MAC_CMD((lp),MAC_CSR_CMD_CSR_BUSY_ |		\</span>
<span class="cp">			MAC_CSR_CMD_R_NOT_W_ | (a) );			\</span>
<span class="cp">		while (SMC_GET_MAC_CMD((lp)) &amp; MAC_CSR_CMD_CSR_BUSY_);	\</span>
<span class="cp">		v = SMC_GET_MAC_DATA((lp));			       	\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_SET_MAC_CSR(lp,a,v)						\</span>
<span class="cp">	do {								\</span>
<span class="cp">		while (SMC_GET_MAC_CMD((lp)) &amp; MAC_CSR_CMD_CSR_BUSY_);	\</span>
<span class="cp">		SMC_SET_MAC_DATA((lp), v);				\</span>
<span class="cp">		SMC_SET_MAC_CMD((lp), MAC_CSR_CMD_CSR_BUSY_ | (a) );	\</span>
<span class="cp">		while (SMC_GET_MAC_CMD((lp)) &amp; MAC_CSR_CMD_CSR_BUSY_);	\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_GET_MAC_CR(lp, x)	SMC_GET_MAC_CSR( (lp), MAC_CR, x )</span>
<span class="cp">#define SMC_SET_MAC_CR(lp, x)	SMC_SET_MAC_CSR( (lp), MAC_CR, x )</span>
<span class="cp">#define SMC_GET_ADDRH(lp, x)	SMC_GET_MAC_CSR( (lp), ADDRH, x )</span>
<span class="cp">#define SMC_SET_ADDRH(lp, x)	SMC_SET_MAC_CSR( (lp), ADDRH, x )</span>
<span class="cp">#define SMC_GET_ADDRL(lp, x)	SMC_GET_MAC_CSR( (lp), ADDRL, x )</span>
<span class="cp">#define SMC_SET_ADDRL(lp, x)	SMC_SET_MAC_CSR( (lp), ADDRL, x )</span>
<span class="cp">#define SMC_GET_HASHH(lp, x)	SMC_GET_MAC_CSR( (lp), HASHH, x )</span>
<span class="cp">#define SMC_SET_HASHH(lp, x)	SMC_SET_MAC_CSR( (lp), HASHH, x )</span>
<span class="cp">#define SMC_GET_HASHL(lp, x)	SMC_GET_MAC_CSR( (lp), HASHL, x )</span>
<span class="cp">#define SMC_SET_HASHL(lp, x)	SMC_SET_MAC_CSR( (lp), HASHL, x )</span>
<span class="cp">#define SMC_GET_MII_ACC(lp, x)	SMC_GET_MAC_CSR( (lp), MII_ACC, x )</span>
<span class="cp">#define SMC_SET_MII_ACC(lp, x)	SMC_SET_MAC_CSR( (lp), MII_ACC, x )</span>
<span class="cp">#define SMC_GET_MII_DATA(lp, x)	SMC_GET_MAC_CSR( (lp), MII_DATA, x )</span>
<span class="cp">#define SMC_SET_MII_DATA(lp, x)	SMC_SET_MAC_CSR( (lp), MII_DATA, x )</span>
<span class="cp">#define SMC_GET_FLOW(lp, x)		SMC_GET_MAC_CSR( (lp), FLOW, x )</span>
<span class="cp">#define SMC_SET_FLOW(lp, x)		SMC_SET_MAC_CSR( (lp), FLOW, x )</span>
<span class="cp">#define SMC_GET_VLAN1(lp, x)	SMC_GET_MAC_CSR( (lp), VLAN1, x )</span>
<span class="cp">#define SMC_SET_VLAN1(lp, x)	SMC_SET_MAC_CSR( (lp), VLAN1, x )</span>
<span class="cp">#define SMC_GET_VLAN2(lp, x)	SMC_GET_MAC_CSR( (lp), VLAN2, x )</span>
<span class="cp">#define SMC_SET_VLAN2(lp, x)	SMC_SET_MAC_CSR( (lp), VLAN2, x )</span>
<span class="cp">#define SMC_SET_WUFF(lp, x)		SMC_SET_MAC_CSR( (lp), WUFF, x )</span>
<span class="cp">#define SMC_GET_WUCSR(lp, x)	SMC_GET_MAC_CSR( (lp), WUCSR, x )</span>
<span class="cp">#define SMC_SET_WUCSR(lp, x)	SMC_SET_MAC_CSR( (lp), WUCSR, x )</span>

<span class="cm">/* PHY register read/write macros */</span>
<span class="cp">#define SMC_GET_MII(lp,a,phy,v)					\</span>
<span class="cp">	do {							\</span>
<span class="cp">		u32 __v;					\</span>
<span class="cp">		do {						\</span>
<span class="cp">			SMC_GET_MII_ACC((lp), __v);			\</span>
<span class="cp">		} while ( __v &amp; MII_ACC_MII_BUSY_ );		\</span>
<span class="cp">		SMC_SET_MII_ACC( (lp), ((phy)&lt;&lt;11) | ((a)&lt;&lt;6) |	\</span>
<span class="cp">			MII_ACC_MII_BUSY_);			\</span>
<span class="cp">		do {						\</span>
<span class="cp">			SMC_GET_MII_ACC( (lp), __v);			\</span>
<span class="cp">		} while ( __v &amp; MII_ACC_MII_BUSY_ );		\</span>
<span class="cp">		SMC_GET_MII_DATA((lp), v);				\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_SET_MII(lp,a,phy,v)					\</span>
<span class="cp">	do {							\</span>
<span class="cp">		u32 __v;					\</span>
<span class="cp">		do {						\</span>
<span class="cp">			SMC_GET_MII_ACC((lp), __v);			\</span>
<span class="cp">		} while ( __v &amp; MII_ACC_MII_BUSY_ );		\</span>
<span class="cp">		SMC_SET_MII_DATA((lp), v);				\</span>
<span class="cp">		SMC_SET_MII_ACC( (lp), ((phy)&lt;&lt;11) | ((a)&lt;&lt;6) |	\</span>
<span class="cp">			MII_ACC_MII_BUSY_	 |		\</span>
<span class="cp">			MII_ACC_MII_WRITE_  );			\</span>
<span class="cp">		do {						\</span>
<span class="cp">			SMC_GET_MII_ACC((lp), __v);			\</span>
<span class="cp">		} while ( __v &amp; MII_ACC_MII_BUSY_ );		\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define SMC_GET_PHY_BMCR(lp,phy,x)		SMC_GET_MII( (lp), MII_BMCR, phy, x )</span>
<span class="cp">#define SMC_SET_PHY_BMCR(lp,phy,x)		SMC_SET_MII( (lp), MII_BMCR, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_BMSR(lp,phy,x)		SMC_GET_MII( (lp), MII_BMSR, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_ID1(lp,phy,x)		SMC_GET_MII( (lp), MII_PHYSID1, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_ID2(lp,phy,x)		SMC_GET_MII( (lp), MII_PHYSID2, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_MII_ADV(lp,phy,x)	SMC_GET_MII( (lp), MII_ADVERTISE, phy, x )</span>
<span class="cp">#define SMC_SET_PHY_MII_ADV(lp,phy,x)	SMC_SET_MII( (lp), MII_ADVERTISE, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_MII_LPA(lp,phy,x)	SMC_GET_MII( (lp), MII_LPA, phy, x )</span>
<span class="cp">#define SMC_SET_PHY_MII_LPA(lp,phy,x)	SMC_SET_MII( (lp), MII_LPA, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_CTRL_STS(lp,phy,x)	SMC_GET_MII( (lp), PHY_MODE_CTRL_STS, phy, x )</span>
<span class="cp">#define SMC_SET_PHY_CTRL_STS(lp,phy,x)	SMC_SET_MII( (lp), PHY_MODE_CTRL_STS, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_INT_SRC(lp,phy,x)	SMC_GET_MII( (lp), PHY_INT_SRC, phy, x )</span>
<span class="cp">#define SMC_SET_PHY_INT_SRC(lp,phy,x)	SMC_SET_MII( (lp), PHY_INT_SRC, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_INT_MASK(lp,phy,x)	SMC_GET_MII( (lp), PHY_INT_MASK, phy, x )</span>
<span class="cp">#define SMC_SET_PHY_INT_MASK(lp,phy,x)	SMC_SET_MII( (lp), PHY_INT_MASK, phy, x )</span>
<span class="cp">#define SMC_GET_PHY_SPECIAL(lp,phy,x)	SMC_GET_MII( (lp), PHY_SPECIAL, phy, x )</span>



<span class="cm">/* Misc read/write macros */</span>

<span class="cp">#ifndef SMC_GET_MAC_ADDR</span>
<span class="cp">#define SMC_GET_MAC_ADDR(lp, addr)				\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned int __v;				\</span>
<span class="cp">								\</span>
<span class="cp">		SMC_GET_MAC_CSR((lp), ADDRL, __v);			\</span>
<span class="cp">		addr[0] = __v; addr[1] = __v &gt;&gt; 8;		\</span>
<span class="cp">		addr[2] = __v &gt;&gt; 16; addr[3] = __v &gt;&gt; 24;	\</span>
<span class="cp">		SMC_GET_MAC_CSR((lp), ADDRH, __v);			\</span>
<span class="cp">		addr[4] = __v; addr[5] = __v &gt;&gt; 8;		\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#define SMC_SET_MAC_ADDR(lp, addr)				\</span>
<span class="cp">	do {							\</span>
<span class="cp">		 SMC_SET_MAC_CSR((lp), ADDRL,				\</span>
<span class="cp">				 addr[0] |			\</span>
<span class="cp">				(addr[1] &lt;&lt; 8) |		\</span>
<span class="cp">				(addr[2] &lt;&lt; 16) |		\</span>
<span class="cp">				(addr[3] &lt;&lt; 24));		\</span>
<span class="cp">		 SMC_SET_MAC_CSR((lp), ADDRH, addr[4]|(addr[5] &lt;&lt; 8));\</span>
<span class="cp">	} while (0)</span>


<span class="cp">#define SMC_WRITE_EEPROM_CMD(lp, cmd, addr)				\</span>
<span class="cp">	do {								\</span>
<span class="cp">		while (SMC_GET_E2P_CMD((lp)) &amp; MAC_CSR_CMD_CSR_BUSY_);	\</span>
<span class="cp">		SMC_SET_MAC_CMD((lp), MAC_CSR_CMD_R_NOT_W_ | a );		\</span>
<span class="cp">		while (SMC_GET_MAC_CMD((lp)) &amp; MAC_CSR_CMD_CSR_BUSY_);	\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#endif	 </span><span class="cm">/* _SMC911X_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
