
*** Running vivado
    with args -log tutorial.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tutorial.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source tutorial.tcl -notrace
Command: synth_design -top tutorial -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 277.133 ; gain = 67.441
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port x is neither a static name nor a globally static expression [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:116]
INFO: [Synth 8-638] synthesizing module 'tutorial' [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:34]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:49]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'num_AN_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "num_AN_reg" dissolved into registers
WARNING: [Synth 8-3848] Net LED16_R in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:18]
WARNING: [Synth 8-3848] Net LED16_G in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:19]
WARNING: [Synth 8-3848] Net LED16_B in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:20]
WARNING: [Synth 8-3848] Net LED17_R in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:21]
WARNING: [Synth 8-3848] Net LED17_G in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:22]
WARNING: [Synth 8-3848] Net LED17_B in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:23]
WARNING: [Synth 8-3848] Net DP in module/entity tutorial does not have driver. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'tutorial' (1#1) [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/sources_1/imports/Tutorial/tutorial.vhd:34]
WARNING: [Synth 8-3331] design tutorial has unconnected port LED16_R
WARNING: [Synth 8-3331] design tutorial has unconnected port LED16_G
WARNING: [Synth 8-3331] design tutorial has unconnected port LED16_B
WARNING: [Synth 8-3331] design tutorial has unconnected port LED17_R
WARNING: [Synth 8-3331] design tutorial has unconnected port LED17_G
WARNING: [Synth 8-3331] design tutorial has unconnected port LED17_B
WARNING: [Synth 8-3331] design tutorial has unconnected port DP
WARNING: [Synth 8-3331] design tutorial has unconnected port BTNC
WARNING: [Synth 8-3331] design tutorial has unconnected port BTNR
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[3]
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[2]
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[1]
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 314.305 ; gain = 104.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 314.305 ; gain = 104.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.srcs/constrs_1/imports/Tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tutorial_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tutorial_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 627.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_1_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	               4K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tutorial 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	               4K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_1_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O50" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design tutorial has unconnected port led[12]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[11]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[10]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[9]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[8]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[7]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[6]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[5]
WARNING: [Synth 8-3331] design tutorial has unconnected port led[4]
WARNING: [Synth 8-3331] design tutorial has unconnected port LED16_R
WARNING: [Synth 8-3331] design tutorial has unconnected port LED16_G
WARNING: [Synth 8-3331] design tutorial has unconnected port LED16_B
WARNING: [Synth 8-3331] design tutorial has unconnected port LED17_R
WARNING: [Synth 8-3331] design tutorial has unconnected port LED17_G
WARNING: [Synth 8-3331] design tutorial has unconnected port LED17_B
WARNING: [Synth 8-3331] design tutorial has unconnected port DP
WARNING: [Synth 8-3331] design tutorial has unconnected port BTNC
WARNING: [Synth 8-3331] design tutorial has unconnected port BTNR
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[3]
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[2]
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[1]
WARNING: [Synth 8-3331] design tutorial has unconnected port jb[0]
INFO: [Synth 8-3886] merging instance 'num_AN_reg[7][3]' (FDE) to 'num_AN_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[6][3]' (FDE) to 'num_AN_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[5][3]' (FDE) to 'num_AN_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[4][3]' (FDE) to 'num_AN_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[3][3]' (FDE) to 'num_AN_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[2][3]' (FDE) to 'num_AN_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[1][3]' (FDE) to 'num_AN_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'num_AN_reg[0][3]' (FDE) to 'num_AN_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[13] )
WARNING: [Synth 8-3332] Sequential element (led_reg[13]) is unused and will be removed from module tutorial.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+-----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------+-----------+----------------------+-----------------+
|tutorial    | addr_reg   | Implied   | 8 x 3                | RAM32M x 7      | 
|tutorial    | sram_reg   | Implied   | 64 x 64              | RAM64X1S x 64   | 
|tutorial    | cache_reg  | Implied   | 8 x 64               | RAM16X1S x 64   | 
+------------+------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    24|
|3     |LUT1     |    65|
|4     |LUT2     |    61|
|5     |LUT3     |     9|
|6     |LUT4     |     4|
|7     |LUT5     |    71|
|8     |LUT6     |    48|
|9     |MUXF7    |    11|
|10    |RAM16X1S |    64|
|11    |RAM32M   |     7|
|12    |RAM64X1S |    64|
|13    |FDRE     |   106|
|14    |FDSE     |     1|
|15    |IBUF     |    17|
|16    |OBUF     |    22|
|17    |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   591|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 627.746 ; gain = 104.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 627.746 ; gain = 418.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  RAM64X1S => RAM64X1S (RAMS64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 58 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 627.746 ; gain = 418.055
INFO: [Common 17-1381] The checkpoint 'C:/Users/DongSky/MyCode/vhdl/tutorial/tutorial.runs/synth_1/tutorial.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 627.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 05 18:47:17 2017...
