<h2 id="HW-SYMCTLReviewMeetingNotes-Date">Date</h2><p>3/22/2019</p><h2 id="HW-SYMCTLReviewMeetingNotes-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a></p></li></ul><h3 id="HW-SYMCTLReviewMeetingNotes-DiscussionPoints">Discussion Points</h3><ul><li>uArch Doc :Needs to separate Interface and Block parameter definitions. Interface definitions need to reference a central specification.</li><li>uArch Doc :Move Burst aligning function from Target Native to Target CTL </li><li>uArch Doc: Move exclusive monitor to inside CTL layer at target</li></ul><h3 id="HW-SYMCTLReviewMeetingNotes-Benoit&#39;sConcerns">Benoit's Concerns</h3><ul><li>Interleaving Capabilities: Have parameters enRespDummy (to come from interface) which allows the ATU to accept interleaved responses. Added parameter to indicate if master interface can support interleaving. </li><li>Burst and Narrow Conversions: Narrow bursts handled inside the native layer. Burst conversions will be supported inside the target CTL layer.</li><li>Byte Enables and Partial Accesses : The target CTL must return an error and know if it can support partial accesses.</li><li>Endieness Conversions: NDP is big endian and the datapath is little endian </li><li>Transaction Alignments : Will be handled by burst aligner in target CTL.</li><li>User Data: Carried through SMI</li><li>Resiliency ans Interface Protection: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167495/HW-SYM+Legato+Functional+Safety+Proposal" data-linked-resource-id="16167495" data-linked-resource-version="7" data-linked-resource-type="page">Legato Functional Safety Proposal</a></li><li>Early Write Responses and Posted Writes: Can be enabled through enBufWrite</li><li>R5/R7 : Will be checked at initiator. Then the ATU will be protected through duplication. ATP will be protected by eend2end. Target will be protected by duplication. Protection will be recalculated and given on AXI.</li></ul><h2 id="HW-SYMCTLReviewMeetingNotes-/==================================">/==================================</h2><h2 id="HW-SYMCTLReviewMeetingNotes-Date.1">Date</h2><p>3/25/2019</p><h2 id="HW-SYMCTLReviewMeetingNotes-Attendees.1">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a></li></ul><h2 id="HW-SYMCTLReviewMeetingNotes-DiscussionPoints.1">Discussion Points</h2><ul><li>uArch Doc : Separation of Native Layer and the Common/Transport Layers in terms of concepts. Have a strongly defined CTL Layer that is not dependant on AXI or APB (any Native) assumptions. </li><li>uArch Doc : Dont need figure 2/3 (Figures of different configurations that only software would configure) (Out of uArch Scope)</li><li>uArch Doc : Need parameter to specify if Fixed/Incr/Wrap are supported on the initiator.</li><li>AXI ID can come in as {AXI ID, VN, RW}, (or some arbitrary mapping) the native layer will take this and map it to the CTL interface.</li><li>Remove enIDInterlock. Will always be enabled.</li><li>ID compression should be defined through the widths of the AXI ID and the ATP ID.</li></ul><h2 id="HW-SYMCTLReviewMeetingNotes-/==================================.1">/==================================</h2><h2 id="HW-SYMCTLReviewMeetingNotes-Date.2">Date</h2><p>3/26/2019</p><h2 id="HW-SYMCTLReviewMeetingNotes-Attendees.2">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b374a258562006fa6926d" href="https://arterisip.atlassian.net/wiki/people/624b374a258562006fa6926d?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chandra Veedhi (Deactivated)</a></li></ul><h2 id="HW-SYMCTLReviewMeetingNotes-NVidiaReview(CTLRelatedItems)">NVidia Review (CTL Related Items)</h2><ul><li>CTL Layer needs to handle context very well. Small and efficient / Large and pipelined. Able to have 512 outstanding transactions at 2GHz</li><li>DDR Efficient requires burst and address alignments.  ATU enforces specific address alignments. (maxBurstSize of targets) - We support now. </li><li>Need to classify credits based on individual buffers</li><li>Stripe based on a hash of all address bits. (Additional striping function.) Need non power of 2 interleaving.</li><li>Hierarchy of address decode.</li><li>QoS at runtime.-&gt; Rate Controller</li><li>Latency of measurements from input to output of context table. PMON -&gt; key off IDs</li></ul><h2 id="HW-SYMCTLReviewMeetingNotes-ATUIReviewContinuation">ATUI Review Continuation</h2><ul><li>uArch Doc: Combine Imitator and Target CTL into a common document.</li><li>Placement of burst modification will depend on # Masters vs # of Targets. Numbers to back up decision to put this logic in target.</li><li>Portability of this transformation logic.</li><li>PipeLevel should be tied to functions implemented inside the block.</li><li>ATU (Possibly Native Layer) : Generic way of defining user bits that are defined along with the request.  <ul><li>Request User bits map to Message bits. ATU need mapping function. </li><li>Mapping vector with bit for each pkt position. Select USER, Inverse USER, Fixed 0, Fixed 1 -&gt; Could use pkt definition. </li></ul></li><li>AXI5 - uArch prepare for it. Lower priority, possibly make unverified hardware. Specific Atomic Behaviors.(Read response to write, etc)</li><li>CTL Interface: Make VC visable at the top of CTL. Vector ready and valid for each VC. Ready/Valid &lt;-&gt; Credit Block.</li><li>Native Layer - Ready/Valid block is just a pipe adapter.  Update figures.</li><li>Native Layer - Muxed Read Write - Cannot always select read over write requests. Need an arbiter. -&gt; May already be implemented. </li><li>General - Update naming conventions of figures. </li><li>General - Describe pictures better of why optional things are in/out of the diagram</li><li>Native Layer - Narrow Bursts : If modifiable pack, if not keep narrow. Parameter to enable disable this feature.</li><li>Native Layer - Fixed Narrow?</li><li>Native Layer - Formally define narrow function.</li><li>Native Layer - Write User bits need to be transported across in narrow case.</li><li>Control Layer Addition : Echo Bit - CTL Field - Store in context, put in response. </li><li>Native Layer - Handshake module is just a pipe adapter.</li><li>Multiple modes -&gt; PAM Entries will be associated with Mode - Not PAM per mode</li><li>Hashed Striping -&gt; In R1</li><li>Boundary Based -&gt; R1 -&gt; Through PAM Table max Burst</li><li>Add entry to PAM indicating interleaved target. Interlock if initiator doesnt support but target does,</li><li>Need to support WRAP transaction to Stripe Table</li><li>Map to Queue based on ID Bits, VCs, Non overlapping IDs to a Queue</li><li>Move Write Buffer functionality to the network and out of ATUI. </li><li>Spell out the Timeout errors more. Error out if request is not complete. Complete what you can complete. Dummy beat. <ul><li>Never get response</li><li>Get partial response</li><li>Got response for request I never made </li></ul></li><li>Dont Need PPA Section </li></ul><p><br/></p>