{
    "id": "1554303980",
    "title": "Translating AADL into BIP - Application to the Verification of Real-Time Systems",
    "venue": "model driven engineering languages and systems",
    "year": 2009,
    "authors": [
        {
            "name": "M. Yassin Chkouri",
            "id": "2417397907",
            "org": "Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,#TAB#"
        },
        {
            "name": "Anne Robert",
            "id": "2682659443",
            "org": "Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,#TAB#"
        },
        {
            "name": "Marius Bozga",
            "id": "2051691203",
            "org": "Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,#TAB#"
        },
        {
            "name": "Joseph Sifakis",
            "id": "2105927184",
            "org": "Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,#TAB#"
        }
    ],
    "fields_of_study": [
        "Formal verification",
        "Theoretical computer science",
        "Computer science",
        "Flight computer",
        "Architecture Analysis & Design Language",
        "Deadlock prevention algorithms",
        "Real-time computing"
    ],
    "references": [
        "147360518",
        "1521216227",
        "1582964729",
        "1862891892",
        "2013380671",
        "2103672915",
        "2107558091",
        "2133038101",
        "2159773709"
    ]
}