<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/oscTopTest_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="osctoptest" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/osctoptest/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/osctoptest/uut/fpga_sampler/currentstate" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">currentstate</obj_property>
      <obj_property name="ObjectShortName">currentstate</obj_property>
   </wvobject>
   <wvobject fp_name="/osctoptest/uut/fpga_sampler/sample" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sample[7:0]</obj_property>
      <obj_property name="ObjectShortName">sample[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/osctoptest/uut/fpga_sampler/reqsample" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reqsample</obj_property>
      <obj_property name="ObjectShortName">reqsample</obj_property>
   </wvobject>
   <wvobject fp_name="/osctoptest/uut/fpga_sampler/samplevalid" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samplevalid</obj_property>
      <obj_property name="ObjectShortName">samplevalid</obj_property>
   </wvobject>
</wave_config>
