Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul 14 13:27:25 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpx -warn_on_violation
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.416        0.000                      0                 6542        0.072        0.000                      0                 6526        1.646        0.000                       0                  3152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                        ------------         ----------      --------------
USER_CLK_P                                                                                                   {0.000 3.200}        6.400           156.250         
  clk_125_clk_wiz_0                                                                                          {0.000 4.000}        8.000           125.000         
  clk_200_clk_wiz_0                                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                         {0.000 3.200}        6.400           156.250         
gtrefclk_p                                                                                                   {0.000 4.000}        8.000           125.000         
pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                   {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                    {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                    {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLK_P                                                                                                                                                                                                                                                     1.700        0.000                       0                     1  
  clk_125_clk_wiz_0                                                                                                                                                                                                                                            6.408        0.000                       0                     2  
  clk_200_clk_wiz_0                                                                                                1.416        0.000                      0                 1138        0.116        0.000                      0                 1138        1.646        0.000                       0                   579  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                           4.808        0.000                       0                     3  
gtrefclk_p                                                                                                         4.632        0.000                      0                  107        0.163        0.000                      0                  107        2.286        0.000                       0                    79  
pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK       12.302        0.000                      0                  607        0.072        0.000                      0                  607        6.870        0.000                       0                   220  
pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                    14.751        0.000                       0                     2  
  clkout0                                                                                                          3.113        0.000                      0                 4503        0.077        0.000                      0                 4503        2.870        0.000                       0                  2198  
  clkout1                                                                                                         13.057        0.000                      0                   82        0.125        0.000                      0                   82        7.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                   To Clock                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                   --------                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0                                                                                                      clk_200_clk_wiz_0                                                                                                  5.276        0.000                      0                    1                                                                        
clkout0                                                                                                      pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK        6.489        0.000                      0                    6                                                                        
clk_200_clk_wiz_0                                                                                            clkout0                                                                                                            4.917        0.000                      0                    3                                                                        
pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  clkout0                                                                                                           14.992        0.000                      0                    6                                                                        
clkout1                                                                                                      clkout0                                                                                                            5.703        0.000                      0                    1        0.252        0.000                      0                    1  
clkout0                                                                                                      clkout1                                                                                                            5.519        0.000                      0                   22        0.155        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_200_clk_wiz_0  clk_200_clk_wiz_0        2.960        0.000                      0                   18        0.653        0.000                      0                   18  
**async_default**  clkout0            clkout0                  4.129        0.000                      0                   17        0.713        0.000                      0                   17  
**async_default**  gtrefclk_p         gtrefclk_p               6.150        0.000                      0                   31        0.474        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLK_P
  To Clock:  USER_CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLK_P
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { USER_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_clk_wiz_0
  To Clock:  clk_125_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y3    clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.812%)  route 2.194ns (70.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.119     0.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3/O
                         net (fo=4, routed)           0.498     0.911    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.275     1.186 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.575     1.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.105     1.867 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.290     2.157    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg_0
    SLICE_X41Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.646     3.600    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X41Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/C
                         clock pessimism              0.383     3.983    
                         clock uncertainty           -0.059     3.924    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.352     3.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                          3.572    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.812%)  route 2.194ns (70.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.119     0.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3/O
                         net (fo=4, routed)           0.498     0.911    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.275     1.186 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.575     1.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.105     1.867 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.290     2.157    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg_0
    SLICE_X41Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.646     3.600    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X41Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/C
                         clock pessimism              0.383     3.983    
                         clock uncertainty           -0.059     3.924    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.352     3.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                          3.572    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.812%)  route 2.194ns (70.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.119     0.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3/O
                         net (fo=4, routed)           0.498     0.911    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[1]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.275     1.186 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.575     1.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.105     1.867 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.290     2.157    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg_0
    SLICE_X41Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.646     3.600    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X41Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/C
                         clock pessimism              0.383     3.983    
                         clock uncertainty           -0.059     3.924    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.352     3.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                          3.572    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.919ns (29.420%)  route 2.205ns (70.580%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.697     2.154    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.650     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg/C
                         clock pessimism              0.383     3.987    
                         clock uncertainty           -0.059     3.928    
    SLICE_X33Y25         FDSE (Setup_fdse_C_CE)      -0.338     3.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.919ns (29.420%)  route 2.205ns (70.580%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.697     2.154    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.650     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]/C
                         clock pessimism              0.383     3.987    
                         clock uncertainty           -0.059     3.928    
    SLICE_X33Y25         FDSE (Setup_fdse_C_CE)      -0.338     3.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.919ns (29.420%)  route 2.205ns (70.580%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.697     2.154    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.650     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]/C
                         clock pessimism              0.383     3.987    
                         clock uncertainty           -0.059     3.928    
    SLICE_X33Y25         FDSE (Setup_fdse_C_CE)      -0.338     3.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[44]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.919ns (29.420%)  route 2.205ns (70.580%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.697     2.154    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.650     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[44]/C
                         clock pessimism              0.383     3.987    
                         clock uncertainty           -0.059     3.928    
    SLICE_X33Y25         FDSE (Setup_fdse_C_CE)      -0.338     3.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[44]
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.919ns (29.420%)  route 2.205ns (70.580%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.697     2.154    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.650     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]/C
                         clock pessimism              0.383     3.987    
                         clock uncertainty           -0.059     3.928    
    SLICE_X33Y25         FDSE (Setup_fdse_C_CE)      -0.338     3.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.919ns (29.420%)  route 2.205ns (70.580%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.697     2.154    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.650     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X33Y25         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[46]/C
                         clock pessimism              0.383     3.987    
                         clock uncertainty           -0.059     3.928    
    SLICE_X33Y25         FDSE (Setup_fdse_C_CE)      -0.338     3.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[46]
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.919ns (29.642%)  route 2.181ns (70.358%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 3.611 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.773    -0.970    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X40Y31         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.537 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg/Q
                         net (fo=10, routed)          0.831     0.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_wrce_int
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.105     0.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4/O
                         net (fo=2, routed)           0.468     0.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_4_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.110     0.977 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=2, routed)           0.208     1.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.271     1.457 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=22, routed)          0.674     2.131    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0
    SLICE_X30Y27         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.657     3.611    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X30Y27         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/C
                         clock pessimism              0.383     3.994    
                         clock uncertainty           -0.059     3.935    
    SLICE_X30Y27         FDRE (Setup_fdre_C_CE)      -0.338     3.597    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.720    -0.457    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y33         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/Q
                         net (fo=3, routed)           0.064    -0.252    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.207 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/plusOp[6]
    SLICE_X42Y33         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.996    -0.848    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y33         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                         clock pessimism              0.404    -0.444    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121    -0.323    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 example_resets/axi_lite_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_resets/axi_lite_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.751    -0.426    example_resets/axi_lite_reset_gen/clk
    SLICE_X32Y31         FDPE                                         r  example_resets/axi_lite_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDPE (Prop_fdpe_C_Q)         0.141    -0.285 r  example_resets/axi_lite_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.064    -0.221    example_resets/axi_lite_reset_gen/reset_sync_reg0
    SLICE_X32Y31         FDPE                                         r  example_resets/axi_lite_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.027    -0.817    example_resets/axi_lite_reset_gen/clk
    SLICE_X32Y31         FDPE                                         r  example_resets/axi_lite_reset_gen/reset_sync1/C
                         clock pessimism              0.391    -0.426    
    SLICE_X32Y31         FDPE (Hold_fdpe_C_D)         0.075    -0.351    example_resets/axi_lite_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.217    pcs_pma/inst/core_resets_i/pma_reset_pipe[0]
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.032    -0.812    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.390    -0.422    
    SLICE_X32Y12         FDPE (Hold_fdpe_C_D)         0.075    -0.347    pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.717    -0.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X45Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/Q
                         net (fo=2, routed)           0.086    -0.232    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg__0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.048    -0.184 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_i_1__2/O
                         net (fo=1, routed)           0.000    -0.184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack0
    SLICE_X44Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.993    -0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X44Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/C
                         clock pessimism              0.404    -0.447    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.131    -0.316    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.717    -0.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X45Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/Q
                         net (fo=2, routed)           0.086    -0.232    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg__0
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.187 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_rdack_i_1__2/O
                         net (fo=1, routed)           0.000    -0.187    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_rdack0
    SLICE_X44Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.993    -0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X44Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_rdack_reg/C
                         clock pessimism              0.404    -0.447    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.120    -0.327    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.240%)  route 0.128ns (40.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.717    -0.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X45Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg/Q
                         net (fo=2, routed)           0.128    -0.191    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_stats_int
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_i_1__1/O
                         net (fo=1, routed)           0.000    -0.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack0
    SLICE_X42Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.993    -0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X42Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_reg/C
                         clock pessimism              0.426    -0.425    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120    -0.305    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 axi_lite_controller/update_speed_sync_inst/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_lite_controller/update_speed_sync_inst/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.750    -0.427    axi_lite_controller/update_speed_sync_inst/clk
    SLICE_X36Y32         FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.208    axi_lite_controller/update_speed_sync_inst/data_sync0
    SLICE_X36Y32         FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.027    -0.817    axi_lite_controller/update_speed_sync_inst/clk
    SLICE_X36Y32         FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg1/C
                         clock pessimism              0.390    -0.427    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.060    -0.367    axi_lite_controller/update_speed_sync_inst/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.719    -0.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/bus2ip_clk
    SLICE_X44Y32         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.294 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.239    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync0
    SLICE_X44Y32         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.995    -0.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/bus2ip_clk
    SLICE_X44Y32         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/C
                         clock pessimism              0.391    -0.458    
    SLICE_X44Y32         FDRE (Hold_fdre_C_D)         0.060    -0.398    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.755%)  route 0.137ns (49.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.744    -0.433    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X38Y27         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[1]/Q
                         net (fo=4, routed)           0.137    -0.155    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[31]_0[1]
    SLICE_X36Y26         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.020    -0.824    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X36Y26         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[1]/C
                         clock pessimism              0.426    -0.398    
    SLICE_X36Y26         FDSE (Hold_fdse_C_D)         0.076    -0.322    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.592%)  route 0.123ns (39.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.764    -0.413    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X23Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/Q
                         net (fo=6, routed)           0.123    -0.149    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
    SLICE_X22Y0          LUT5 (Prop_lut5_I1_O)        0.048    -0.101 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.101    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/p_0_in__2[4]
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.044    -0.800    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.400    -0.400    
    SLICE_X22Y0          FDCE (Hold_fdce_C_D)         0.131    -0.269    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5      clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         5.000       3.462      GTPE2_COMMON_X0Y0  pcs_pma/inst/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT0           n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2    clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X37Y31       axi_lite_controller/addr_reg[10]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X37Y31       axi_lite_controller/addr_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X37Y31       axi_lite_controller/addr_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2    clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK                  n/a            0.854         2.500       1.646      SLICE_X36Y31       axi_lite_controller/count_shift_reg[19]_srl20/CLK
Low Pulse Width   Fast    SRLC32E/CLK                  n/a            0.854         2.500       1.646      SLICE_X36Y31       axi_lite_controller/count_shift_reg[19]_srl20/CLK
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X35Y31       axi_lite_controller/FSM_sequential_axi_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X37Y31       axi_lite_controller/addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X37Y31       axi_lite_controller/addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X37Y31       axi_lite_controller/addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X37Y31       axi_lite_controller/addr_reg[4]/C
High Pulse Width  Fast    SRLC32E/CLK                  n/a            0.854         2.500       1.646      SLICE_X36Y31       axi_lite_controller/count_shift_reg[19]_srl20/CLK
High Pulse Width  Slow    SRLC32E/CLK                  n/a            0.854         2.500       1.646      SLICE_X36Y31       axi_lite_controller/count_shift_reg[19]_srl20/CLK
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y1        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y3        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y3        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y1        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y1        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y1        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y2        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X24Y2        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.400       4.808      BUFGCTRL_X0Y6    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk_p
  To Clock:  gtrefclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.927ns (33.752%)  route 1.820ns (66.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.881     8.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.584    12.555    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              1.108    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X50Y10         FDRE (Setup_fdre_C_CE)      -0.337    13.291    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.927ns (33.752%)  route 1.820ns (66.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.881     8.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.584    12.555    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              1.108    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X50Y10         FDRE (Setup_fdre_C_CE)      -0.337    13.291    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.927ns (33.752%)  route 1.820ns (66.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.881     8.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.584    12.555    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                         clock pessimism              1.108    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X50Y10         FDRE (Setup_fdre_C_CE)      -0.337    13.291    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.927ns (33.752%)  route 1.820ns (66.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.881     8.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.584    12.555    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              1.108    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X50Y10         FDRE (Setup_fdre_C_CE)      -0.337    13.291    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.927ns (37.124%)  route 1.570ns (62.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.631     8.409    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.584    12.555    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                         clock pessimism              1.108    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X51Y10         FDRE (Setup_fdre_C_CE)      -0.337    13.291    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.927ns (37.124%)  route 1.570ns (62.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.631     8.409    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.584    12.555    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                         clock pessimism              1.108    13.663    
                         clock uncertainty           -0.035    13.628    
    SLICE_X51Y10         FDRE (Setup_fdre_C_CE)      -0.337    13.291    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.913ns (34.428%)  route 1.739ns (65.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT2 (Prop_lut2_I1_O)        0.105     7.764 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.800     8.564    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data
    SLICE_X51Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.108    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.168    13.461    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.461    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.913ns (34.428%)  route 1.739ns (65.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT2 (Prop_lut2_I1_O)        0.105     7.764 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.800     8.564    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data
    SLICE_X51Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              1.108    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.168    13.461    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.461    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.927ns (37.383%)  route 1.553ns (62.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.614     8.392    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                         clock pessimism              1.108    13.665    
                         clock uncertainty           -0.035    13.630    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.337    13.293    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.927ns (37.383%)  route 1.553ns (62.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg6
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.720 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.939     7.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.119     7.778 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.614     8.392    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                         clock pessimism              1.108    13.665    
                         clock uncertainty           -0.035    13.630    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.337    13.293    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  4.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.431%)  route 0.082ns (30.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/Q
                         net (fo=20, routed)          0.082     2.045    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X50Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.090 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_i_1/O
                         net (fo=1, routed)           0.000     2.090    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_i_1_n_0
    SLICE_X50Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/C
                         clock pessimism             -0.602     1.835    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.092     1.927    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.556%)  route 0.145ns (43.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/Q
                         net (fo=1, routed)           0.145     2.107    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[1]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.048     2.155 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.155    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X49Y7          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y7          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y7          FDCE (Hold_fdce_C_D)         0.107     1.965    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.419%)  route 0.159ns (45.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.159     2.122    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.049     2.171 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.171    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Hold_fdce_C_D)         0.107     1.966    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.144 r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.929    pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.156 r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.156    pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.004     2.439    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.615     1.824    
    SLICE_X44Y1          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.941    pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     2.143 r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.143    pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.927    pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     2.155 r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.155    pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.004     2.439    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.615     1.824    
    SLICE_X44Y1          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.939    pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.052%)  route 0.137ns (41.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/Q
                         net (fo=2, routed)           0.137     2.099    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.048     2.147 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.147    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.615     1.822    
    SLICE_X49Y5          FDCE (Hold_fdce_C_D)         0.107     1.929    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDCE (Prop_fdce_C_Q)         0.128     1.950 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/Q
                         net (fo=1, routed)           0.116     2.066    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.615     1.822    
    SLICE_X49Y5          FDCE (Hold_fdce_C_D)         0.023     1.845    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.156 r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.156    pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.004     2.439    pcs_pma/inst/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y1          SRLC32E                                      r  pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.615     1.824    
    SLICE_X44Y1          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.933    pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtrefclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1       pcs_pma/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0   pcs_pma/inst/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y0    pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X51Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.000       7.000      SLICE_X49Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X49Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22        pcs_pma/inst/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X44Y1         pcs_pma/inst/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  To Clock:  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.694ns (20.006%)  route 2.775ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 19.223 - 16.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.791     3.419    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.798 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.973     4.771    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.105     4.876 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.651     5.526    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X25Y7          LUT5 (Prop_lut5_I4_O)        0.105     5.631 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.343     5.974    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     6.079 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.809     6.888    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.670    19.223    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.170    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X24Y7          FDRE (Setup_fdre_C_CE)      -0.168    19.190    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.694ns (20.006%)  route 2.775ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 19.223 - 16.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.791     3.419    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.798 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.973     4.771    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.105     4.876 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.651     5.526    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X25Y7          LUT5 (Prop_lut5_I4_O)        0.105     5.631 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.343     5.974    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     6.079 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.809     6.888    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.670    19.223    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.170    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X24Y7          FDRE (Setup_fdre_C_CE)      -0.168    19.190    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.694ns (20.006%)  route 2.775ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 19.223 - 16.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.791     3.419    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.798 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.973     4.771    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.105     4.876 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.651     5.526    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X25Y7          LUT5 (Prop_lut5_I4_O)        0.105     5.631 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.343     5.974    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     6.079 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.809     6.888    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.670    19.223    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.170    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X24Y7          FDRE (Setup_fdre_C_CE)      -0.168    19.190    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.694ns (20.006%)  route 2.775ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 19.223 - 16.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.791     3.419    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.798 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.973     4.771    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.105     4.876 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.651     5.526    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X25Y7          LUT5 (Prop_lut5_I4_O)        0.105     5.631 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.343     5.974    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X24Y6          LUT2 (Prop_lut2_I0_O)        0.105     6.079 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.809     6.888    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.670    19.223    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rxuserclk2
    SLICE_X24Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.170    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X24Y7          FDRE (Setup_fdre_C_CE)      -0.168    19.190    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.644ns (22.461%)  route 2.223ns (77.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.139 - 16.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.782     3.410    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X40Y8          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.398     3.808 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.305     5.113    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.246     5.359 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.919     6.277    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.586    19.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[12]/C
                         clock pessimism              0.155    19.294    
                         clock uncertainty           -0.035    19.259    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.585    18.674    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.644ns (22.461%)  route 2.223ns (77.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.139 - 16.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.782     3.410    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X40Y8          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.398     3.808 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.305     5.113    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.246     5.359 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.919     6.277    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.586    19.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[4]/C
                         clock pessimism              0.155    19.294    
                         clock uncertainty           -0.035    19.259    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.585    18.674    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.644ns (22.461%)  route 2.223ns (77.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.139 - 16.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.782     3.410    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X40Y8          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.398     3.808 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.305     5.113    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.246     5.359 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.919     6.277    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.586    19.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[5]/C
                         clock pessimism              0.155    19.294    
                         clock uncertainty           -0.035    19.259    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.585    18.674    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.644ns (22.461%)  route 2.223ns (77.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.139 - 16.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.782     3.410    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X40Y8          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.398     3.808 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.305     5.113    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.246     5.359 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.919     6.277    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.586    19.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]/C
                         clock pessimism              0.155    19.294    
                         clock uncertainty           -0.035    19.259    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.585    18.674    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.644ns (22.461%)  route 2.223ns (77.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.139 - 16.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.782     3.410    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X40Y8          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.398     3.808 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.305     5.113    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.246     5.359 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.919     6.277    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.586    19.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]/C
                         clock pessimism              0.155    19.294    
                         clock uncertainty           -0.035    19.259    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.585    18.674    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 12.396    

Slack (MET) :             12.396ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.644ns (22.461%)  route 2.223ns (77.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.139 - 16.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.782     3.410    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X40Y8          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.398     3.808 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.305     5.113    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.246     5.359 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.919     6.277    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.586    19.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X48Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[9]/C
                         clock pessimism              0.155    19.294    
                         clock uncertainty           -0.035    19.259    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.585    18.674    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[9]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 12.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.448%)  route 0.144ns (50.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.723     1.380    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X45Y11         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/Q
                         net (fo=52, routed)          0.144     1.665    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/ADDRD4
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.001     1.704    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.311     1.393    
    SLICE_X44Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.593    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.448%)  route 0.144ns (50.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.723     1.380    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X45Y11         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/Q
                         net (fo=52, routed)          0.144     1.665    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/ADDRD4
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.001     1.704    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
                         clock pessimism             -0.311     1.393    
    SLICE_X44Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.593    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.448%)  route 0.144ns (50.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.723     1.380    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X45Y11         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/Q
                         net (fo=52, routed)          0.144     1.665    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/ADDRD4
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.001     1.704    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMC/CLK
                         clock pessimism             -0.311     1.393    
    SLICE_X44Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.593    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.448%)  route 0.144ns (50.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.723     1.380    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X45Y11         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/Q
                         net (fo=52, routed)          0.144     1.665    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/ADDRD4
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.001     1.704    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMD/CLK
                         clock pessimism             -0.311     1.393    
    SLICE_X44Y11         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.593    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.723     1.380    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X45Y10         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[16]/Q
                         net (fo=1, routed)           0.142     1.662    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/DIB
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.001     1.704    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X44Y11         RAMD64E                                      r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
                         clock pessimism             -0.308     1.396    
    SLICE_X44Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.542    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.725     1.382    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/rxuserclk2
    SLICE_X45Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.523 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.578    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync1
    SLICE_X45Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.003     1.706    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/rxuserclk2
    SLICE_X45Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg2/C
                         clock pessimism             -0.324     1.382    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.075     1.457    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.725     1.382    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/rxuserclk2
    SLICE_X45Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     1.523 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.578    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync1
    SLICE_X45Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.003     1.706    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/rxuserclk2
    SLICE_X45Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg2/C
                         clock pessimism             -0.324     1.382    
    SLICE_X45Y6          FDRE (Hold_fdre_C_D)         0.075     1.457    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.723     1.380    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X47Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     1.521 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/Q
                         net (fo=1, routed)           0.055     1.576    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_n_0_[10]
    SLICE_X47Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.001     1.704    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X47Y9          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[10]/C
                         clock pessimism             -0.324     1.380    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.075     1.455    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.724     1.381    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/rxuserclk2
    SLICE_X47Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.577    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync1
    SLICE_X47Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.002     1.705    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/rxuserclk2
    SLICE_X47Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2/C
                         clock pessimism             -0.324     1.381    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.075     1.456    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.724     1.381    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/rxuserclk2
    SLICE_X47Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.577    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync1
    SLICE_X47Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.002     1.705    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/rxuserclk2
    SLICE_X47Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg2/C
                         clock pessimism             -0.324     1.381    
    SLICE_X47Y4          FDRE (Hold_fdre_C_D)         0.075     1.456    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0       pcs_pma/inst/core_clocking_i/rxrecclkbufg/I
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X47Y4         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X47Y4         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X47Y4         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X47Y4         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg4/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X47Y4         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X47Y4         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg6/C
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y6         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y6         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y6         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y6         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y11        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y11        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X42Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y11        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y11        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y11        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y11        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y10        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X44Y10        pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7       pcs_pma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.498ns (12.139%)  route 3.604ns (87.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.130 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.160    10.692    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.577    14.130    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][12]/C
                         clock pessimism              0.336    14.466    
                         clock uncertainty           -0.077    14.390    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.585    13.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][12]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.498ns (12.139%)  route 3.604ns (87.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.130 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.160    10.692    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.577    14.130    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]/C
                         clock pessimism              0.336    14.466    
                         clock uncertainty           -0.077    14.390    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.585    13.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.498ns (12.139%)  route 3.604ns (87.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.130 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.160    10.692    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.577    14.130    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][2]/C
                         clock pessimism              0.336    14.466    
                         clock uncertainty           -0.077    14.390    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.585    13.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][2]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.498ns (12.139%)  route 3.604ns (87.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.130ns = ( 14.130 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.160    10.692    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.577    14.130    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y30         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][9]/C
                         clock pessimism              0.336    14.466    
                         clock uncertainty           -0.077    14.390    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.585    13.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.498ns (12.302%)  route 3.550ns (87.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 14.127 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.105    10.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X46Y28         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.574    14.127    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X46Y28         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][10]/C
                         clock pessimism              0.336    14.463    
                         clock uncertainty           -0.077    14.387    
    SLICE_X46Y28         FDRE (Setup_fdre_C_R)       -0.585    13.802    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.498ns (12.302%)  route 3.550ns (87.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 14.127 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.105    10.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X46Y28         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.574    14.127    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X46Y28         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][14]/C
                         clock pessimism              0.336    14.463    
                         clock uncertainty           -0.077    14.387    
    SLICE_X46Y28         FDRE (Setup_fdre_C_R)       -0.585    13.802    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][14]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.498ns (12.469%)  route 3.496ns (87.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.051    10.583    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.576    14.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][11]/C
                         clock pessimism              0.336    14.465    
                         clock uncertainty           -0.077    14.389    
    SLICE_X48Y29         FDRE (Setup_fdre_C_R)       -0.585    13.804    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.498ns (12.469%)  route 3.496ns (87.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.051    10.583    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.576    14.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][4]/C
                         clock pessimism              0.336    14.465    
                         clock uncertainty           -0.077    14.389    
    SLICE_X48Y29         FDRE (Setup_fdre_C_R)       -0.585    13.804    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][4]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.498ns (12.469%)  route 3.496ns (87.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.051    10.583    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.576    14.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][5]/C
                         clock pessimism              0.336    14.465    
                         clock uncertainty           -0.077    14.389    
    SLICE_X48Y29         FDRE (Setup_fdre_C_R)       -0.585    13.804    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][5]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.498ns (12.469%)  route 3.496ns (87.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.445     9.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.119     9.532 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/STATUS_VALID_i_1/O
                         net (fo=112, routed)         1.051    10.583    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.576    14.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/rx_axi_clk
    SLICE_X48Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][6]/C
                         clock pessimism              0.336    14.465    
                         clock uncertainty           -0.077    14.389    
    SLICE_X48Y29         FDRE (Setup_fdre_C_R)       -0.585    13.804    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][6]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.763     2.629    trimac_fifo_block/user_side_FIFO/rx_fifo_i/userclk2_out
    SLICE_X23Y6          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     2.770 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[5]/Q
                         net (fo=4, routed)           0.174     2.944    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/b_addr[5]
    RAMB36_X1Y1          RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.081     3.316    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/userclk2_out
    RAMB36_X1Y1          RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.633     2.684    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.867    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.600%)  route 0.175ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.762     2.628    trimac_fifo_block/user_side_FIFO/rx_fifo_i/userclk2_out
    SLICE_X23Y7          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     2.769 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.175     2.944    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/b_addr[11]
    RAMB36_X1Y1          RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.081     3.316    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/userclk2_out
    RAMB36_X1Y1          RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.633     2.684    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.867    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.532%)  route 0.176ns (55.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.762     2.628    trimac_fifo_block/user_side_FIFO/rx_fifo_i/userclk2_out
    SLICE_X23Y7          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     2.769 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.176     2.945    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/b_addr[8]
    RAMB36_X1Y1          RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.081     3.316    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/userclk2_out
    RAMB36_X1Y1          RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.633     2.684    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.867    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.744     2.610    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y26         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     2.751 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.108     2.859    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X36Y25         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.019     3.254    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X36Y25         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.632     2.622    
    SLICE_X36Y25         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.766    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.743     2.609    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y24         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     2.750 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.114     2.864    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X36Y22         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.022     3.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X36Y22         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.632     2.625    
    SLICE_X36Y22         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.769    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.760     2.626    basic_pat_gen_inst/axi_pipe_inst/CLK
    SLICE_X21Y12         FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     2.767 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/Q
                         net (fo=33, routed)          0.278     3.045    basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/A1
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.039     3.274    basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/WCLK
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.635     2.639    
    SLICE_X20Y12         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.948    basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.760     2.626    basic_pat_gen_inst/axi_pipe_inst/CLK
    SLICE_X21Y12         FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     2.767 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/Q
                         net (fo=33, routed)          0.278     3.045    basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/A1
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.039     3.274    basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/WCLK
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.635     2.639    
    SLICE_X20Y12         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.948    basic_pat_gen_inst/axi_pipe_inst/ram_loop[3].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.760     2.626    basic_pat_gen_inst/axi_pipe_inst/CLK
    SLICE_X21Y12         FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     2.767 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/Q
                         net (fo=33, routed)          0.278     3.045    basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/A1
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.039     3.274    basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/WCLK
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.635     2.639    
    SLICE_X20Y12         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.948    basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.760     2.626    basic_pat_gen_inst/axi_pipe_inst/CLK
    SLICE_X21Y12         FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     2.767 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[1]/Q
                         net (fo=33, routed)          0.278     3.045    basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/A1
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.039     3.274    basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/WCLK
    SLICE_X20Y12         RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.635     2.639    
    SLICE_X20Y12         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.948    basic_pat_gen_inst/axi_pipe_inst/ram_loop[4].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.756     2.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X23Y18         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.128     2.750 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.116     2.866    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X22Y17         SRL16E                                       r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.035     3.270    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X22Y17         SRL16E                                       r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.633     2.637    
    SLICE_X22Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     2.767    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y1      trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y1      trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y2      trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y2      trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y4    pcs_pma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y12     basic_pat_gen_inst/axi_pat_gen_inst/pkt_size_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y13     basic_pat_gen_inst/axi_pat_gen_inst/pkt_size_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y13     basic_pat_gen_inst/axi_pat_gen_inst/pkt_size_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X28Y12     basic_pat_gen_inst/axi_pat_gen_inst/pkt_size_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y13     basic_pat_gen_inst/axi_pipe_inst/RAM64X1D_inst_last/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y13     basic_pat_gen_inst/axi_pipe_inst/RAM64X1D_inst_last/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y13     basic_pat_gen_inst/axi_pipe_inst/ram_loop[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y13     basic_pat_gen_inst/axi_pipe_inst/ram_loop[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y12     basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y12     basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y12     basic_pat_gen_inst/axi_pipe_inst/ram_loop[6].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y12     basic_pat_gen_inst/axi_pipe_inst/ram_loop[6].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y23     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y23     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y25     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y25     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y23     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y23     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y23     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y23     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y22     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y22     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y22     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y22     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.057ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.694ns (26.071%)  route 1.968ns (73.929%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.415     9.260    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y6          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 13.057    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.694ns (27.050%)  route 1.872ns (72.950%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.164    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.694ns (27.050%)  route 1.872ns (72.950%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.164    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.694ns (27.050%)  route 1.872ns (72.950%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.164    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.694ns (27.050%)  route 1.872ns (72.950%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.164    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.694ns (27.193%)  route 1.858ns (72.807%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.305     9.151    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y5          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.694ns (27.193%)  route 1.858ns (72.807%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.305     9.151    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y5          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.694ns (27.193%)  route 1.858ns (72.807%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.305     9.151    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y5          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.694ns (27.193%)  route 1.858ns (72.807%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.305     9.151    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y5          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.188ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.694ns (27.422%)  route 1.837ns (72.578%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 22.218 - 16.000 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.789     6.598    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.379     6.977 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.669     7.646    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.105     7.751 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.655     8.407    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I2_O)        0.105     8.512 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.229     8.740    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.105     8.845 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.284     9.129    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X34Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.665    22.218    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg6
    SLICE_X34Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.352    22.570    
                         clock uncertainty           -0.085    22.486    
    SLICE_X34Y2          FDRE (Setup_fdre_C_CE)      -0.168    22.318    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 13.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.328     3.060    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     2.935    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.850%)  route 0.331ns (70.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/Q
                         net (fo=1, routed)           0.331     3.063    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_2[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.105     2.932    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.115%)  route 0.297ns (69.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.128     2.718 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.297     3.015    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.055     2.882    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.013%)  route 0.345ns (70.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.141     2.731 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.345     3.076    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.108     2.935    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.300%)  route 0.324ns (69.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/Q
                         net (fo=1, routed)           0.324     3.056    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_1[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.084     2.911    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.752%)  route 0.322ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.164     2.754 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/Q
                         net (fo=1, routed)           0.322     3.076    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_3[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.610     2.848    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARISK[0])
                                                      0.081     2.929    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.427%)  route 0.355ns (71.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/Q
                         net (fo=1, routed)           0.355     3.087    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[12]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                      0.108     2.935    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.804%)  route 0.368ns (69.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.164     2.754 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.368     3.122    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[6]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.610     2.848    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.108     2.956    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.148ns (30.859%)  route 0.332ns (69.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.148     2.738 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.332     3.070    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.610     2.848    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.055     2.903    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.255%)  route 0.342ns (72.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.128     2.718 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.342     3.060    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[4]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.222     3.458    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.631     2.827    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.054     2.881    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y2       pcs_pma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X46Y6         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2     pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y0         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y1         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y2         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y2         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y1         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y1         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y7         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y1         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
High Pulse Width  Fast    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y5         pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/response_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.691ns  (logic 0.433ns (62.634%)  route 0.258ns (37.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/response_toggle_reg/C
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/response_toggle_reg/Q
                         net (fo=2, routed)           0.258     0.691    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_in
    SLICE_X44Y32         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.033     5.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  5.276    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.489ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.436ns  (logic 0.433ns (30.161%)  route 1.003ns (69.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6                                       0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[5]/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[5]/Q
                         net (fo=2, routed)           1.003     1.436    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_in
    SLICE_X47Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)       -0.075     7.925    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.787ns  (logic 0.398ns (50.589%)  route 0.389ns (49.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5                                       0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.389     0.787    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X45Y6          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y6          FDRE (Setup_fdre_C_D)       -0.205     7.795    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.781%)  route 0.356ns (47.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5                                       0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.356     0.754    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X47Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y4          FDRE (Setup_fdre_C_D)       -0.202     7.798    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5                                       0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.367     0.800    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X45Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.075     7.925    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.794ns  (logic 0.433ns (54.533%)  route 0.361ns (45.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5                                       0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.361     0.794    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X47Y5          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.075     7.925    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.799ns  (logic 0.433ns (54.182%)  route 0.366ns (45.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5                                       0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.366     0.799    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
    SLICE_X44Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y4          FDRE (Setup_fdre_C_D)       -0.033     7.967    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.008ns  (logic 0.379ns (37.591%)  route 0.629ns (62.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=2, routed)           0.629     1.008    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X26Y29         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y29         FDRE (Setup_fdre_C_D)       -0.075     5.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.829ns  (logic 0.348ns (41.973%)  route 0.481ns (58.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg/Q
                         net (fo=2, routed)           0.481     0.829    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/data_in
    SLICE_X43Y34         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)       -0.210     5.790    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.863%)  route 0.485ns (56.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.485     0.864    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X33Y27         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.075     5.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  5.061    





---------------------------------------------------------------------------------------------------
From Clock:  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       14.992ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.992ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.520%)  route 0.490ns (58.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13                                      0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
    SLICE_X45Y13         FDSE (Prop_fdse_C_Q)         0.348     0.348 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.490     0.838    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X44Y13         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)       -0.170    15.830    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.830    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 14.992    

Slack (MET) :             15.050ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.917ns  (logic 0.433ns (47.236%)  route 0.484ns (52.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13                                      0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.484     0.917    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X44Y14         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)       -0.033    15.967    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.967    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 15.050    

Slack (MET) :             15.057ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.783ns  (logic 0.398ns (50.804%)  route 0.385ns (49.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13                                      0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.385     0.783    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X42Y13         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.160    15.840    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.840    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 15.057    

Slack (MET) :             15.096ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.871ns  (logic 0.379ns (43.522%)  route 0.492ns (56.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12                                      0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.492     0.871    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X44Y12         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)       -0.033    15.967    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.967    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 15.096    

Slack (MET) :             15.125ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13                                      0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
    SLICE_X46Y13         FDSE (Prop_fdse_C_Q)         0.433     0.433 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.367     0.800    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
    SLICE_X47Y13         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y13         FDRE (Setup_fdre_C_D)       -0.075    15.925    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 15.125    

Slack (MET) :             15.179ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.815%)  route 0.367ns (49.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13                                      0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
    SLICE_X45Y13         FDSE (Prop_fdse_C_Q)         0.379     0.379 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.367     0.746    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X43Y14         FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)       -0.075    15.925    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 15.179    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.379ns (20.068%)  route 1.510ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 14.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.710     6.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y0          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.379     6.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.510     8.408    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X48Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.586    14.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.181    14.320    
                         clock uncertainty           -0.205    14.115    
    SLICE_X48Y1          FDRE (Setup_fdre_C_D)       -0.004    14.111    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.676%)  route 0.705ns (83.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y0          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.705     3.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X48Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.003     3.238    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.318     2.919    
                         clock uncertainty            0.205     3.124    
    SLICE_X48Y1          FDRE (Hold_fdre_C_D)         0.060     3.184    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.050ns  (logic 0.379ns (18.490%)  route 1.671ns (81.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X50Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.379    14.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.671    16.569    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)       -0.027    22.088    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.088    
                         arrival time                         -16.569    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.969ns  (logic 0.379ns (19.244%)  route 1.590ns (80.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.379    14.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.590    16.489    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X50Y1          FDRE (Setup_fdre_C_D)       -0.059    22.056    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                         -16.489    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.838ns  (logic 0.398ns (21.658%)  route 1.440ns (78.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.398    14.917 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.440    16.357    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)       -0.139    21.976    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.976    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.922ns  (logic 0.433ns (22.526%)  route 1.489ns (77.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.433    14.952 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           1.489    16.442    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X50Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)       -0.047    22.068    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.068    
                         arrival time                         -16.442    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.885ns  (logic 0.379ns (20.106%)  route 1.506ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.379    14.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.506    16.404    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X50Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X50Y3          FDRE (Setup_fdre_C_D)       -0.059    22.056    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                         -16.404    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.846ns  (logic 0.379ns (20.528%)  route 1.467ns (79.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X50Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.379    14.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.467    16.366    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X51Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)       -0.059    22.056    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                         -16.366    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.816ns  (logic 0.379ns (20.874%)  route 1.437ns (79.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.379    14.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.437    16.335    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)       -0.075    22.040    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.040    
                         arrival time                         -16.335    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.747ns  (logic 0.398ns (22.785%)  route 1.349ns (77.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.398    14.917 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.349    16.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)       -0.142    21.973    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         21.973    
                         arrival time                         -16.266    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.689ns  (logic 0.348ns (20.599%)  route 1.341ns (79.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.348    14.867 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.341    16.209    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)       -0.178    21.937    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         21.937    
                         arrival time                         -16.209    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.818ns  (logic 0.379ns (20.844%)  route 1.439ns (79.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 22.139 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     9.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500    11.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.205 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    12.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.710    14.519    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.379    14.898 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.439    16.338    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    17.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    18.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.476    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.586    22.139    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.181    22.320    
                         clock uncertainty           -0.205    22.115    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)       -0.039    22.076    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -16.338    
  -------------------------------------------------------------------
                         slack                                  5.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.622%)  route 0.616ns (81.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.616     3.348    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X50Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.002     3.237    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.318     2.918    
                         clock uncertainty            0.205     3.123    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.070     3.193    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.128ns (18.054%)  route 0.581ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.128     2.719 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.581     3.300    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.003     3.238    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.318     2.919    
                         clock uncertainty            0.205     3.124    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.018     3.142    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.148ns (21.112%)  route 0.553ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.148     2.739 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.553     3.292    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.002     3.237    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X48Y3          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.318     2.918    
                         clock uncertainty            0.205     3.123    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.007     3.130    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.128ns (17.865%)  route 0.589ns (82.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.128     2.718 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.589     3.307    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.002     3.237    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.318     2.918    
                         clock uncertainty            0.205     3.123    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.021     3.144    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.402%)  route 0.625ns (81.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.625     3.357    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.003     3.238    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.318     2.919    
                         clock uncertainty            0.205     3.124    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.070     3.194    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.389%)  route 0.626ns (81.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141     2.732 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.626     3.358    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.003     3.238    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y1          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.318     2.919    
                         clock uncertainty            0.205     3.124    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.070     3.194    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.956%)  route 0.619ns (79.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.725     2.591    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X48Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.164     2.755 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.619     3.374    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X50Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.003     3.238    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X50Y2          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.318     2.919    
                         clock uncertainty            0.205     3.124    
    SLICE_X50Y2          FDRE (Hold_fdre_C_D)         0.066     3.190    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.032%)  route 0.641ns (81.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X50Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.141     2.731 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.641     3.372    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.002     3.237    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.318     2.918    
                         clock uncertainty            0.205     3.123    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.047     3.170    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.498%)  route 0.665ns (82.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X50Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.141     2.731 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.665     3.396    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X51Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.001     3.236    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y7          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.318     2.918    
                         clock uncertainty            0.205     3.122    
    SLICE_X51Y7          FDRE (Hold_fdre_C_D)         0.070     3.192    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.918%)  route 0.646ns (82.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.724     2.590    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     2.731 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.646     3.377    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=63, routed)          1.002     3.237    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X51Y4          FDRE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.318     2.918    
                         clock uncertainty            0.205     3.123    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.047     3.170    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.379ns (22.545%)  route 1.302ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 3.617 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.302     0.723    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X36Y4          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.663     3.617    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X36Y4          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.383     4.000    
                         clock uncertainty           -0.059     3.941    
    SLICE_X36Y4          FDCE (Recov_fdce_C_CLR)     -0.258     3.683    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X23Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X23Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X23Y0          FDCE (Recov_fdce_C_CLR)     -0.331     3.620    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X23Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X23Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X23Y0          FDCE (Recov_fdce_C_CLR)     -0.331     3.620    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X23Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X23Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X23Y0          FDCE (Recov_fdce_C_CLR)     -0.331     3.620    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X22Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.292     3.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X22Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.292     3.659    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.379ns (24.244%)  route 1.184ns (75.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 3.617 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.184     0.606    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X36Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.663     3.617    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X36Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.383     4.000    
                         clock uncertainty           -0.059     3.941    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.292     3.649    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X22Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.258     3.693    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X22Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.258     3.693    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.379ns (24.083%)  route 1.195ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3.627 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -4.383 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.824    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.743 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.785    -0.958    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.379    -0.579 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          1.195     0.616    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X22Y0          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    M21                                               0.000     5.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.837     5.837 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451     0.389 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.877    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.954 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.673     3.627    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X22Y0          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.383     4.010    
                         clock uncertainty           -0.059     3.951    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.258     3.693    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.300%)  route 0.439ns (75.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.439     0.158    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X35Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.036    -0.808    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X35Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.405    -0.403    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.300%)  route 0.439ns (75.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.439     0.158    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X35Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.036    -0.808    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X35Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.405    -0.403    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.300%)  route 0.439ns (75.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.439     0.158    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X35Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.036    -0.808    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X35Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.405    -0.403    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.300%)  route 0.439ns (75.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.439     0.158    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X35Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.036    -0.808    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X35Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.405    -0.403    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.300%)  route 0.439ns (75.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.439     0.158    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X35Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.036    -0.808    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X35Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.405    -0.403    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.455%)  route 0.548ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.548     0.267    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X36Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.035    -0.809    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X36Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.426    -0.383    
    SLICE_X36Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.455%)  route 0.548ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.548     0.267    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X36Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.035    -0.809    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X36Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.426    -0.383    
    SLICE_X36Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.455%)  route 0.548ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.548     0.267    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X36Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.035    -0.809    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X36Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.426    -0.383    
    SLICE_X36Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.032%)  route 0.563ns (79.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.563     0.282    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X23Y1          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.044    -0.800    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X23Y1          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.426    -0.374    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.466    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.773%)  route 0.610ns (81.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.203    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         0.755    -0.422    pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X32Y12         FDPE                                         r  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 f  pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=48, routed)          0.610     0.329    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X36Y4          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  USER_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1_p
    M21                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.468 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.873    clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.844 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=577, routed)         1.035    -0.809    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X36Y4          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.426    -0.383    
    SLICE_X36Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.779    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.379ns (10.937%)  route 3.086ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 14.221 - 8.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.785     6.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.379     6.973 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         3.086    10.060    trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X18Y18         FDPE                                         f  trimac_fifo_block/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.668    14.221    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X18Y18         FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.336    14.557    
                         clock uncertainty           -0.077    14.481    
    SLICE_X18Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.189    trimac_fifo_block/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.379ns (10.937%)  route 3.086ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 14.221 - 8.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.785     6.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.379     6.973 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         3.086    10.060    trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X18Y18         FDPE                                         f  trimac_fifo_block/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.668    14.221    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X18Y18         FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.336    14.557    
                         clock uncertainty           -0.077    14.481    
    SLICE_X18Y18         FDPE (Recov_fdpe_C_PRE)     -0.292    14.189    trimac_fifo_block/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.379ns (10.937%)  route 3.086ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 14.221 - 8.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.785     6.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.379     6.973 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         3.086    10.060    trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X18Y18         FDPE                                         f  trimac_fifo_block/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.668    14.221    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X18Y18         FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.336    14.557    
                         clock uncertainty           -0.077    14.481    
    SLICE_X18Y18         FDPE (Recov_fdpe_C_PRE)     -0.258    14.223    trimac_fifo_block/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.379ns (10.937%)  route 3.086ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 14.221 - 8.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.785     6.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.379     6.973 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         3.086    10.060    trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X18Y18         FDPE                                         f  trimac_fifo_block/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.668    14.221    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X18Y18         FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.336    14.557    
                         clock uncertainty           -0.077    14.481    
    SLICE_X18Y18         FDPE (Recov_fdpe_C_PRE)     -0.258    14.223    trimac_fifo_block/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.379ns (10.937%)  route 3.086ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 14.221 - 8.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.785     6.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.379     6.973 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         3.086    10.060    trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X18Y18         FDPE                                         f  trimac_fifo_block/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.668    14.221    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X18Y18         FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.336    14.557    
                         clock uncertainty           -0.077    14.481    
    SLICE_X18Y18         FDPE (Recov_fdpe_C_PRE)     -0.258    14.223    trimac_fifo_block/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.379ns (13.601%)  route 2.407ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.407     9.376    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.656    14.209    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.336    14.545    
                         clock uncertainty           -0.077    14.469    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.292    14.177    trimac_fifo_block/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.379ns (13.601%)  route 2.407ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.407     9.376    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.656    14.209    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.336    14.545    
                         clock uncertainty           -0.077    14.469    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.292    14.177    trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.379ns (13.601%)  route 2.407ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.407     9.376    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.656    14.209    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.336    14.545    
                         clock uncertainty           -0.077    14.469    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.292    14.177    trimac_fifo_block/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.379ns (13.601%)  route 2.407ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.407     9.376    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.656    14.209    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.336    14.545    
                         clock uncertainty           -0.077    14.469    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.292    14.177    trimac_fifo_block/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.379ns (13.601%)  route 2.407ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.589ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     1.628 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.500     3.128    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.204 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.728    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.809 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.780     6.589    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     6.968 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         2.407     9.376    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     9.553 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.398    10.951    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.024 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.476    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    12.553 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.656    14.209    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.336    14.545    
                         clock uncertainty           -0.077    14.469    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.292    14.177    trimac_fifo_block/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.246ns (39.013%)  route 0.385ns (60.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.726     2.592    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X42Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDPE (Prop_fdpe_C_Q)         0.148     2.740 f  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.216     2.956    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X43Y2          LUT2 (Prop_lut2_I0_O)        0.098     3.054 f  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.169     3.223    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X43Y2          FDPE                                         f  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.004     3.239    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X43Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.634     2.605    
    SLICE_X43Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     2.510    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.246ns (39.013%)  route 0.385ns (60.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.726     2.592    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X42Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDPE (Prop_fdpe_C_Q)         0.148     2.740 f  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.216     2.956    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X43Y2          LUT2 (Prop_lut2_I0_O)        0.098     3.054 f  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.169     3.223    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X43Y2          FDPE                                         f  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.004     3.239    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X43Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.634     2.605    
    SLICE_X43Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     2.510    pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.183ns (26.756%)  route 0.501ns (73.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.756     2.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     2.763 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         0.234     2.997    example_resets/rx_reset
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.042     3.039 f  example_resets/reset_in0/O
                         net (fo=5, routed)           0.267     3.306    example_resets/gtx_reset_gen/reset_in
    SLICE_X30Y30         FDPE                                         f  example_resets/gtx_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.029     3.264    example_resets/gtx_reset_gen/clk
    SLICE_X30Y30         FDPE                                         r  example_resets/gtx_reset_gen/reset_sync0/C
                         clock pessimism             -0.610     2.654    
    SLICE_X30Y30         FDPE (Remov_fdpe_C_PRE)     -0.157     2.497    example_resets/gtx_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.183ns (26.756%)  route 0.501ns (73.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.756     2.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     2.763 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         0.234     2.997    example_resets/rx_reset
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.042     3.039 f  example_resets/reset_in0/O
                         net (fo=5, routed)           0.267     3.306    example_resets/gtx_reset_gen/reset_in
    SLICE_X30Y30         FDPE                                         f  example_resets/gtx_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.029     3.264    example_resets/gtx_reset_gen/clk
    SLICE_X30Y30         FDPE                                         r  example_resets/gtx_reset_gen/reset_sync1/C
                         clock pessimism             -0.610     2.654    
    SLICE_X30Y30         FDPE (Remov_fdpe_C_PRE)     -0.157     2.497    example_resets/gtx_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.183ns (26.756%)  route 0.501ns (73.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.756     2.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     2.763 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         0.234     2.997    example_resets/rx_reset
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.042     3.039 f  example_resets/reset_in0/O
                         net (fo=5, routed)           0.267     3.306    example_resets/gtx_reset_gen/reset_in
    SLICE_X30Y30         FDPE                                         f  example_resets/gtx_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.029     3.264    example_resets/gtx_reset_gen/clk
    SLICE_X30Y30         FDPE                                         r  example_resets/gtx_reset_gen/reset_sync2/C
                         clock pessimism             -0.610     2.654    
    SLICE_X30Y30         FDPE (Remov_fdpe_C_PRE)     -0.157     2.497    example_resets/gtx_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.183ns (26.756%)  route 0.501ns (73.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.756     2.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     2.763 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         0.234     2.997    example_resets/rx_reset
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.042     3.039 f  example_resets/reset_in0/O
                         net (fo=5, routed)           0.267     3.306    example_resets/gtx_reset_gen/reset_in
    SLICE_X30Y30         FDPE                                         f  example_resets/gtx_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.029     3.264    example_resets/gtx_reset_gen/clk
    SLICE_X30Y30         FDPE                                         r  example_resets/gtx_reset_gen/reset_sync3/C
                         clock pessimism             -0.610     2.654    
    SLICE_X30Y30         FDPE (Remov_fdpe_C_PRE)     -0.157     2.497    example_resets/gtx_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.183ns (26.756%)  route 0.501ns (73.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.756     2.622    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X33Y38         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     2.763 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=201, routed)         0.234     2.997    example_resets/rx_reset
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.042     3.039 f  example_resets/reset_in0/O
                         net (fo=5, routed)           0.267     3.306    example_resets/gtx_reset_gen/reset_in
    SLICE_X30Y30         FDPE                                         f  example_resets/gtx_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.029     3.264    example_resets/gtx_reset_gen/clk
    SLICE_X30Y30         FDPE                                         r  example_resets/gtx_reset_gen/reset_sync4/C
                         clock pessimism             -0.610     2.654    
    SLICE_X30Y30         FDPE (Remov_fdpe_C_PRE)     -0.157     2.497    example_resets/gtx_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.141ns (10.170%)  route 1.245ns (89.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.751     2.617    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     2.758 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         1.245     4.003    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.027     3.262    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.610     2.652    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     2.557    trimac_fifo_block/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.141ns (10.170%)  route 1.245ns (89.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.751     2.617    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     2.758 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         1.245     4.003    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.027     3.262    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.610     2.652    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     2.557    trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.141ns (10.170%)  route 1.245ns (89.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.657 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.603     1.259    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.309 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.840    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.866 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        0.751     2.617    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X39Y37         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     2.758 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=173, routed)         1.245     4.003    trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X37Y17         FDPE                                         f  trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.703 r  pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.872     1.575    pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.628 r  pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.206    pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.235 r  pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2196, routed)        1.027     3.262    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X37Y17         FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.610     2.652    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     2.557    trimac_fifo_block/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  1.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtrefclk_p
  To Clock:  gtrefclk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.348ns (26.755%)  route 0.953ns (73.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.953     6.995    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y9          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X50Y9          FDCE (Recov_fdce_C_CLR)     -0.468    13.145    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.348ns (26.755%)  route 0.953ns (73.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.953     6.995    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y9          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X50Y9          FDCE (Recov_fdce_C_CLR)     -0.468    13.145    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.348ns (26.755%)  route 0.953ns (73.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.953     6.995    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y9          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X50Y9          FDCE (Recov_fdce_C_CLR)     -0.468    13.145    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.348ns (26.755%)  route 0.953ns (73.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.953     6.995    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y9          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X50Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X50Y9          FDCE (Recov_fdce_C_CLR)     -0.468    13.145    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.348ns (26.832%)  route 0.949ns (73.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.949     6.991    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y9          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X51Y9          FDCE (Recov_fdce_C_CLR)     -0.468    13.145    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.348ns (26.832%)  route 0.949ns (73.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.949     6.991    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y9          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y9          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X51Y9          FDCE (Recov_fdce_C_CLR)     -0.468    13.145    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.348ns (27.167%)  route 0.933ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.933     6.975    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism              1.092    13.649    
                         clock uncertainty           -0.035    13.614    
    SLICE_X49Y5          FDCE (Recov_fdce_C_CLR)     -0.468    13.146    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.348ns (27.167%)  route 0.933ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.933     6.975    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism              1.092    13.649    
                         clock uncertainty           -0.035    13.614    
    SLICE_X49Y5          FDCE (Recov_fdce_C_CLR)     -0.468    13.146    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.348ns (27.167%)  route 0.933ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.933     6.975    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism              1.092    13.649    
                         clock uncertainty           -0.035    13.614    
    SLICE_X49Y5          FDCE (Recov_fdce_C_CLR)     -0.468    13.146    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.348ns (27.167%)  route 0.933ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.983 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.711     5.694    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.348     6.042 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.933     6.975    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.971 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism              1.092    13.649    
                         clock uncertainty           -0.035    13.614    
    SLICE_X49Y5          FDCE (Recov_fdce_C_CLR)     -0.468    13.146    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.283%)  route 0.235ns (64.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.235     2.186    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y6          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y6          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.283%)  route 0.235ns (64.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.235     2.186    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y6          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y6          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.726%)  route 0.289ns (69.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X49Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDCE (Prop_fdce_C_Q)         0.128     1.950 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.289     2.238    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X48Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X48Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.602     1.835    
    SLICE_X48Y5          FDCE (Remov_fdce_C_CLR)     -0.120     1.715    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.098 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.726     1.824    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync1_0
    SLICE_X45Y2          FDPE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=30, routed)          0.315     2.266    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y5          FDCE                                         f  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.435 r  pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/data_sync_reg6
    SLICE_X51Y5          FDCE                                         r  pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.146     1.713    pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.554    





