// Seed: 3299776109
module module_0 (
    output uwire id_0,
    output tri0  id_1
);
  uwire id_3 = 1 && id_3 - -1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri id_10,
    output tri id_11,
    id_16,
    output tri0 id_12,
    input tri1 id_13,
    input wand id_14
);
  supply0 id_17, id_18 = -1, id_19, id_20;
  wire \id_21 ;
  assign id_18 = id_2;
  module_0 modCall_1 (
      id_20,
      id_12
  );
  assign modCall_1.type_0 = 0;
endmodule
