From c719ac667ae18736f16bb3fab9653b8db4be08ef Mon Sep 17 00:00:00 2001
From: Kosta Zertsekel <konszert@marvell.com>
Date: Wed, 10 Apr 2013 00:00:31 +0300
Subject: [PATCH 0561/1825] ALP: Rename IRQ registration functions

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit cdc3f7ab362c2cba9ece0398d41b7dd0933e2320

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Change-Id: I8824f8ebf7f98630c69782e1719d0fcdacd1b859
Reviewed-on: http://vgitil04.il.marvell.com:8080/1523
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-avantalp/irq.c |   24 ++++++++++++------------
 1 files changed, 12 insertions(+), 12 deletions(-)

diff --git a/arch/arm/mach-avantalp/irq.c b/arch/arm/mach-avantalp/irq.c
index fd676b7..af2cfeb 100644
--- a/arch/arm/mach-avantalp/irq.c
+++ b/arch/arm/mach-avantalp/irq.c
@@ -107,7 +107,7 @@ static struct irq_domain_ops mpic_irq_domain_ops = {
 	.map	= mpic_irq_domain_map,
 };
 
-static void __init cascade_irq_config_mpic(int irq, int nr_irqs)
+static void __init alp_cascade_irq_mpic(int irq, int nr_irqs)
 {
 	struct mpic_data *mpic = &mpic_data;
 
@@ -127,7 +127,7 @@ static void __init cascade_irq_config_mpic(int irq, int nr_irqs)
 #define GPIO_VIRT_BASE_32_63	(BRIDGE_PHYS_BASE | 0x18140)
 #define GPIO_VIRT_BASE_64_66	(BRIDGE_PHYS_BASE | 0x18180)
 
-static void __init cascade_irq_config_gpio_global(void)
+static void __init alp_cascade_irq_gpio_global(void)
 {
 #if 0
 	/* Initialize gpiolib for GPIOs 0-31 */
@@ -150,7 +150,7 @@ static void __init cascade_irq_config_gpio_global(void)
 #endif
 }
 
-static void __init cascade_irq_config_gpio_private(void)
+static void __init alp_cascade_irq_gpio_private(void)
 {
 #if 0
 	/* Initialize gpiolib for GPIOs 0-31 */
@@ -173,17 +173,17 @@ static void __init cascade_irq_config_gpio_private(void)
 #endif
 }
 
-static void __init cascade_irq_config_msi_global(void)
+static void __init alp_cascade_irq_msi_global(void)
 {
 	/* TBD */
 }
 
-static void __init cascade_irq_config_msi_private(void)
+static void __init alp_cascade_irq_msi_private(void)
 {
 	/* TBD */
 }
 
-static void __init cascade_irq_config_errors(void)
+static void __init alp_cascade_irq_errors(void)
 {
 	/* TBD */
 }
@@ -197,13 +197,13 @@ void __init alp_init_irq(void)
 	gic_init(0, 29, (void __iomem*)(INTER_REGS_VIRT_BASE + A9_MPCORE_GIC_DIST),
 			(void __iomem*)(INTER_REGS_VIRT_BASE + A9_MPCORE_GIC_CPU));
 
-	cascade_irq_config_mpic(IRQ_START_PRIV_SOC_PPI, NR_IRQS_PRIV_SOC_PPI);
+	alp_cascade_irq_mpic(IRQ_START_PRIV_SOC_PPI, NR_IRQS_PRIV_SOC_PPI);
 
-	cascade_irq_config_gpio_global();
-	cascade_irq_config_gpio_private();
+	alp_cascade_irq_gpio_global();
+	alp_cascade_irq_gpio_private();
 
-	cascade_irq_config_msi_global();
-	cascade_irq_config_msi_private();
+	alp_cascade_irq_msi_global();
+	alp_cascade_irq_msi_private();
 
-	cascade_irq_config_errors();
+	alp_cascade_irq_errors();
 }
-- 
1.7.5.4

