# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_FPGA.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd" \
"../../../../Project_FPGA.srcs/sim_1/new/Diviseur_Horloge_tb.vhd" \

# Do not sort compile order
nosort
