--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml signal_display_top.twx signal_display_top.ncd -o
signal_display_top.twr signal_display_top.pcf

Design file:              signal_display_top.ncd
Physical constraint file: signal_display_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4871 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.791ns.
--------------------------------------------------------------------------------

Paths for end point SSD/Reader_3 (SLICE_X13Y53.D5), 145 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/sample_q_9_1 (FF)
  Destination:          SSD/Reader_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.146 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/sample_q_9_1 to SSD/Reader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.AQ      Tcko                  0.391   AVR/sample_q_9_3
                                                       AVR/sample_q_9_1
    SLICE_X13Y49.A4      net (fanout=4)        1.513   AVR/sample_q_9_1
    SLICE_X13Y49.A       Tilo                  0.259   AVR/sample_q_9_3
                                                       BCD/GND_6_o_bcdinput[6]_LessThan_38_o21
    SLICE_X12Y49.D4      net (fanout=3)        0.877   BCD/GND_6_o_bcdinput[6]_LessThan_38_o2
    SLICE_X12Y49.CMUX    Topdc                 0.368   AVR/sample_q_7_2
                                                       BCD/Mmux_bcdinput[5]_bcdinput[5]_MUX_104_o11_F
                                                       BCD/Mmux_bcdinput[5]_bcdinput[5]_MUX_104_o11
    SLICE_X10Y53.B3      net (fanout=4)        1.208   BCD/Madd_bcdinput[8]_GND_6_o_add_52_OUT_cy<0>
    SLICE_X10Y53.B       Tilo                  0.205   SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT44
                                                       SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT45
    SLICE_X13Y53.D5      net (fanout=1)        0.596   SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT44
    SLICE_X13Y53.CLK     Tas                   0.322   SSD/Reader<3>
                                                       SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT410
                                                       SSD/Reader_3
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.545ns logic, 4.194ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/sample_q_3 (FF)
  Destination:          SSD/Reader_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.571 - 0.534)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/sample_q_3 to SSD/Reader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CMUX    Tshcko                0.488   AVR/sample_q<4>
                                                       AVR/sample_q_3
    SLICE_X10Y52.C6      net (fanout=16)       1.515   AVR/sample_q<3>
    SLICE_X10Y52.CMUX    Tilo                  0.343   BCD/Madd_GND_6_o_GND_6_o_add_46_OUT_cy<0>
                                                       BCD/Mmux_bcdinput[6]_bcdinput[6]_MUX_92_o11_G
                                                       BCD/Mmux_bcdinput[6]_bcdinput[6]_MUX_92_o11
    SLICE_X10Y54.C1      net (fanout=11)       1.385   BCD/Madd_GND_6_o_GND_6_o_add_46_OUT_cy<0>
    SLICE_X10Y54.C       Tilo                  0.205   BCD/GND_6_o_GND_6_o_LessThan_46_o
                                                       BCD/GND_6_o_GND_6_o_LessThan_46_o1
    SLICE_X10Y53.B1      net (fanout=4)        0.632   BCD/GND_6_o_GND_6_o_LessThan_46_o
    SLICE_X10Y53.B       Tilo                  0.205   SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT44
                                                       SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT45
    SLICE_X13Y53.D5      net (fanout=1)        0.596   SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT44
    SLICE_X13Y53.CLK     Tas                   0.322   SSD/Reader<3>
                                                       SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT410
                                                       SSD/Reader_3
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.563ns logic, 4.128ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/sample_q_3 (FF)
  Destination:          SSD/Reader_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.605ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.571 - 0.534)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/sample_q_3 to SSD/Reader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CMUX    Tshcko                0.488   AVR/sample_q<4>
                                                       AVR/sample_q_3
    SLICE_X10Y52.D5      net (fanout=16)       1.434   AVR/sample_q<3>
    SLICE_X10Y52.CMUX    Topdc                 0.338   BCD/Madd_GND_6_o_GND_6_o_add_46_OUT_cy<0>
                                                       BCD/Mmux_bcdinput[6]_bcdinput[6]_MUX_92_o11_F
                                                       BCD/Mmux_bcdinput[6]_bcdinput[6]_MUX_92_o11
    SLICE_X10Y54.C1      net (fanout=11)       1.385   BCD/Madd_GND_6_o_GND_6_o_add_46_OUT_cy<0>
    SLICE_X10Y54.C       Tilo                  0.205   BCD/GND_6_o_GND_6_o_LessThan_46_o
                                                       BCD/GND_6_o_GND_6_o_LessThan_46_o1
    SLICE_X10Y53.B1      net (fanout=4)        0.632   BCD/GND_6_o_GND_6_o_LessThan_46_o
    SLICE_X10Y53.B       Tilo                  0.205   SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT44
                                                       SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT45
    SLICE_X13Y53.D5      net (fanout=1)        0.596   SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT44
    SLICE_X13Y53.CLK     Tas                   0.322   SSD/Reader<3>
                                                       SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT410
                                                       SSD/Reader_3
    -------------------------------------------------  ---------------------------
    Total                                      5.605ns (1.558ns logic, 4.047ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point SSD/Reader_1 (SLICE_X11Y54.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSD/count_0 (FF)
  Destination:          SSD/Reader_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (0.597 - 0.573)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSD/count_0 to SSD/Reader_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.391   SSD/count<3>
                                                       SSD/count_0
    SLICE_X0Y43.A2       net (fanout=2)        0.782   SSD/count<0>
    SLICE_X0Y43.COUT     Topcya                0.379   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X0Y44.COUT     Tbyp                  0.076   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.COUT     Tbyp                  0.076   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.AMUX     Tcina                 0.202   SSD/count[15]_GND_7_o_add_0_OUT<15>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_xor<15>
    SLICE_X1Y50.A4       net (fanout=3)        0.693   SSD/count[15]_GND_7_o_add_0_OUT<12>
    SLICE_X1Y50.A        Tilo                  0.259   N50
                                                       SSD/PWR_7_o_count[15]_equal_2_o<15>3_SW0
    SLICE_X1Y45.C5       net (fanout=1)        0.558   N50
    SLICE_X1Y45.C        Tilo                  0.259   SSD/count<15>
                                                       SSD/_n0061_inv1
    SLICE_X11Y54.CE      net (fanout=2)        1.737   SSD/_n0061_inv
    SLICE_X11Y54.CLK     Tceck                 0.340   SSD/Reader<1>
                                                       SSD/Reader_1
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.982ns logic, 3.779ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSD/count_4 (FF)
  Destination:          SSD/Reader_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.682ns (Levels of Logic = 5)
  Clock Path Skew:      0.022ns (0.597 - 0.575)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSD/count_4 to SSD/Reader_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.391   SSD/count<7>
                                                       SSD/count_4
    SLICE_X0Y44.A2       net (fanout=2)        0.782   SSD/count<4>
    SLICE_X0Y44.COUT     Topcya                0.379   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
                                                       SSD/count<4>_rt
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.COUT     Tbyp                  0.076   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.AMUX     Tcina                 0.202   SSD/count[15]_GND_7_o_add_0_OUT<15>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_xor<15>
    SLICE_X1Y50.A4       net (fanout=3)        0.693   SSD/count[15]_GND_7_o_add_0_OUT<12>
    SLICE_X1Y50.A        Tilo                  0.259   N50
                                                       SSD/PWR_7_o_count[15]_equal_2_o<15>3_SW0
    SLICE_X1Y45.C5       net (fanout=1)        0.558   N50
    SLICE_X1Y45.C        Tilo                  0.259   SSD/count<15>
                                                       SSD/_n0061_inv1
    SLICE_X11Y54.CE      net (fanout=2)        1.737   SSD/_n0061_inv
    SLICE_X11Y54.CLK     Tceck                 0.340   SSD/Reader<1>
                                                       SSD/Reader_1
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (1.906ns logic, 3.776ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSD/count_0 (FF)
  Destination:          SSD/Reader_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.597 - 0.573)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSD/count_0 to SSD/Reader_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.391   SSD/count<3>
                                                       SSD/count_0
    SLICE_X0Y43.A2       net (fanout=2)        0.782   SSD/count<0>
    SLICE_X0Y43.BMUX     Topab                 0.439   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X1Y43.A3       net (fanout=1)        0.952   SSD/count[15]_GND_7_o_add_0_OUT<1>
    SLICE_X1Y43.A        Tilo                  0.259   SSD/PWR_7_o_count[15]_equal_2_o<15>1
                                                       SSD/PWR_7_o_count[15]_equal_2_o<15>2
    SLICE_X1Y45.C3       net (fanout=3)        0.491   SSD/PWR_7_o_count[15]_equal_2_o<15>1
    SLICE_X1Y45.C        Tilo                  0.259   SSD/count<15>
                                                       SSD/_n0061_inv1
    SLICE_X11Y54.CE      net (fanout=2)        1.737   SSD/_n0061_inv
    SLICE_X11Y54.CLK     Tceck                 0.340   SSD/Reader<1>
                                                       SSD/Reader_1
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.688ns logic, 3.962ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point SSD/Reader_3 (SLICE_X13Y53.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSD/count_0 (FF)
  Destination:          SSD/Reader_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.571 - 0.573)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSD/count_0 to SSD/Reader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.391   SSD/count<3>
                                                       SSD/count_0
    SLICE_X0Y43.A2       net (fanout=2)        0.782   SSD/count<0>
    SLICE_X0Y43.COUT     Topcya                0.379   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X0Y44.COUT     Tbyp                  0.076   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.COUT     Tbyp                  0.076   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.AMUX     Tcina                 0.202   SSD/count[15]_GND_7_o_add_0_OUT<15>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_xor<15>
    SLICE_X1Y50.A4       net (fanout=3)        0.693   SSD/count[15]_GND_7_o_add_0_OUT<12>
    SLICE_X1Y50.A        Tilo                  0.259   N50
                                                       SSD/PWR_7_o_count[15]_equal_2_o<15>3_SW0
    SLICE_X1Y45.C5       net (fanout=1)        0.558   N50
    SLICE_X1Y45.C        Tilo                  0.259   SSD/count<15>
                                                       SSD/_n0061_inv1
    SLICE_X13Y53.CE      net (fanout=2)        1.693   SSD/_n0061_inv
    SLICE_X13Y53.CLK     Tceck                 0.316   SSD/Reader<3>
                                                       SSD/Reader_3
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.958ns logic, 3.735ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSD/count_4 (FF)
  Destination:          SSD/Reader_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.571 - 0.575)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSD/count_4 to SSD/Reader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.391   SSD/count<7>
                                                       SSD/count_4
    SLICE_X0Y44.A2       net (fanout=2)        0.782   SSD/count<4>
    SLICE_X0Y44.COUT     Topcya                0.379   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
                                                       SSD/count<4>_rt
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X0Y45.COUT     Tbyp                  0.076   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X0Y46.AMUX     Tcina                 0.202   SSD/count[15]_GND_7_o_add_0_OUT<15>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_xor<15>
    SLICE_X1Y50.A4       net (fanout=3)        0.693   SSD/count[15]_GND_7_o_add_0_OUT<12>
    SLICE_X1Y50.A        Tilo                  0.259   N50
                                                       SSD/PWR_7_o_count[15]_equal_2_o<15>3_SW0
    SLICE_X1Y45.C5       net (fanout=1)        0.558   N50
    SLICE_X1Y45.C        Tilo                  0.259   SSD/count<15>
                                                       SSD/_n0061_inv1
    SLICE_X13Y53.CE      net (fanout=2)        1.693   SSD/_n0061_inv
    SLICE_X13Y53.CLK     Tceck                 0.316   SSD/Reader<3>
                                                       SSD/Reader_3
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (1.882ns logic, 3.732ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSD/count_0 (FF)
  Destination:          SSD/Reader_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.571 - 0.573)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSD/count_0 to SSD/Reader_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.391   SSD/count<3>
                                                       SSD/count_0
    SLICE_X0Y43.A2       net (fanout=2)        0.782   SSD/count<0>
    SLICE_X0Y43.BMUX     Topab                 0.439   SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X1Y43.A3       net (fanout=1)        0.952   SSD/count[15]_GND_7_o_add_0_OUT<1>
    SLICE_X1Y43.A        Tilo                  0.259   SSD/PWR_7_o_count[15]_equal_2_o<15>1
                                                       SSD/PWR_7_o_count[15]_equal_2_o<15>2
    SLICE_X1Y45.C3       net (fanout=3)        0.491   SSD/PWR_7_o_count[15]_equal_2_o<15>1
    SLICE_X1Y45.C        Tilo                  0.259   SSD/count<15>
                                                       SSD/_n0061_inv1
    SLICE_X13Y53.CE      net (fanout=2)        1.693   SSD/_n0061_inv
    SLICE_X13Y53.CLK     Tceck                 0.316   SSD/Reader<3>
                                                       SSD/Reader_3
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (1.664ns logic, 3.918ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SSD/io_sel_3 (SLICE_X5Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SSD/io_sel_2 (FF)
  Destination:          SSD/io_sel_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SSD/io_sel_2 to SSD/io_sel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.CQ       Tcko                  0.198   SSD/io_sel<3>
                                                       SSD/io_sel_2
    SLICE_X5Y50.DX       net (fanout=10)       0.149   SSD/io_sel<2>
    SLICE_X5Y50.CLK      Tckdi       (-Th)    -0.059   SSD/io_sel<3>
                                                       SSD/io_sel_3
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/data_q_3 (SLICE_X12Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AVR/spi_slave/data_q_2 (FF)
  Destination:          AVR/spi_slave/data_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AVR/spi_slave/data_q_2 to AVR/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.234   AVR/spi_slave/data_q<6>
                                                       AVR/spi_slave/data_q_2
    SLICE_X12Y34.B5      net (fanout=2)        0.063   AVR/spi_slave/data_q<2>
    SLICE_X12Y34.CLK     Tah         (-Th)    -0.131   AVR/spi_slave/data_q<6>
                                                       AVR/spi_slave/Mmux_data_q[6]_din[7]_mux_4_OUT41
                                                       AVR/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/bit_ct_q_0 (SLICE_X12Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AVR/spi_slave/bit_ct_q_0 (FF)
  Destination:          AVR/spi_slave/bit_ct_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AVR/spi_slave/bit_ct_q_0 to AVR/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.234   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/bit_ct_q_0
    SLICE_X12Y28.A6      net (fanout=8)        0.034   AVR/spi_slave/bit_ct_q<0>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.197   AVR/spi_slave/bit_ct_q<2>
                                                       AVR/spi_slave/Mcount_bit_ct_q_xor<0>11_INV_0
                                                       AVR/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.431ns logic, 0.034ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: SSD/count<14>/CLK
  Logical resource: SSD/count_11/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: SSD/count<14>/CLK
  Logical resource: SSD/count_12/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.791|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4871 paths, 0 nets, and 568 connections

Design statistics:
   Minimum period:   5.791ns{1}   (Maximum frequency: 172.682MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug  9 10:30:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



