<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="digilentinc.com" name="nexys_video" display_name="Nexys Video" url="www.digilentinc.com/nexysvideo" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">A.0</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>Nexys Video</description>
<components>
  <component name="part0" display_name="Nexys Video" type="fpga" part_name="xc7a200tsbg484-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com/nexysvideo">
    <interfaces>
      <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
      <description>DDR3 board interface, it can use MIG IP for connection.</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	  </preferred_ips>
	  </interface>
      <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits" preset_proc="dip_switches_8bits_preset">
        <description>8 DIP Switches</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="dip_switches_8bits_tri_i" dir="in" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="dip_switches_8bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="dip_switches_8bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="dip_switches_8bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="dip_switches_8bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="dip_switches_8bits_tri_i_4"/> 
              <pin_map port_index="5" component_pin="dip_switches_8bits_tri_i_5"/> 
              <pin_map port_index="6" component_pin="dip_switches_8bits_tri_i_6"/> 
              <pin_map port_index="7" component_pin="dip_switches_8bits_tri_i_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
        <description>Secondary interface to communicate with ethernet phy. </description>
		<port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard">
        <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
		<port_maps>
          <port_map logical_port="TD" physical_port="eth_txd" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_txd_0"/> 
              <pin_map port_index="1" component_pin="eth_txd_1"/> 
              <pin_map port_index="2" component_pin="eth_txd_2"/> 
              <pin_map port_index="3" component_pin="eth_txd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_CTL" physical_port="eth_tx_ctl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_tx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TXC" physical_port="eth_tx_clk" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_tx_clk"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RD" physical_port="eth_rxd" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rxd_0"/> 
              <pin_map port_index="1" component_pin="eth_rxd_1"/> 
              <pin_map port_index="2" component_pin="eth_rxd_2"/> 
              <pin_map port_index="3" component_pin="eth_rxd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_CTL" physical_port="eth_rx_ctl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXC" physical_port="eth_rx_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rx_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <description>Onboard Reset Button</description>
		  <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
        <description>8 LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="led_8bits_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="oled_display" type="xilinx.com:interface:spi_rtl:1.0" of_component="oled_display" preset_proc="spi_preset">
        <description>SPI Controlled OLED Display</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="SCK_I" physical_port="oled_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="oled_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="oled_sclk_o" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="oled_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="oled_sclk_t" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="oled_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_I" physical_port="oled_sdin_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="oled_sdin_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="oled_sdin_o" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="oled_sdin_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="oled_sdin_t" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="oled_sdin_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
        <description>5 Push Buttons</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
        <description>Quad SPI Flash</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <description>Onboard Reset Button</description>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
		<port_maps>
          <port_map logical_port="RESET" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
       </parameters>
      </interface>
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_diff_clock_preset">
        <description>3.3V Single-Ended 100MHz oscillator used as system clock on the board</description>
		<port_maps>
          <port_map logical_port="clk" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000" />
       </parameters>
      </interface>
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
		<port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="slave" name="hdmi_in" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_IN_clk_p" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_IN_clk_n" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_IN_D_P" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_IN_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_IN_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_IN_D_N" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_IN_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_IN_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	   <interface mode="master" name="hdmi_in_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <description>HDMI DDC</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="hdmi_in_ddc_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="hdmi_in_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_in_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_in_ddc_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_in_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_in_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_in_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out">
        <description>HDMI Out</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_OUT_clk_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_OUT_clk_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_OUT_D_P" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_OUT_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_OUT_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_OUT_D_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_OUT_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_OUT_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
    </interfaces>
  </component>
  
  <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
	<description>512MB 800Mt/s on-board DDR3 </description>
  </component>
  <component name="dip_switches_8bits" display_name="8 Switches" type="chip" sub_type="switch" major_group="GPIO">
	<description>Switches 7 to 0</description>
  </component>
  <component name="phy_onboard" display_name="Ethernet PHY" type="chip" sub_type="ethernet" major_group="Ethernet">
	<description>PHY Ethernet on the board</description>
	 <component_modes>
        <component_mode name="rgmii" display_name="RGMII mode">
		  <interfaces>
            <interface name="eth_rgmii" order="0"/>
            <interface name="eth_mdio_mdc" order="1"/>
			<interface name="phy_reset_out" order="2" optional="true"/>
          </interfaces>
		</component_mode>
	 </component_modes>
  </component>
  <component name="led_8bits" display_name="8 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>LEDs 7 to 0</description>
  </component>
  <component name="oled_display" display_name="OLED Display" type="chip" sub_type="memory_flash_qspi" major_group="OLED">
	<description>LEDs 7 to 0</description>
  </component>
  <component name="push_buttons_5bits" display_name="5 Push Buttons" type="chip" sub_type="push_button" major_group="GPIO">
	<description>Push Buttons 5 to 0 {Down Right Left Up Center} </description>
  </component>
  <component name="qspi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory">
	<description>QSPI Flash</description>
  </component>
  <component name="reset" display_name="Reset" type="chip" sub_type="reset" major_group="Reset">
	<description>System Reset Button</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clock">
	<description>100 MHz Single-Ended System Clock</description>
  </component>
  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
	<description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
  </component>
  <component name="hdmi_in" display_name="HDMI In" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI input (Requires Digilent's TMDS interface)</description>
	<component_modes>
        <component_mode name="HDMI_IN" display_name="HDMI In">
		  <interfaces>
            <interface name="hdmi_in" order="0"/>
            <interface name="hdmi_in_ddc" order="1"/>
          </interfaces>
		</component_mode>
	 </component_modes>
  </component>
  <component name="hdmi_in_hpd_led" display_name="HDMI In HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI in HPD (Connected to LD8)</description>
  </component>
  <component name="hdmi_out" display_name="HDMI out" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI Out (Requires Digilent's TMDS interface)</description>
  </component>
  <component name="hdmi_out_hpd_led" display_name="HDMI out HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI out HPD</description>
  </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
    <connection_map name="part0_dip_switches_8bits_1" c1_st_index="1" c1_end_index="8" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_eth_mdio_mdc" component1="part0" component2="phy_onboard">
	<connection_map name="part0_eth_rgmii_1" c1_st_index="12" c1_end_index="23" c2_st_index="0" c2_end_index="11"/>
    <connection_map name="part0_eth_mdio_mdc_1" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
	<connection_map name="part0_eth_phy_reset_n" c1_st_index="47" c1_end_index="47" c2_st_index="0" c2_end_index="0"/> 
  </connection>
  <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
    <connection_map name="part0_led_8bits_1" c1_st_index="24" c1_end_index="31" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_oled_display" component1="part0" component2="oled_display">
    <connection_map name="part0_oled_display_1" c1_st_index="32" c1_end_index="33" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
    <connection_map name="part0_phy_reset_out_1" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
    <connection_map name="part0_push_buttons_5bits_1" c1_st_index="34" c1_end_index="38" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="39" c1_end_index="43" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" c1_st_index="44" c1_end_index="44" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="45" c1_end_index="46" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_hdmi_in" component1="part0" component2="hdmi_in">
    <connection_map name="part0_hdmi_in_1" c1_st_index="49" c1_end_index="56" c2_st_index="0" c2_end_index="7"/>
	<connection_map name="part0_hdmi_in_ddc" c1_st_index="66" c1_end_index="67" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_hdmi_in_hpd_led" component1="part0" component2="hdmi_in_hpd_led">
    <connection_map name="part0_hdmi_in_hpd_led_1" c1_st_index="48" c1_end_index="48" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_hdmi_out_1" c1_st_index="58" c1_end_index="65" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_hdmi_out_hpd_led" component1="part0" component2="hdmi_out_hpd_led">
    <connection_map name="part0_hdmi_out_hpd_led_1" c1_st_index="57" c1_end_index="57" c2_st_index="0" c2_end_index="0"/>
  </connection>
</connections>
</board>
