Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 06:59:51 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1924)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2740)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1924)
---------------------------
 There are 962 register/latch pins with no clock driven by root clock pin: game/slowclk/M_ctr_q_reg[19]/Q (HIGH)

 There are 962 register/latch pins with no clock driven by root clock pin: game/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2740)
---------------------------------------------------
 There are 2740 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.410        0.000                      0                  425        0.044        0.000                      0                  425        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.410        0.000                      0                  425        0.044        0.000                      0                  425        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.008ns (24.722%)  route 3.069ns (75.278%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y52         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.544    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.668 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.401     7.069    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.193 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3/O
                         net (fo=1, routed)           0.719     7.912    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.036 f  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.414     8.450    game/buttoncond_gen_0[4].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y50         LUT1 (Prop_lut1_I0_O)        0.118     8.568 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=20, routed)          0.720     9.288    game/buttoncond_gen_0[4].buttoncond/sel
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.371    14.698    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.008ns (24.722%)  route 3.069ns (75.278%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y52         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.544    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.668 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.401     7.069    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.193 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3/O
                         net (fo=1, routed)           0.719     7.912    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.036 f  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.414     8.450    game/buttoncond_gen_0[4].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y50         LUT1 (Prop_lut1_I0_O)        0.118     8.568 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=20, routed)          0.720     9.288    game/buttoncond_gen_0[4].buttoncond/sel
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.371    14.698    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.008ns (24.722%)  route 3.069ns (75.278%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y52         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.544    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.668 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.401     7.069    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.193 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3/O
                         net (fo=1, routed)           0.719     7.912    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.036 f  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.414     8.450    game/buttoncond_gen_0[4].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y50         LUT1 (Prop_lut1_I0_O)        0.118     8.568 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=20, routed)          0.720     9.288    game/buttoncond_gen_0[4].buttoncond/sel
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.371    14.698    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.008ns (24.722%)  route 3.069ns (75.278%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y52         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.544    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.668 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.401     7.069    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_4__3_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.193 r  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3/O
                         net (fo=1, routed)           0.719     7.912    game/buttoncond_gen_0[4].buttoncond/M_last_q_i_2__3_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.036 f  game/buttoncond_gen_0[4].buttoncond/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.414     8.450    game/buttoncond_gen_0[4].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y50         LUT1 (Prop_lut1_I0_O)        0.118     8.568 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=20, routed)          0.720     9.288    game/buttoncond_gen_0[4].buttoncond/sel
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.371    14.698    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.952ns (22.667%)  route 3.248ns (77.333%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.347    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=1, routed)           0.780     7.251    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.375 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2/O
                         net (fo=1, routed)           0.717     8.092    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.216 f  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_1__2/O
                         net (fo=5, routed)           0.420     8.636    game/buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.760 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4/O
                         net (fo=20, routed)          0.651     9.411    game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4_n_0
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.864    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.952ns (22.667%)  route 3.248ns (77.333%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.347    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=1, routed)           0.780     7.251    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.375 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2/O
                         net (fo=1, routed)           0.717     8.092    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.216 f  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_1__2/O
                         net (fo=5, routed)           0.420     8.636    game/buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.760 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4/O
                         net (fo=20, routed)          0.651     9.411    game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4_n_0
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.864    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.952ns (22.667%)  route 3.248ns (77.333%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.347    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=1, routed)           0.780     7.251    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.375 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2/O
                         net (fo=1, routed)           0.717     8.092    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.216 f  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_1__2/O
                         net (fo=5, routed)           0.420     8.636    game/buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.760 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4/O
                         net (fo=20, routed)          0.651     9.411    game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4_n_0
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.864    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.952ns (22.667%)  route 3.248ns (77.333%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.627     5.211    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.347    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=1, routed)           0.780     7.251    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.375 r  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2/O
                         net (fo=1, routed)           0.717     8.092    game/buttoncond_gen_0[3].buttoncond/M_last_q_i_2__2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.216 f  game/buttoncond_gen_0[3].buttoncond/M_last_q_i_1__2/O
                         net (fo=5, routed)           0.420     8.636    game/buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.760 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4/O
                         net (fo=20, routed)          0.651     9.411    game/buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__4_n_0
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520    14.925    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.864    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.978ns (24.493%)  route 3.015ns (75.507%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.210    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y51         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.941     6.607    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.731 r  game/buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     7.132    game/buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  game/buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.568     7.825    game/buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  game/buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.456     8.405    game/buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y48         LUT1 (Prop_lut1_I0_O)        0.150     8.555 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.648     9.203    game/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X59Y48         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.519    14.924    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y48         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y48         FDRE (Setup_fdre_C_CE)      -0.407    14.661    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.978ns (24.493%)  route 3.015ns (75.507%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.210    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y51         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.941     6.607    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.731 r  game/buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     7.132    game/buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  game/buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.568     7.825    game/buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  game/buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.456     8.405    game/buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y48         LUT1 (Prop_lut1_I0_O)        0.150     8.555 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.648     9.203    game/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X59Y48         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.519    14.924    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y48         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y48         FDRE (Setup_fdre_C_CE)      -0.407    14.661    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.718%)  route 0.243ns (63.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.506    reset_cond/CLK
    SLICE_X43Y51         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.243     1.890    reset_cond/M_stage_d[2]
    SLICE_X37Y46         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.022    reset_cond/CLK
    SLICE_X37Y46         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X37Y46         FDSE (Hold_fdse_C_D)         0.070     1.846    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.540    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126     1.830    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.986    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.039    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X64Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.864     2.054    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.539    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.985    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.038    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X60Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.863     2.052    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.539    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.014    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X59Y50         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.863     2.052    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.540    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126     1.830    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.986    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.052    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X64Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.864     2.054    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.539    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.985    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.051 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.051    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__3_n_5
    SLICE_X60Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.863     2.052    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.539    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.025    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__2_n_5
    SLICE_X59Y50         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.863     2.052    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.540    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.813    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.974    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.028    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__4_n_7
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.864     2.054    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.540    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.813    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.974    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.039    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__4_n_5
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.864     2.054    game/buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    game/buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.540    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126     1.830    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.986    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.075 r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.075    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__5_n_6
    SLICE_X64Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.864     2.054    game/buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    game/buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y50   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y52   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y52   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   game/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   game/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C



