
LED_CON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000396c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08003a78  08003a78  00004a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b98  08003b98  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003b98  08003b98  00004b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ba0  08003ba0  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ba0  08003ba0  00004ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ba4  08003ba4  00004ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003ba8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  2000006c  08003c14  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  08003c14  00005384  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b6fe  00000000  00000000  00005095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b07  00000000  00000000  00010793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  000122a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c0  00000000  00000000  00012f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184a7  00000000  00000000  000138e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d033  00000000  00000000  0002bd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c367  00000000  00000000  00038dba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5121  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d7c  00000000  00000000  000c5164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000c8ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a60 	.word	0x08003a60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08003a60 	.word	0x08003a60

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if(ch == '\n')
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b0a      	cmp	r3, #10
 8000168:	d106      	bne.n	8000178 <__io_putchar+0x1c>
		HAL_UART_Transmit(&huart2, (uint8_t *)"\r", 1, 0xFFFF);
 800016a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800016e:	2201      	movs	r2, #1
 8000170:	4907      	ldr	r1, [pc, #28]	@ (8000190 <__io_putchar+0x34>)
 8000172:	4808      	ldr	r0, [pc, #32]	@ (8000194 <__io_putchar+0x38>)
 8000174:	f002 f89a 	bl	80022ac <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000178:	1d39      	adds	r1, r7, #4
 800017a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800017e:	2201      	movs	r2, #1
 8000180:	4804      	ldr	r0, [pc, #16]	@ (8000194 <__io_putchar+0x38>)
 8000182:	f002 f893 	bl	80022ac <HAL_UART_Transmit>

		return ch;
 8000186:	687b      	ldr	r3, [r7, #4]
}
 8000188:	4618      	mov	r0, r3
 800018a:	3708      	adds	r7, #8
 800018c:	46bd      	mov	sp, r7
 800018e:	bd80      	pop	{r7, pc}
 8000190:	08003a78 	.word	0x08003a78
 8000194:	200000d0 	.word	0x200000d0

08000198 <smartcar_F>:

void smartcar_F(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800019c:	2200      	movs	r2, #0
 800019e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001a2:	4816      	ldr	r0, [pc, #88]	@ (80001fc <smartcar_F+0x64>)
 80001a4:	f001 f923 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80001a8:	2200      	movs	r2, #0
 80001aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001ae:	4814      	ldr	r0, [pc, #80]	@ (8000200 <smartcar_F+0x68>)
 80001b0:	f001 f91d 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80001b4:	2200      	movs	r2, #0
 80001b6:	2120      	movs	r1, #32
 80001b8:	4811      	ldr	r0, [pc, #68]	@ (8000200 <smartcar_F+0x68>)
 80001ba:	f001 f918 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80001be:	2200      	movs	r2, #0
 80001c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001c4:	480e      	ldr	r0, [pc, #56]	@ (8000200 <smartcar_F+0x68>)
 80001c6:	f001 f912 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 80001ca:	2201      	movs	r2, #1
 80001cc:	2108      	movs	r1, #8
 80001ce:	480c      	ldr	r0, [pc, #48]	@ (8000200 <smartcar_F+0x68>)
 80001d0:	f001 f90d 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 80001d4:	2201      	movs	r2, #1
 80001d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001da:	4808      	ldr	r0, [pc, #32]	@ (80001fc <smartcar_F+0x64>)
 80001dc:	f001 f907 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 80001e0:	2201      	movs	r2, #1
 80001e2:	2110      	movs	r1, #16
 80001e4:	4806      	ldr	r0, [pc, #24]	@ (8000200 <smartcar_F+0x68>)
 80001e6:	f001 f902 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 80001ea:	2201      	movs	r2, #1
 80001ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <smartcar_F+0x68>)
 80001f2:	f001 f8fc 	bl	80013ee <HAL_GPIO_WritePin>
}
 80001f6:	bf00      	nop
 80001f8:	bd80      	pop	{r7, pc}
 80001fa:	bf00      	nop
 80001fc:	40010800 	.word	0x40010800
 8000200:	40010c00 	.word	0x40010c00

08000204 <smartcar_B>:

void smartcar_B(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000208:	2200      	movs	r2, #0
 800020a:	2108      	movs	r1, #8
 800020c:	4816      	ldr	r0, [pc, #88]	@ (8000268 <smartcar_B+0x64>)
 800020e:	f001 f8ee 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 8000212:	2200      	movs	r2, #0
 8000214:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000218:	4814      	ldr	r0, [pc, #80]	@ (800026c <smartcar_B+0x68>)
 800021a:	f001 f8e8 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 800021e:	2200      	movs	r2, #0
 8000220:	2110      	movs	r1, #16
 8000222:	4811      	ldr	r0, [pc, #68]	@ (8000268 <smartcar_B+0x64>)
 8000224:	f001 f8e3 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 8000228:	2200      	movs	r2, #0
 800022a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800022e:	480e      	ldr	r0, [pc, #56]	@ (8000268 <smartcar_B+0x64>)
 8000230:	f001 f8dd 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 8000234:	2201      	movs	r2, #1
 8000236:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800023a:	480c      	ldr	r0, [pc, #48]	@ (800026c <smartcar_B+0x68>)
 800023c:	f001 f8d7 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 8000240:	2201      	movs	r2, #1
 8000242:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000246:	4808      	ldr	r0, [pc, #32]	@ (8000268 <smartcar_B+0x64>)
 8000248:	f001 f8d1 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 800024c:	2201      	movs	r2, #1
 800024e:	2120      	movs	r1, #32
 8000250:	4805      	ldr	r0, [pc, #20]	@ (8000268 <smartcar_B+0x64>)
 8000252:	f001 f8cc 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 8000256:	2201      	movs	r2, #1
 8000258:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <smartcar_B+0x64>)
 800025e:	f001 f8c6 	bl	80013ee <HAL_GPIO_WritePin>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40010c00 	.word	0x40010c00
 800026c:	40010800 	.word	0x40010800

08000270 <smartcar_S>:

void smartcar_S(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8000274:	2200      	movs	r2, #0
 8000276:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800027a:	4816      	ldr	r0, [pc, #88]	@ (80002d4 <smartcar_S+0x64>)
 800027c:	f001 f8b7 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8000280:	2200      	movs	r2, #0
 8000282:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000286:	4814      	ldr	r0, [pc, #80]	@ (80002d8 <smartcar_S+0x68>)
 8000288:	f001 f8b1 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 800028c:	2200      	movs	r2, #0
 800028e:	2120      	movs	r1, #32
 8000290:	4811      	ldr	r0, [pc, #68]	@ (80002d8 <smartcar_S+0x68>)
 8000292:	f001 f8ac 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000296:	2200      	movs	r2, #0
 8000298:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800029c:	480e      	ldr	r0, [pc, #56]	@ (80002d8 <smartcar_S+0x68>)
 800029e:	f001 f8a6 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 80002a2:	2200      	movs	r2, #0
 80002a4:	2108      	movs	r1, #8
 80002a6:	480c      	ldr	r0, [pc, #48]	@ (80002d8 <smartcar_S+0x68>)
 80002a8:	f001 f8a1 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 80002ac:	2200      	movs	r2, #0
 80002ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002b2:	4808      	ldr	r0, [pc, #32]	@ (80002d4 <smartcar_S+0x64>)
 80002b4:	f001 f89b 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2110      	movs	r1, #16
 80002bc:	4806      	ldr	r0, [pc, #24]	@ (80002d8 <smartcar_S+0x68>)
 80002be:	f001 f896 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 80002c2:	2200      	movs	r2, #0
 80002c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002c8:	4803      	ldr	r0, [pc, #12]	@ (80002d8 <smartcar_S+0x68>)
 80002ca:	f001 f890 	bl	80013ee <HAL_GPIO_WritePin>
}
 80002ce:	bf00      	nop
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40010800 	.word	0x40010800
 80002d8:	40010c00 	.word	0x40010c00

080002dc <smartcar_FL>:

void smartcar_FL(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 80002e0:	2201      	movs	r2, #1
 80002e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002e6:	4816      	ldr	r0, [pc, #88]	@ (8000340 <smartcar_FL+0x64>)
 80002e8:	f001 f881 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 80002ec:	2201      	movs	r2, #1
 80002ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002f2:	4814      	ldr	r0, [pc, #80]	@ (8000344 <smartcar_FL+0x68>)
 80002f4:	f001 f87b 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80002f8:	2200      	movs	r2, #0
 80002fa:	2120      	movs	r1, #32
 80002fc:	4811      	ldr	r0, [pc, #68]	@ (8000344 <smartcar_FL+0x68>)
 80002fe:	f001 f876 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000302:	2200      	movs	r2, #0
 8000304:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000308:	480e      	ldr	r0, [pc, #56]	@ (8000344 <smartcar_FL+0x68>)
 800030a:	f001 f870 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 800030e:	2200      	movs	r2, #0
 8000310:	2108      	movs	r1, #8
 8000312:	480c      	ldr	r0, [pc, #48]	@ (8000344 <smartcar_FL+0x68>)
 8000314:	f001 f86b 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 8000318:	2200      	movs	r2, #0
 800031a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800031e:	4808      	ldr	r0, [pc, #32]	@ (8000340 <smartcar_FL+0x64>)
 8000320:	f001 f865 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 8000324:	2201      	movs	r2, #1
 8000326:	2110      	movs	r1, #16
 8000328:	4806      	ldr	r0, [pc, #24]	@ (8000344 <smartcar_FL+0x68>)
 800032a:	f001 f860 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 800032e:	2201      	movs	r2, #1
 8000330:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000334:	4803      	ldr	r0, [pc, #12]	@ (8000344 <smartcar_FL+0x68>)
 8000336:	f001 f85a 	bl	80013ee <HAL_GPIO_WritePin>
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40010800 	.word	0x40010800
 8000344:	40010c00 	.word	0x40010c00

08000348 <smartcar_FR>:


void smartcar_FR(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800034c:	2200      	movs	r2, #0
 800034e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000352:	4816      	ldr	r0, [pc, #88]	@ (80003ac <smartcar_FR+0x64>)
 8000354:	f001 f84b 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8000358:	2200      	movs	r2, #0
 800035a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800035e:	4814      	ldr	r0, [pc, #80]	@ (80003b0 <smartcar_FR+0x68>)
 8000360:	f001 f845 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 8000364:	2201      	movs	r2, #1
 8000366:	2120      	movs	r1, #32
 8000368:	4811      	ldr	r0, [pc, #68]	@ (80003b0 <smartcar_FR+0x68>)
 800036a:	f001 f840 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 800036e:	2201      	movs	r2, #1
 8000370:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000374:	480e      	ldr	r0, [pc, #56]	@ (80003b0 <smartcar_FR+0x68>)
 8000376:	f001 f83a 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 800037a:	2201      	movs	r2, #1
 800037c:	2108      	movs	r1, #8
 800037e:	480c      	ldr	r0, [pc, #48]	@ (80003b0 <smartcar_FR+0x68>)
 8000380:	f001 f835 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 8000384:	2201      	movs	r2, #1
 8000386:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800038a:	4808      	ldr	r0, [pc, #32]	@ (80003ac <smartcar_FR+0x64>)
 800038c:	f001 f82f 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000390:	2200      	movs	r2, #0
 8000392:	2110      	movs	r1, #16
 8000394:	4806      	ldr	r0, [pc, #24]	@ (80003b0 <smartcar_FR+0x68>)
 8000396:	f001 f82a 	bl	80013ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 800039a:	2200      	movs	r2, #0
 800039c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003a0:	4803      	ldr	r0, [pc, #12]	@ (80003b0 <smartcar_FR+0x68>)
 80003a2:	f001 f824 	bl	80013ee <HAL_GPIO_WritePin>
}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	40010800 	.word	0x40010800
 80003b0:	40010c00 	.word	0x40010c00

080003b4 <timer_start>:


void timer_start(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
   HAL_TIM_Base_Start(&htim1);
 80003b8:	4809      	ldr	r0, [pc, #36]	@ (80003e0 <timer_start+0x2c>)
 80003ba:	f001 fcb3 	bl	8001d24 <HAL_TIM_Base_Start>
   sprintf((char*)transmit, "=== HC-SR04 TEST===\r\n");
 80003be:	4909      	ldr	r1, [pc, #36]	@ (80003e4 <timer_start+0x30>)
 80003c0:	4809      	ldr	r0, [pc, #36]	@ (80003e8 <timer_start+0x34>)
 80003c2:	f002 fb11 	bl	80029e8 <siprintf>
   HAL_UART_Transmit(&huart2, transmit, strlen((char *)transmit), 1000);
 80003c6:	4808      	ldr	r0, [pc, #32]	@ (80003e8 <timer_start+0x34>)
 80003c8:	f7ff fec0 	bl	800014c <strlen>
 80003cc:	4603      	mov	r3, r0
 80003ce:	b29a      	uxth	r2, r3
 80003d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003d4:	4904      	ldr	r1, [pc, #16]	@ (80003e8 <timer_start+0x34>)
 80003d6:	4805      	ldr	r0, [pc, #20]	@ (80003ec <timer_start+0x38>)
 80003d8:	f001 ff68 	bl	80022ac <HAL_UART_Transmit>
}
 80003dc:	bf00      	nop
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000088 	.word	0x20000088
 80003e4:	08003a7c 	.word	0x08003a7c
 80003e8:	20000118 	.word	0x20000118
 80003ec:	200000d0 	.word	0x200000d0

080003f0 <delay_us>:

void delay_us(uint16_t us)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b083      	sub	sp, #12
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	80fb      	strh	r3, [r7, #6]
   __HAL_TIM_SET_COUNTER(&htim1, 0); // initislize counter to start from 0
 80003fa:	4b08      	ldr	r3, [pc, #32]	@ (800041c <delay_us+0x2c>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2200      	movs	r2, #0
 8000400:	625a      	str	r2, [r3, #36]	@ 0x24
   while((__HAL_TIM_GET_COUNTER(&htim1))<us); // wait count until us
 8000402:	bf00      	nop
 8000404:	4b05      	ldr	r3, [pc, #20]	@ (800041c <delay_us+0x2c>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800040a:	88fb      	ldrh	r3, [r7, #6]
 800040c:	429a      	cmp	r2, r3
 800040e:	d3f9      	bcc.n	8000404 <delay_us+0x14>
}
 8000410:	bf00      	nop
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	20000088 	.word	0x20000088

08000420 <L_trig>:

void L_trig(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(L_TRIG_GPIO_Port, L_TRIG_Pin, HIGH);
 8000424:	4b0a      	ldr	r3, [pc, #40]	@ (8000450 <L_trig+0x30>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	b2db      	uxtb	r3, r3
 800042a:	461a      	mov	r2, r3
 800042c:	2180      	movs	r1, #128	@ 0x80
 800042e:	4809      	ldr	r0, [pc, #36]	@ (8000454 <L_trig+0x34>)
 8000430:	f000 ffdd 	bl	80013ee <HAL_GPIO_WritePin>
   delay_us(10);
 8000434:	200a      	movs	r0, #10
 8000436:	f7ff ffdb 	bl	80003f0 <delay_us>
   HAL_GPIO_WritePin(L_TRIG_GPIO_Port, L_TRIG_Pin, LOW);
 800043a:	4b07      	ldr	r3, [pc, #28]	@ (8000458 <L_trig+0x38>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	b2db      	uxtb	r3, r3
 8000440:	461a      	mov	r2, r3
 8000442:	2180      	movs	r1, #128	@ 0x80
 8000444:	4803      	ldr	r0, [pc, #12]	@ (8000454 <L_trig+0x34>)
 8000446:	f000 ffd2 	bl	80013ee <HAL_GPIO_WritePin>
}
 800044a:	bf00      	nop
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	20000000 	.word	0x20000000
 8000454:	40011000 	.word	0x40011000
 8000458:	2000022c 	.word	0x2000022c

0800045c <L_echo>:

long unsigned int L_echo(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
    long unsigned int echo = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	607b      	str	r3, [r7, #4]

    while(HAL_GPIO_ReadPin(L_ECHO_GPIO_Port, L_ECHO_Pin) == LOW){}
 8000466:	bf00      	nop
 8000468:	2101      	movs	r1, #1
 800046a:	4815      	ldr	r0, [pc, #84]	@ (80004c0 <L_echo+0x64>)
 800046c:	f000 ffa8 	bl	80013c0 <HAL_GPIO_ReadPin>
 8000470:	4603      	mov	r3, r0
 8000472:	461a      	mov	r2, r3
 8000474:	4b13      	ldr	r3, [pc, #76]	@ (80004c4 <L_echo+0x68>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	429a      	cmp	r2, r3
 800047a:	d0f5      	beq.n	8000468 <L_echo+0xc>
         __HAL_TIM_SET_COUNTER(&htim1, 0);
 800047c:	4b12      	ldr	r3, [pc, #72]	@ (80004c8 <L_echo+0x6c>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2200      	movs	r2, #0
 8000482:	625a      	str	r2, [r3, #36]	@ 0x24
         while(HAL_GPIO_ReadPin(L_ECHO_GPIO_Port, L_ECHO_Pin) == HIGH);
 8000484:	bf00      	nop
 8000486:	2101      	movs	r1, #1
 8000488:	480d      	ldr	r0, [pc, #52]	@ (80004c0 <L_echo+0x64>)
 800048a:	f000 ff99 	bl	80013c0 <HAL_GPIO_ReadPin>
 800048e:	4603      	mov	r3, r0
 8000490:	461a      	mov	r2, r3
 8000492:	4b0e      	ldr	r3, [pc, #56]	@ (80004cc <L_echo+0x70>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	429a      	cmp	r2, r3
 8000498:	d0f5      	beq.n	8000486 <L_echo+0x2a>
         echo = __HAL_TIM_GET_COUNTER(&htim1);
 800049a:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <L_echo+0x6c>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004a0:	607b      	str	r3, [r7, #4]
    if( echo >= 240 && echo <= 23000 ) return echo;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	2bef      	cmp	r3, #239	@ 0xef
 80004a6:	d906      	bls.n	80004b6 <L_echo+0x5a>
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f645 12d8 	movw	r2, #23000	@ 0x59d8
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d801      	bhi.n	80004b6 <L_echo+0x5a>
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	e000      	b.n	80004b8 <L_echo+0x5c>
    else return 0;
 80004b6:	2300      	movs	r3, #0
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	3708      	adds	r7, #8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	40010c00 	.word	0x40010c00
 80004c4:	2000022c 	.word	0x2000022c
 80004c8:	20000088 	.word	0x20000088
 80004cc:	20000000 	.word	0x20000000

080004d0 <R_trig>:

void R_trig(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(R_TRIG_GPIO_Port, R_TRIG_Pin, HIGH);
 80004d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000504 <R_trig+0x34>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	461a      	mov	r2, r3
 80004dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004e0:	4809      	ldr	r0, [pc, #36]	@ (8000508 <R_trig+0x38>)
 80004e2:	f000 ff84 	bl	80013ee <HAL_GPIO_WritePin>
   delay_us(10);
 80004e6:	200a      	movs	r0, #10
 80004e8:	f7ff ff82 	bl	80003f0 <delay_us>
   HAL_GPIO_WritePin(R_TRIG_GPIO_Port, R_TRIG_Pin, LOW);
 80004ec:	4b07      	ldr	r3, [pc, #28]	@ (800050c <R_trig+0x3c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	461a      	mov	r2, r3
 80004f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004f8:	4803      	ldr	r0, [pc, #12]	@ (8000508 <R_trig+0x38>)
 80004fa:	f000 ff78 	bl	80013ee <HAL_GPIO_WritePin>
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	20000000 	.word	0x20000000
 8000508:	40010800 	.word	0x40010800
 800050c:	2000022c 	.word	0x2000022c

08000510 <R_echo>:

long unsigned int R_echo(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
    long unsigned int echo = 0;
 8000516:	2300      	movs	r3, #0
 8000518:	607b      	str	r3, [r7, #4]

    while(HAL_GPIO_ReadPin(R_ECHO_GPIO_Port, R_ECHO_Pin) == LOW){}
 800051a:	bf00      	nop
 800051c:	2110      	movs	r1, #16
 800051e:	4815      	ldr	r0, [pc, #84]	@ (8000574 <R_echo+0x64>)
 8000520:	f000 ff4e 	bl	80013c0 <HAL_GPIO_ReadPin>
 8000524:	4603      	mov	r3, r0
 8000526:	461a      	mov	r2, r3
 8000528:	4b13      	ldr	r3, [pc, #76]	@ (8000578 <R_echo+0x68>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	429a      	cmp	r2, r3
 800052e:	d0f5      	beq.n	800051c <R_echo+0xc>
         __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000530:	4b12      	ldr	r3, [pc, #72]	@ (800057c <R_echo+0x6c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	2200      	movs	r2, #0
 8000536:	625a      	str	r2, [r3, #36]	@ 0x24
         while(HAL_GPIO_ReadPin(R_ECHO_GPIO_Port, R_ECHO_Pin) == HIGH);
 8000538:	bf00      	nop
 800053a:	2110      	movs	r1, #16
 800053c:	480d      	ldr	r0, [pc, #52]	@ (8000574 <R_echo+0x64>)
 800053e:	f000 ff3f 	bl	80013c0 <HAL_GPIO_ReadPin>
 8000542:	4603      	mov	r3, r0
 8000544:	461a      	mov	r2, r3
 8000546:	4b0e      	ldr	r3, [pc, #56]	@ (8000580 <R_echo+0x70>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	429a      	cmp	r2, r3
 800054c:	d0f5      	beq.n	800053a <R_echo+0x2a>
         echo = __HAL_TIM_GET_COUNTER(&htim1);
 800054e:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <R_echo+0x6c>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000554:	607b      	str	r3, [r7, #4]
    if( echo >= 240 && echo <= 23000 ) return echo;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2bef      	cmp	r3, #239	@ 0xef
 800055a:	d906      	bls.n	800056a <R_echo+0x5a>
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f645 12d8 	movw	r2, #23000	@ 0x59d8
 8000562:	4293      	cmp	r3, r2
 8000564:	d801      	bhi.n	800056a <R_echo+0x5a>
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	e000      	b.n	800056c <R_echo+0x5c>
    else return 0;
 800056a:	2300      	movs	r3, #0
}
 800056c:	4618      	mov	r0, r3
 800056e:	3708      	adds	r7, #8
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	40010800 	.word	0x40010800
 8000578:	2000022c 	.word	0x2000022c
 800057c:	20000088 	.word	0x20000088
 8000580:	20000000 	.word	0x20000000

08000584 <L_ultrasonic>:

void L_ultrasonic(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	L_trig();
 8000588:	f7ff ff4a 	bl	8000420 <L_trig>
	L_echo_time = L_echo();
 800058c:	f7ff ff66 	bl	800045c <L_echo>
 8000590:	4603      	mov	r3, r0
 8000592:	461a      	mov	r2, r3
 8000594:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <L_ultrasonic+0x50>)
 8000596:	601a      	str	r2, [r3, #0]
	if(L_echo_time != 0)
 8000598:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <L_ultrasonic+0x50>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d013      	beq.n	80005c8 <L_ultrasonic+0x44>
	{
		L_dist = (int)(17 * L_echo_time / 100);
 80005a0:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <L_ultrasonic+0x50>)
 80005a2:	681a      	ldr	r2, [r3, #0]
 80005a4:	4613      	mov	r3, r2
 80005a6:	011b      	lsls	r3, r3, #4
 80005a8:	4413      	add	r3, r2
 80005aa:	4a0b      	ldr	r2, [pc, #44]	@ (80005d8 <L_ultrasonic+0x54>)
 80005ac:	fb82 1203 	smull	r1, r2, r2, r3
 80005b0:	1152      	asrs	r2, r2, #5
 80005b2:	17db      	asrs	r3, r3, #31
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	4a09      	ldr	r2, [pc, #36]	@ (80005dc <L_ultrasonic+0x58>)
 80005b8:	6013      	str	r3, [r2, #0]
		printf("L_Distance = %d(mm)\n\r\n", L_dist);
 80005ba:	4b08      	ldr	r3, [pc, #32]	@ (80005dc <L_ultrasonic+0x58>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4619      	mov	r1, r3
 80005c0:	4807      	ldr	r0, [pc, #28]	@ (80005e0 <L_ultrasonic+0x5c>)
 80005c2:	f002 f9a1 	bl	8002908 <iprintf>
	}
	else
		printf("Out of Range!\n\r\n");

}
 80005c6:	e002      	b.n	80005ce <L_ultrasonic+0x4a>
		printf("Out of Range!\n\r\n");
 80005c8:	4806      	ldr	r0, [pc, #24]	@ (80005e4 <L_ultrasonic+0x60>)
 80005ca:	f002 fa05 	bl	80029d8 <puts>
}
 80005ce:	bf00      	nop
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000021c 	.word	0x2000021c
 80005d8:	51eb851f 	.word	0x51eb851f
 80005dc:	20000224 	.word	0x20000224
 80005e0:	08003a94 	.word	0x08003a94
 80005e4:	08003aac 	.word	0x08003aac

080005e8 <R_ultrasonic>:

void R_ultrasonic(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	R_trig();
 80005ec:	f7ff ff70 	bl	80004d0 <R_trig>
	R_echo_time = R_echo();
 80005f0:	f7ff ff8e 	bl	8000510 <R_echo>
 80005f4:	4603      	mov	r3, r0
 80005f6:	461a      	mov	r2, r3
 80005f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <R_ultrasonic+0x50>)
 80005fa:	601a      	str	r2, [r3, #0]
	if(R_echo_time != 0)
 80005fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <R_ultrasonic+0x50>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d013      	beq.n	800062c <R_ultrasonic+0x44>
	{
		R_dist = (int)(17 * R_echo_time / 100);
 8000604:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <R_ultrasonic+0x50>)
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	4613      	mov	r3, r2
 800060a:	011b      	lsls	r3, r3, #4
 800060c:	4413      	add	r3, r2
 800060e:	4a0b      	ldr	r2, [pc, #44]	@ (800063c <R_ultrasonic+0x54>)
 8000610:	fb82 1203 	smull	r1, r2, r2, r3
 8000614:	1152      	asrs	r2, r2, #5
 8000616:	17db      	asrs	r3, r3, #31
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	4a09      	ldr	r2, [pc, #36]	@ (8000640 <R_ultrasonic+0x58>)
 800061c:	6013      	str	r3, [r2, #0]
		printf("R_Distance = %d(mm)\n\r\n", R_dist);
 800061e:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <R_ultrasonic+0x58>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4619      	mov	r1, r3
 8000624:	4807      	ldr	r0, [pc, #28]	@ (8000644 <R_ultrasonic+0x5c>)
 8000626:	f002 f96f 	bl	8002908 <iprintf>
	}
	else
		printf("Out of Range!\n\r\n");

}
 800062a:	e002      	b.n	8000632 <R_ultrasonic+0x4a>
		printf("Out of Range!\n\r\n");
 800062c:	4806      	ldr	r0, [pc, #24]	@ (8000648 <R_ultrasonic+0x60>)
 800062e:	f002 f9d3 	bl	80029d8 <puts>
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000220 	.word	0x20000220
 800063c:	51eb851f 	.word	0x51eb851f
 8000640:	20000228 	.word	0x20000228
 8000644:	08003abc 	.word	0x08003abc
 8000648:	08003aac 	.word	0x08003aac

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000650:	f000 fbc2 	bl	8000dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000654:	f000 f8be 	bl	80007d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000658:	f000 f978 	bl	800094c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800065c:	f000 f94c 	bl	80008f8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000660:	f000 f8fa 	bl	8000858 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  timer_start();
 8000664:	f7ff fea6 	bl	80003b4 <timer_start>
  printf("=== RC CAR Test ===\r\n");
 8000668:	484e      	ldr	r0, [pc, #312]	@ (80007a4 <main+0x158>)
 800066a:	f002 f9b5 	bl	80029d8 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("=== Enter your word ===\r\n\r\n");
 800066e:	484e      	ldr	r0, [pc, #312]	@ (80007a8 <main+0x15c>)
 8000670:	f002 f9b2 	bl	80029d8 <puts>
	  HAL_UART_Receive(&huart2, &receive, 1, 0);
 8000674:	2300      	movs	r3, #0
 8000676:	2201      	movs	r2, #1
 8000678:	494c      	ldr	r1, [pc, #304]	@ (80007ac <main+0x160>)
 800067a:	484d      	ldr	r0, [pc, #308]	@ (80007b0 <main+0x164>)
 800067c:	f001 fea1 	bl	80023c2 <HAL_UART_Receive>
	  L_ultrasonic();
 8000680:	f7ff ff80 	bl	8000584 <L_ultrasonic>
	  R_ultrasonic();
 8000684:	f7ff ffb0 	bl	80005e8 <R_ultrasonic>

	  if(receive == 'W')
 8000688:	4b48      	ldr	r3, [pc, #288]	@ (80007ac <main+0x160>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b57      	cmp	r3, #87	@ 0x57
 800068e:	d117      	bne.n	80006c0 <main+0x74>
	  {
		  printf("\r\n");
 8000690:	4848      	ldr	r0, [pc, #288]	@ (80007b4 <main+0x168>)
 8000692:	f002 f9a1 	bl	80029d8 <puts>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000696:	2201      	movs	r2, #1
 8000698:	2120      	movs	r1, #32
 800069a:	4847      	ldr	r0, [pc, #284]	@ (80007b8 <main+0x16c>)
 800069c:	f000 fea7 	bl	80013ee <HAL_GPIO_WritePin>
		  sprintf((char *)transmit, "GO\n\r\n");
 80006a0:	4946      	ldr	r1, [pc, #280]	@ (80007bc <main+0x170>)
 80006a2:	4847      	ldr	r0, [pc, #284]	@ (80007c0 <main+0x174>)
 80006a4:	f002 f9a0 	bl	80029e8 <siprintf>
		  HAL_UART_Transmit(&huart2, &transmit, strlen((char *)transmit), 100);
 80006a8:	4845      	ldr	r0, [pc, #276]	@ (80007c0 <main+0x174>)
 80006aa:	f7ff fd4f 	bl	800014c <strlen>
 80006ae:	4603      	mov	r3, r0
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	2364      	movs	r3, #100	@ 0x64
 80006b4:	4942      	ldr	r1, [pc, #264]	@ (80007c0 <main+0x174>)
 80006b6:	483e      	ldr	r0, [pc, #248]	@ (80007b0 <main+0x164>)
 80006b8:	f001 fdf8 	bl	80022ac <HAL_UART_Transmit>
		  smartcar_F();
 80006bc:	f7ff fd6c 	bl	8000198 <smartcar_F>

	  }

	  if(receive == 'S')
 80006c0:	4b3a      	ldr	r3, [pc, #232]	@ (80007ac <main+0x160>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b53      	cmp	r3, #83	@ 0x53
 80006c6:	d117      	bne.n	80006f8 <main+0xac>
	  {
		  printf("\r\n");
 80006c8:	483a      	ldr	r0, [pc, #232]	@ (80007b4 <main+0x168>)
 80006ca:	f002 f985 	bl	80029d8 <puts>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80006ce:	2201      	movs	r2, #1
 80006d0:	2120      	movs	r1, #32
 80006d2:	4839      	ldr	r0, [pc, #228]	@ (80007b8 <main+0x16c>)
 80006d4:	f000 fe8b 	bl	80013ee <HAL_GPIO_WritePin>
		  sprintf((char *)transmit, "BACK\n\r\n");
 80006d8:	493a      	ldr	r1, [pc, #232]	@ (80007c4 <main+0x178>)
 80006da:	4839      	ldr	r0, [pc, #228]	@ (80007c0 <main+0x174>)
 80006dc:	f002 f984 	bl	80029e8 <siprintf>
		  HAL_UART_Transmit(&huart2, &transmit, strlen((char *)transmit), 100);
 80006e0:	4837      	ldr	r0, [pc, #220]	@ (80007c0 <main+0x174>)
 80006e2:	f7ff fd33 	bl	800014c <strlen>
 80006e6:	4603      	mov	r3, r0
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	2364      	movs	r3, #100	@ 0x64
 80006ec:	4934      	ldr	r1, [pc, #208]	@ (80007c0 <main+0x174>)
 80006ee:	4830      	ldr	r0, [pc, #192]	@ (80007b0 <main+0x164>)
 80006f0:	f001 fddc 	bl	80022ac <HAL_UART_Transmit>
		  smartcar_B();
 80006f4:	f7ff fd86 	bl	8000204 <smartcar_B>
	  }

	  if(receive == 'A')
 80006f8:	4b2c      	ldr	r3, [pc, #176]	@ (80007ac <main+0x160>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b41      	cmp	r3, #65	@ 0x41
 80006fe:	d117      	bne.n	8000730 <main+0xe4>
	  {
		  printf("\r\n");
 8000700:	482c      	ldr	r0, [pc, #176]	@ (80007b4 <main+0x168>)
 8000702:	f002 f969 	bl	80029d8 <puts>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000706:	2201      	movs	r2, #1
 8000708:	2120      	movs	r1, #32
 800070a:	482b      	ldr	r0, [pc, #172]	@ (80007b8 <main+0x16c>)
 800070c:	f000 fe6f 	bl	80013ee <HAL_GPIO_WritePin>
		  sprintf((char *)transmit, "F_LEFT\n\r\n");
 8000710:	492d      	ldr	r1, [pc, #180]	@ (80007c8 <main+0x17c>)
 8000712:	482b      	ldr	r0, [pc, #172]	@ (80007c0 <main+0x174>)
 8000714:	f002 f968 	bl	80029e8 <siprintf>
		  HAL_UART_Transmit(&huart2, &transmit, strlen((char *)transmit), 100);
 8000718:	4829      	ldr	r0, [pc, #164]	@ (80007c0 <main+0x174>)
 800071a:	f7ff fd17 	bl	800014c <strlen>
 800071e:	4603      	mov	r3, r0
 8000720:	b29a      	uxth	r2, r3
 8000722:	2364      	movs	r3, #100	@ 0x64
 8000724:	4926      	ldr	r1, [pc, #152]	@ (80007c0 <main+0x174>)
 8000726:	4822      	ldr	r0, [pc, #136]	@ (80007b0 <main+0x164>)
 8000728:	f001 fdc0 	bl	80022ac <HAL_UART_Transmit>
		  smartcar_FL();
 800072c:	f7ff fdd6 	bl	80002dc <smartcar_FL>
	  }

	  if(receive == 'D')
 8000730:	4b1e      	ldr	r3, [pc, #120]	@ (80007ac <main+0x160>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b44      	cmp	r3, #68	@ 0x44
 8000736:	d117      	bne.n	8000768 <main+0x11c>
	  {
		  printf("\r\n");
 8000738:	481e      	ldr	r0, [pc, #120]	@ (80007b4 <main+0x168>)
 800073a:	f002 f94d 	bl	80029d8 <puts>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 800073e:	2201      	movs	r2, #1
 8000740:	2120      	movs	r1, #32
 8000742:	481d      	ldr	r0, [pc, #116]	@ (80007b8 <main+0x16c>)
 8000744:	f000 fe53 	bl	80013ee <HAL_GPIO_WritePin>
		  sprintf((char *)transmit, "F_RIGHT\n\r\n");
 8000748:	4920      	ldr	r1, [pc, #128]	@ (80007cc <main+0x180>)
 800074a:	481d      	ldr	r0, [pc, #116]	@ (80007c0 <main+0x174>)
 800074c:	f002 f94c 	bl	80029e8 <siprintf>
		  HAL_UART_Transmit(&huart2, &transmit, strlen((char *)transmit), 100);
 8000750:	481b      	ldr	r0, [pc, #108]	@ (80007c0 <main+0x174>)
 8000752:	f7ff fcfb 	bl	800014c <strlen>
 8000756:	4603      	mov	r3, r0
 8000758:	b29a      	uxth	r2, r3
 800075a:	2364      	movs	r3, #100	@ 0x64
 800075c:	4918      	ldr	r1, [pc, #96]	@ (80007c0 <main+0x174>)
 800075e:	4814      	ldr	r0, [pc, #80]	@ (80007b0 <main+0x164>)
 8000760:	f001 fda4 	bl	80022ac <HAL_UART_Transmit>
		  smartcar_FR();
 8000764:	f7ff fdf0 	bl	8000348 <smartcar_FR>
	  }

	  if(receive == 'P')
 8000768:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <main+0x160>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b50      	cmp	r3, #80	@ 0x50
 800076e:	f47f af7e 	bne.w	800066e <main+0x22>
	  {
		  printf("\r\n");
 8000772:	4810      	ldr	r0, [pc, #64]	@ (80007b4 <main+0x168>)
 8000774:	f002 f930 	bl	80029d8 <puts>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000778:	2200      	movs	r2, #0
 800077a:	2120      	movs	r1, #32
 800077c:	480e      	ldr	r0, [pc, #56]	@ (80007b8 <main+0x16c>)
 800077e:	f000 fe36 	bl	80013ee <HAL_GPIO_WritePin>
		  sprintf((char *)transmit, "OFF\n\r\n");
 8000782:	4913      	ldr	r1, [pc, #76]	@ (80007d0 <main+0x184>)
 8000784:	480e      	ldr	r0, [pc, #56]	@ (80007c0 <main+0x174>)
 8000786:	f002 f92f 	bl	80029e8 <siprintf>
		  HAL_UART_Transmit(&huart2, &transmit, strlen((char *)transmit), 100);
 800078a:	480d      	ldr	r0, [pc, #52]	@ (80007c0 <main+0x174>)
 800078c:	f7ff fcde 	bl	800014c <strlen>
 8000790:	4603      	mov	r3, r0
 8000792:	b29a      	uxth	r2, r3
 8000794:	2364      	movs	r3, #100	@ 0x64
 8000796:	490a      	ldr	r1, [pc, #40]	@ (80007c0 <main+0x174>)
 8000798:	4805      	ldr	r0, [pc, #20]	@ (80007b0 <main+0x164>)
 800079a:	f001 fd87 	bl	80022ac <HAL_UART_Transmit>
		  smartcar_S();
 800079e:	f7ff fd67 	bl	8000270 <smartcar_S>
	  printf("=== Enter your word ===\r\n\r\n");
 80007a2:	e764      	b.n	800066e <main+0x22>
 80007a4:	08003ad4 	.word	0x08003ad4
 80007a8:	08003aec 	.word	0x08003aec
 80007ac:	20000218 	.word	0x20000218
 80007b0:	200000d0 	.word	0x200000d0
 80007b4:	08003a78 	.word	0x08003a78
 80007b8:	40010800 	.word	0x40010800
 80007bc:	08003b08 	.word	0x08003b08
 80007c0:	20000118 	.word	0x20000118
 80007c4:	08003b10 	.word	0x08003b10
 80007c8:	08003b18 	.word	0x08003b18
 80007cc:	08003b24 	.word	0x08003b24
 80007d0:	08003b30 	.word	0x08003b30

080007d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b090      	sub	sp, #64	@ 0x40
 80007d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007da:	f107 0318 	add.w	r3, r7, #24
 80007de:	2228      	movs	r2, #40	@ 0x28
 80007e0:	2100      	movs	r1, #0
 80007e2:	4618      	mov	r0, r3
 80007e4:	f002 f9fa 	bl	8002bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f6:	2302      	movs	r3, #2
 80007f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007fa:	2301      	movs	r3, #1
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007fe:	2310      	movs	r3, #16
 8000800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000802:	2302      	movs	r3, #2
 8000804:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000806:	2300      	movs	r3, #0
 8000808:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800080a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800080e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000810:	f107 0318 	add.w	r3, r7, #24
 8000814:	4618      	mov	r0, r3
 8000816:	f000 fe25 	bl	8001464 <HAL_RCC_OscConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000820:	f000 f946 	bl	8000ab0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000824:	230f      	movs	r3, #15
 8000826:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000828:	2302      	movs	r3, #2
 800082a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000830:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000834:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	2102      	movs	r1, #2
 800083e:	4618      	mov	r0, r3
 8000840:	f001 f892 	bl	8001968 <HAL_RCC_ClockConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800084a:	f000 f931 	bl	8000ab0 <Error_Handler>
  }
}
 800084e:	bf00      	nop
 8000850:	3740      	adds	r7, #64	@ 0x40
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800085e:	f107 0308 	add.w	r3, r7, #8
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800086c:	463b      	mov	r3, r7
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <MX_TIM1_Init+0x98>)
 8000876:	4a1f      	ldr	r2, [pc, #124]	@ (80008f4 <MX_TIM1_Init+0x9c>)
 8000878:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 800087a:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <MX_TIM1_Init+0x98>)
 800087c:	223f      	movs	r2, #63	@ 0x3f
 800087e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000880:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <MX_TIM1_Init+0x98>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000886:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <MX_TIM1_Init+0x98>)
 8000888:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800088c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <MX_TIM1_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000894:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <MX_TIM1_Init+0x98>)
 8000896:	2200      	movs	r2, #0
 8000898:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800089a:	4b15      	ldr	r3, [pc, #84]	@ (80008f0 <MX_TIM1_Init+0x98>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008a0:	4813      	ldr	r0, [pc, #76]	@ (80008f0 <MX_TIM1_Init+0x98>)
 80008a2:	f001 f9ef 	bl	8001c84 <HAL_TIM_Base_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80008ac:	f000 f900 	bl	8000ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008b6:	f107 0308 	add.w	r3, r7, #8
 80008ba:	4619      	mov	r1, r3
 80008bc:	480c      	ldr	r0, [pc, #48]	@ (80008f0 <MX_TIM1_Init+0x98>)
 80008be:	f001 fa7b 	bl	8001db8 <HAL_TIM_ConfigClockSource>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80008c8:	f000 f8f2 	bl	8000ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008cc:	2300      	movs	r3, #0
 80008ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d0:	2300      	movs	r3, #0
 80008d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008d4:	463b      	mov	r3, r7
 80008d6:	4619      	mov	r1, r3
 80008d8:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <MX_TIM1_Init+0x98>)
 80008da:	f001 fc39 	bl	8002150 <HAL_TIMEx_MasterConfigSynchronization>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80008e4:	f000 f8e4 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000088 	.word	0x20000088
 80008f4:	40012c00 	.word	0x40012c00

080008f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008fc:	4b11      	ldr	r3, [pc, #68]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 80008fe:	4a12      	ldr	r2, [pc, #72]	@ (8000948 <MX_USART2_UART_Init+0x50>)
 8000900:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 8000904:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000908:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800090a:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000910:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000916:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800091c:	4b09      	ldr	r3, [pc, #36]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 800091e:	220c      	movs	r2, #12
 8000920:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000922:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000928:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 800092a:	2200      	movs	r2, #0
 800092c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800092e:	4805      	ldr	r0, [pc, #20]	@ (8000944 <MX_USART2_UART_Init+0x4c>)
 8000930:	f001 fc6c 	bl	800220c <HAL_UART_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800093a:	f000 f8b9 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200000d0 	.word	0x200000d0
 8000948:	40004400 	.word	0x40004400

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b088      	sub	sp, #32
 8000950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000952:	f107 0310 	add.w	r3, r7, #16
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000960:	4b4e      	ldr	r3, [pc, #312]	@ (8000a9c <MX_GPIO_Init+0x150>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	4a4d      	ldr	r2, [pc, #308]	@ (8000a9c <MX_GPIO_Init+0x150>)
 8000966:	f043 0310 	orr.w	r3, r3, #16
 800096a:	6193      	str	r3, [r2, #24]
 800096c:	4b4b      	ldr	r3, [pc, #300]	@ (8000a9c <MX_GPIO_Init+0x150>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	f003 0310 	and.w	r3, r3, #16
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000978:	4b48      	ldr	r3, [pc, #288]	@ (8000a9c <MX_GPIO_Init+0x150>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	4a47      	ldr	r2, [pc, #284]	@ (8000a9c <MX_GPIO_Init+0x150>)
 800097e:	f043 0320 	orr.w	r3, r3, #32
 8000982:	6193      	str	r3, [r2, #24]
 8000984:	4b45      	ldr	r3, [pc, #276]	@ (8000a9c <MX_GPIO_Init+0x150>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	f003 0320 	and.w	r3, r3, #32
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000990:	4b42      	ldr	r3, [pc, #264]	@ (8000a9c <MX_GPIO_Init+0x150>)
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	4a41      	ldr	r2, [pc, #260]	@ (8000a9c <MX_GPIO_Init+0x150>)
 8000996:	f043 0304 	orr.w	r3, r3, #4
 800099a:	6193      	str	r3, [r2, #24]
 800099c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a9c <MX_GPIO_Init+0x150>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	f003 0304 	and.w	r3, r3, #4
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a8:	4b3c      	ldr	r3, [pc, #240]	@ (8000a9c <MX_GPIO_Init+0x150>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	4a3b      	ldr	r2, [pc, #236]	@ (8000a9c <MX_GPIO_Init+0x150>)
 80009ae:	f043 0308 	orr.w	r3, r3, #8
 80009b2:	6193      	str	r3, [r2, #24]
 80009b4:	4b39      	ldr	r3, [pc, #228]	@ (8000a9c <MX_GPIO_Init+0x150>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	f003 0308 	and.w	r3, r3, #8
 80009bc:	603b      	str	r3, [r7, #0]
 80009be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|LD2_Pin|R_TRIG_Pin|LBF_Pin
 80009c0:	2200      	movs	r2, #0
 80009c2:	f240 7121 	movw	r1, #1825	@ 0x721
 80009c6:	4836      	ldr	r0, [pc, #216]	@ (8000aa0 <MX_GPIO_Init+0x154>)
 80009c8:	f000 fd11 	bl	80013ee <HAL_GPIO_WritePin>
                          |LFB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 80009d2:	4834      	ldr	r0, [pc, #208]	@ (8000aa4 <MX_GPIO_Init+0x158>)
 80009d4:	f000 fd0b 	bl	80013ee <HAL_GPIO_WritePin>
                          |RBF_Pin|RBB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_TRIG_GPIO_Port, L_TRIG_Pin, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	2180      	movs	r1, #128	@ 0x80
 80009dc:	4832      	ldr	r0, [pc, #200]	@ (8000aa8 <MX_GPIO_Init+0x15c>)
 80009de:	f000 fd06 	bl	80013ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009e8:	4b30      	ldr	r3, [pc, #192]	@ (8000aac <MX_GPIO_Init+0x160>)
 80009ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f0:	f107 0310 	add.w	r3, r7, #16
 80009f4:	4619      	mov	r1, r3
 80009f6:	482c      	ldr	r0, [pc, #176]	@ (8000aa8 <MX_GPIO_Init+0x15c>)
 80009f8:	f000 fb5e 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LD2_Pin R_TRIG_Pin LBF_Pin
                           LFB_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LD2_Pin|R_TRIG_Pin|LBF_Pin
 80009fc:	f240 7321 	movw	r3, #1825	@ 0x721
 8000a00:	613b      	str	r3, [r7, #16]
                          |LFB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0e:	f107 0310 	add.w	r3, r7, #16
 8000a12:	4619      	mov	r1, r3
 8000a14:	4822      	ldr	r0, [pc, #136]	@ (8000aa0 <MX_GPIO_Init+0x154>)
 8000a16:	f000 fb4f 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : R_ECHO_Pin */
  GPIO_InitStruct.Pin = R_ECHO_Pin;
 8000a1a:	2310      	movs	r3, #16
 8000a1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(R_ECHO_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f107 0310 	add.w	r3, r7, #16
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	481c      	ldr	r0, [pc, #112]	@ (8000aa0 <MX_GPIO_Init+0x154>)
 8000a2e:	f000 fb43 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : L_ECHO_Pin */
  GPIO_InitStruct.Pin = L_ECHO_Pin;
 8000a32:	2301      	movs	r3, #1
 8000a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(L_ECHO_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	f107 0310 	add.w	r3, r7, #16
 8000a42:	4619      	mov	r1, r3
 8000a44:	4817      	ldr	r0, [pc, #92]	@ (8000aa4 <MX_GPIO_Init+0x158>)
 8000a46:	f000 fb37 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LBB_Pin LFF_Pin RFF_Pin RFB_Pin
                           RBF_Pin RBB_Pin */
  GPIO_InitStruct.Pin = LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 8000a4a:	f44f 63e7 	mov.w	r3, #1848	@ 0x738
 8000a4e:	613b      	str	r3, [r7, #16]
                          |RBF_Pin|RBB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 0310 	add.w	r3, r7, #16
 8000a60:	4619      	mov	r1, r3
 8000a62:	4810      	ldr	r0, [pc, #64]	@ (8000aa4 <MX_GPIO_Init+0x158>)
 8000a64:	f000 fb28 	bl	80010b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : L_TRIG_Pin */
  GPIO_InitStruct.Pin = L_TRIG_Pin;
 8000a68:	2380      	movs	r3, #128	@ 0x80
 8000a6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L_TRIG_GPIO_Port, &GPIO_InitStruct);
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	480a      	ldr	r0, [pc, #40]	@ (8000aa8 <MX_GPIO_Init+0x15c>)
 8000a80:	f000 fb1a 	bl	80010b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2100      	movs	r1, #0
 8000a88:	2028      	movs	r0, #40	@ 0x28
 8000a8a:	f000 fade 	bl	800104a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a8e:	2028      	movs	r0, #40	@ 0x28
 8000a90:	f000 faf7 	bl	8001082 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a94:	bf00      	nop
 8000a96:	3720      	adds	r7, #32
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40010800 	.word	0x40010800
 8000aa4:	40010c00 	.word	0x40010c00
 8000aa8:	40011000 	.word	0x40011000
 8000aac:	10110000 	.word	0x10110000

08000ab0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab4:	b672      	cpsid	i
}
 8000ab6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <Error_Handler+0x8>

08000abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <HAL_MspInit+0x5c>)
 8000ac4:	699b      	ldr	r3, [r3, #24]
 8000ac6:	4a14      	ldr	r2, [pc, #80]	@ (8000b18 <HAL_MspInit+0x5c>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6193      	str	r3, [r2, #24]
 8000ace:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <HAL_MspInit+0x5c>)
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ada:	4b0f      	ldr	r3, [pc, #60]	@ (8000b18 <HAL_MspInit+0x5c>)
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	4a0e      	ldr	r2, [pc, #56]	@ (8000b18 <HAL_MspInit+0x5c>)
 8000ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ae4:	61d3      	str	r3, [r2, #28]
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <HAL_MspInit+0x5c>)
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000af2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <HAL_MspInit+0x60>)
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <HAL_MspInit+0x60>)
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010000 	.word	0x40010000

08000b20 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a09      	ldr	r2, [pc, #36]	@ (8000b54 <HAL_TIM_Base_MspInit+0x34>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d10b      	bne.n	8000b4a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b32:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <HAL_TIM_Base_MspInit+0x38>)
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	4a08      	ldr	r2, [pc, #32]	@ (8000b58 <HAL_TIM_Base_MspInit+0x38>)
 8000b38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b3c:	6193      	str	r3, [r2, #24]
 8000b3e:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <HAL_TIM_Base_MspInit+0x38>)
 8000b40:	699b      	ldr	r3, [r3, #24]
 8000b42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3714      	adds	r7, #20
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr
 8000b54:	40012c00 	.word	0x40012c00
 8000b58:	40021000 	.word	0x40021000

08000b5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b088      	sub	sp, #32
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <HAL_UART_MspInit+0x70>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d123      	bne.n	8000bc4 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b7c:	4b14      	ldr	r3, [pc, #80]	@ (8000bd0 <HAL_UART_MspInit+0x74>)
 8000b7e:	69db      	ldr	r3, [r3, #28]
 8000b80:	4a13      	ldr	r2, [pc, #76]	@ (8000bd0 <HAL_UART_MspInit+0x74>)
 8000b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b86:	61d3      	str	r3, [r2, #28]
 8000b88:	4b11      	ldr	r3, [pc, #68]	@ (8000bd0 <HAL_UART_MspInit+0x74>)
 8000b8a:	69db      	ldr	r3, [r3, #28]
 8000b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd0 <HAL_UART_MspInit+0x74>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd0 <HAL_UART_MspInit+0x74>)
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd0 <HAL_UART_MspInit+0x74>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bac:	230c      	movs	r3, #12
 8000bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	f107 0310 	add.w	r3, r7, #16
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4805      	ldr	r0, [pc, #20]	@ (8000bd4 <HAL_UART_MspInit+0x78>)
 8000bc0:	f000 fa7a 	bl	80010b8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bc4:	bf00      	nop
 8000bc6:	3720      	adds	r7, #32
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40004400 	.word	0x40004400
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	40010800 	.word	0x40010800

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <NMI_Handler+0x4>

08000be0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <HardFault_Handler+0x4>

08000be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <MemManage_Handler+0x4>

08000bf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <BusFault_Handler+0x4>

08000bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <UsageFault_Handler+0x4>

08000c00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr

08000c0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bc80      	pop	{r7}
 8000c16:	4770      	bx	lr

08000c18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c28:	f000 f91c 	bl	8000e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c38:	f000 fbf2 	bl	8001420 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]
 8000c50:	e00a      	b.n	8000c68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c52:	f3af 8000 	nop.w
 8000c56:	4601      	mov	r1, r0
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	1c5a      	adds	r2, r3, #1
 8000c5c:	60ba      	str	r2, [r7, #8]
 8000c5e:	b2ca      	uxtb	r2, r1
 8000c60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	3301      	adds	r3, #1
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	dbf0      	blt.n	8000c52 <_read+0x12>
  }

  return len;
 8000c70:	687b      	ldr	r3, [r7, #4]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	60f8      	str	r0, [r7, #12]
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	e009      	b.n	8000ca0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	1c5a      	adds	r2, r3, #1
 8000c90:	60ba      	str	r2, [r7, #8]
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fa61 	bl	800015c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	697a      	ldr	r2, [r7, #20]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	dbf1      	blt.n	8000c8c <_write+0x12>
  }
  return len;
 8000ca8:	687b      	ldr	r3, [r7, #4]
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <_close>:

int _close(int file)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	b083      	sub	sp, #12
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cd8:	605a      	str	r2, [r3, #4]
  return 0;
 8000cda:	2300      	movs	r3, #0
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bc80      	pop	{r7}
 8000ce4:	4770      	bx	lr

08000ce6 <_isatty>:

int _isatty(int file)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr

08000cfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	b085      	sub	sp, #20
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	60f8      	str	r0, [r7, #12]
 8000d02:	60b9      	str	r1, [r7, #8]
 8000d04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d06:	2300      	movs	r3, #0
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr
	...

08000d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d1c:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <_sbrk+0x5c>)
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <_sbrk+0x60>)
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d28:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <_sbrk+0x64>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <_sbrk+0x64>)
 8000d32:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <_sbrk+0x68>)
 8000d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d207      	bcs.n	8000d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d44:	f001 ff98 	bl	8002c78 <__errno>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d52:	e009      	b.n	8000d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d54:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d5a:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	4a05      	ldr	r2, [pc, #20]	@ (8000d78 <_sbrk+0x64>)
 8000d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d66:	68fb      	ldr	r3, [r7, #12]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20005000 	.word	0x20005000
 8000d74:	00000400 	.word	0x00000400
 8000d78:	20000230 	.word	0x20000230
 8000d7c:	20000388 	.word	0x20000388

08000d80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr

08000d8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d8c:	f7ff fff8 	bl	8000d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d90:	480b      	ldr	r0, [pc, #44]	@ (8000dc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000d92:	490c      	ldr	r1, [pc, #48]	@ (8000dc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000d94:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d98:	e002      	b.n	8000da0 <LoopCopyDataInit>

08000d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9e:	3304      	adds	r3, #4

08000da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da4:	d3f9      	bcc.n	8000d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da6:	4a09      	ldr	r2, [pc, #36]	@ (8000dcc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000da8:	4c09      	ldr	r4, [pc, #36]	@ (8000dd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dac:	e001      	b.n	8000db2 <LoopFillZerobss>

08000dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db0:	3204      	adds	r2, #4

08000db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db4:	d3fb      	bcc.n	8000dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000db6:	f001 ff65 	bl	8002c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dba:	f7ff fc47 	bl	800064c <main>
  bx lr
 8000dbe:	4770      	bx	lr
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000dc8:	08003ba8 	.word	0x08003ba8
  ldr r2, =_sbss
 8000dcc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000dd0:	20000384 	.word	0x20000384

08000dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC1_2_IRQHandler>
	...

08000dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ddc:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <HAL_Init+0x28>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a07      	ldr	r2, [pc, #28]	@ (8000e00 <HAL_Init+0x28>)
 8000de2:	f043 0310 	orr.w	r3, r3, #16
 8000de6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de8:	2003      	movs	r0, #3
 8000dea:	f000 f923 	bl	8001034 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f000 f808 	bl	8000e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df4:	f7ff fe62 	bl	8000abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40022000 	.word	0x40022000

08000e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <HAL_InitTick+0x54>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_InitTick+0x58>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	4619      	mov	r1, r3
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 f93b 	bl	800109e <HAL_SYSTICK_Config>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e00e      	b.n	8000e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2b0f      	cmp	r3, #15
 8000e36:	d80a      	bhi.n	8000e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e40:	f000 f903 	bl	800104a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e44:	4a06      	ldr	r2, [pc, #24]	@ (8000e60 <HAL_InitTick+0x5c>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	e000      	b.n	8000e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000004 	.word	0x20000004
 8000e5c:	2000000c 	.word	0x2000000c
 8000e60:	20000008 	.word	0x20000008

08000e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e68:	4b05      	ldr	r3, [pc, #20]	@ (8000e80 <HAL_IncTick+0x1c>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b05      	ldr	r3, [pc, #20]	@ (8000e84 <HAL_IncTick+0x20>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4413      	add	r3, r2
 8000e74:	4a03      	ldr	r2, [pc, #12]	@ (8000e84 <HAL_IncTick+0x20>)
 8000e76:	6013      	str	r3, [r2, #0]
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr
 8000e80:	2000000c 	.word	0x2000000c
 8000e84:	20000234 	.word	0x20000234

08000e88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e8c:	4b02      	ldr	r3, [pc, #8]	@ (8000e98 <HAL_GetTick+0x10>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	20000234 	.word	0x20000234

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db0b      	blt.n	8000f2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f003 021f 	and.w	r2, r3, #31
 8000f18:	4906      	ldr	r1, [pc, #24]	@ (8000f34 <__NVIC_EnableIRQ+0x34>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	095b      	lsrs	r3, r3, #5
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100

08000f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	db0a      	blt.n	8000f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	490c      	ldr	r1, [pc, #48]	@ (8000f84 <__NVIC_SetPriority+0x4c>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	0112      	lsls	r2, r2, #4
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f60:	e00a      	b.n	8000f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4908      	ldr	r1, [pc, #32]	@ (8000f88 <__NVIC_SetPriority+0x50>)
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	f003 030f 	and.w	r3, r3, #15
 8000f6e:	3b04      	subs	r3, #4
 8000f70:	0112      	lsls	r2, r2, #4
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	440b      	add	r3, r1
 8000f76:	761a      	strb	r2, [r3, #24]
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000e100 	.word	0xe000e100
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	@ 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f1c3 0307 	rsb	r3, r3, #7
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	bf28      	it	cs
 8000faa:	2304      	movcs	r3, #4
 8000fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	2b06      	cmp	r3, #6
 8000fb4:	d902      	bls.n	8000fbc <NVIC_EncodePriority+0x30>
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3b03      	subs	r3, #3
 8000fba:	e000      	b.n	8000fbe <NVIC_EncodePriority+0x32>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	401a      	ands	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	fa01 f303 	lsl.w	r3, r1, r3
 8000fde:	43d9      	mvns	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	4313      	orrs	r3, r2
         );
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3724      	adds	r7, #36	@ 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr

08000ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001000:	d301      	bcc.n	8001006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001002:	2301      	movs	r3, #1
 8001004:	e00f      	b.n	8001026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001006:	4a0a      	ldr	r2, [pc, #40]	@ (8001030 <SysTick_Config+0x40>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800100e:	210f      	movs	r1, #15
 8001010:	f04f 30ff 	mov.w	r0, #4294967295
 8001014:	f7ff ff90 	bl	8000f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <SysTick_Config+0x40>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800101e:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <SysTick_Config+0x40>)
 8001020:	2207      	movs	r2, #7
 8001022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	e000e010 	.word	0xe000e010

08001034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f7ff ff2d 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104a:	b580      	push	{r7, lr}
 800104c:	b086      	sub	sp, #24
 800104e:	af00      	add	r7, sp, #0
 8001050:	4603      	mov	r3, r0
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
 8001056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800105c:	f7ff ff42 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 8001060:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	6978      	ldr	r0, [r7, #20]
 8001068:	f7ff ff90 	bl	8000f8c <NVIC_EncodePriority>
 800106c:	4602      	mov	r2, r0
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff5f 	bl	8000f38 <__NVIC_SetPriority>
}
 800107a:	bf00      	nop
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	4603      	mov	r3, r0
 800108a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800108c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff35 	bl	8000f00 <__NVIC_EnableIRQ>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff ffa2 	bl	8000ff0 <SysTick_Config>
 80010ac:	4603      	mov	r3, r0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b08b      	sub	sp, #44	@ 0x2c
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010c2:	2300      	movs	r3, #0
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010c6:	2300      	movs	r3, #0
 80010c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ca:	e169      	b.n	80013a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010cc:	2201      	movs	r2, #1
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	69fa      	ldr	r2, [r7, #28]
 80010dc:	4013      	ands	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	f040 8158 	bne.w	800139a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	4a9a      	ldr	r2, [pc, #616]	@ (8001358 <HAL_GPIO_Init+0x2a0>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d05e      	beq.n	80011b2 <HAL_GPIO_Init+0xfa>
 80010f4:	4a98      	ldr	r2, [pc, #608]	@ (8001358 <HAL_GPIO_Init+0x2a0>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d875      	bhi.n	80011e6 <HAL_GPIO_Init+0x12e>
 80010fa:	4a98      	ldr	r2, [pc, #608]	@ (800135c <HAL_GPIO_Init+0x2a4>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d058      	beq.n	80011b2 <HAL_GPIO_Init+0xfa>
 8001100:	4a96      	ldr	r2, [pc, #600]	@ (800135c <HAL_GPIO_Init+0x2a4>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d86f      	bhi.n	80011e6 <HAL_GPIO_Init+0x12e>
 8001106:	4a96      	ldr	r2, [pc, #600]	@ (8001360 <HAL_GPIO_Init+0x2a8>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d052      	beq.n	80011b2 <HAL_GPIO_Init+0xfa>
 800110c:	4a94      	ldr	r2, [pc, #592]	@ (8001360 <HAL_GPIO_Init+0x2a8>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d869      	bhi.n	80011e6 <HAL_GPIO_Init+0x12e>
 8001112:	4a94      	ldr	r2, [pc, #592]	@ (8001364 <HAL_GPIO_Init+0x2ac>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d04c      	beq.n	80011b2 <HAL_GPIO_Init+0xfa>
 8001118:	4a92      	ldr	r2, [pc, #584]	@ (8001364 <HAL_GPIO_Init+0x2ac>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d863      	bhi.n	80011e6 <HAL_GPIO_Init+0x12e>
 800111e:	4a92      	ldr	r2, [pc, #584]	@ (8001368 <HAL_GPIO_Init+0x2b0>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d046      	beq.n	80011b2 <HAL_GPIO_Init+0xfa>
 8001124:	4a90      	ldr	r2, [pc, #576]	@ (8001368 <HAL_GPIO_Init+0x2b0>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d85d      	bhi.n	80011e6 <HAL_GPIO_Init+0x12e>
 800112a:	2b12      	cmp	r3, #18
 800112c:	d82a      	bhi.n	8001184 <HAL_GPIO_Init+0xcc>
 800112e:	2b12      	cmp	r3, #18
 8001130:	d859      	bhi.n	80011e6 <HAL_GPIO_Init+0x12e>
 8001132:	a201      	add	r2, pc, #4	@ (adr r2, 8001138 <HAL_GPIO_Init+0x80>)
 8001134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001138:	080011b3 	.word	0x080011b3
 800113c:	0800118d 	.word	0x0800118d
 8001140:	0800119f 	.word	0x0800119f
 8001144:	080011e1 	.word	0x080011e1
 8001148:	080011e7 	.word	0x080011e7
 800114c:	080011e7 	.word	0x080011e7
 8001150:	080011e7 	.word	0x080011e7
 8001154:	080011e7 	.word	0x080011e7
 8001158:	080011e7 	.word	0x080011e7
 800115c:	080011e7 	.word	0x080011e7
 8001160:	080011e7 	.word	0x080011e7
 8001164:	080011e7 	.word	0x080011e7
 8001168:	080011e7 	.word	0x080011e7
 800116c:	080011e7 	.word	0x080011e7
 8001170:	080011e7 	.word	0x080011e7
 8001174:	080011e7 	.word	0x080011e7
 8001178:	080011e7 	.word	0x080011e7
 800117c:	08001195 	.word	0x08001195
 8001180:	080011a9 	.word	0x080011a9
 8001184:	4a79      	ldr	r2, [pc, #484]	@ (800136c <HAL_GPIO_Init+0x2b4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d013      	beq.n	80011b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800118a:	e02c      	b.n	80011e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	623b      	str	r3, [r7, #32]
          break;
 8001192:	e029      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	3304      	adds	r3, #4
 800119a:	623b      	str	r3, [r7, #32]
          break;
 800119c:	e024      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	3308      	adds	r3, #8
 80011a4:	623b      	str	r3, [r7, #32]
          break;
 80011a6:	e01f      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	330c      	adds	r3, #12
 80011ae:	623b      	str	r3, [r7, #32]
          break;
 80011b0:	e01a      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d102      	bne.n	80011c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011ba:	2304      	movs	r3, #4
 80011bc:	623b      	str	r3, [r7, #32]
          break;
 80011be:	e013      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d105      	bne.n	80011d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011c8:	2308      	movs	r3, #8
 80011ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	69fa      	ldr	r2, [r7, #28]
 80011d0:	611a      	str	r2, [r3, #16]
          break;
 80011d2:	e009      	b.n	80011e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011d4:	2308      	movs	r3, #8
 80011d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69fa      	ldr	r2, [r7, #28]
 80011dc:	615a      	str	r2, [r3, #20]
          break;
 80011de:	e003      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011e0:	2300      	movs	r3, #0
 80011e2:	623b      	str	r3, [r7, #32]
          break;
 80011e4:	e000      	b.n	80011e8 <HAL_GPIO_Init+0x130>
          break;
 80011e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	2bff      	cmp	r3, #255	@ 0xff
 80011ec:	d801      	bhi.n	80011f2 <HAL_GPIO_Init+0x13a>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	e001      	b.n	80011f6 <HAL_GPIO_Init+0x13e>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3304      	adds	r3, #4
 80011f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	2bff      	cmp	r3, #255	@ 0xff
 80011fc:	d802      	bhi.n	8001204 <HAL_GPIO_Init+0x14c>
 80011fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	e002      	b.n	800120a <HAL_GPIO_Init+0x152>
 8001204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001206:	3b08      	subs	r3, #8
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	210f      	movs	r1, #15
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	fa01 f303 	lsl.w	r3, r1, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	401a      	ands	r2, r3
 800121c:	6a39      	ldr	r1, [r7, #32]
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	fa01 f303 	lsl.w	r3, r1, r3
 8001224:	431a      	orrs	r2, r3
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 80b1 	beq.w	800139a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001238:	4b4d      	ldr	r3, [pc, #308]	@ (8001370 <HAL_GPIO_Init+0x2b8>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a4c      	ldr	r2, [pc, #304]	@ (8001370 <HAL_GPIO_Init+0x2b8>)
 800123e:	f043 0301 	orr.w	r3, r3, #1
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b4a      	ldr	r3, [pc, #296]	@ (8001370 <HAL_GPIO_Init+0x2b8>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001250:	4a48      	ldr	r2, [pc, #288]	@ (8001374 <HAL_GPIO_Init+0x2bc>)
 8001252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001254:	089b      	lsrs	r3, r3, #2
 8001256:	3302      	adds	r3, #2
 8001258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800125e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001260:	f003 0303 	and.w	r3, r3, #3
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	220f      	movs	r2, #15
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	4013      	ands	r3, r2
 8001272:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4a40      	ldr	r2, [pc, #256]	@ (8001378 <HAL_GPIO_Init+0x2c0>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d013      	beq.n	80012a4 <HAL_GPIO_Init+0x1ec>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a3f      	ldr	r2, [pc, #252]	@ (800137c <HAL_GPIO_Init+0x2c4>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d00d      	beq.n	80012a0 <HAL_GPIO_Init+0x1e8>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a3e      	ldr	r2, [pc, #248]	@ (8001380 <HAL_GPIO_Init+0x2c8>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d007      	beq.n	800129c <HAL_GPIO_Init+0x1e4>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a3d      	ldr	r2, [pc, #244]	@ (8001384 <HAL_GPIO_Init+0x2cc>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d101      	bne.n	8001298 <HAL_GPIO_Init+0x1e0>
 8001294:	2303      	movs	r3, #3
 8001296:	e006      	b.n	80012a6 <HAL_GPIO_Init+0x1ee>
 8001298:	2304      	movs	r3, #4
 800129a:	e004      	b.n	80012a6 <HAL_GPIO_Init+0x1ee>
 800129c:	2302      	movs	r3, #2
 800129e:	e002      	b.n	80012a6 <HAL_GPIO_Init+0x1ee>
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <HAL_GPIO_Init+0x1ee>
 80012a4:	2300      	movs	r3, #0
 80012a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a8:	f002 0203 	and.w	r2, r2, #3
 80012ac:	0092      	lsls	r2, r2, #2
 80012ae:	4093      	lsls	r3, r2
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012b6:	492f      	ldr	r1, [pc, #188]	@ (8001374 <HAL_GPIO_Init+0x2bc>)
 80012b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ba:	089b      	lsrs	r3, r3, #2
 80012bc:	3302      	adds	r3, #2
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d006      	beq.n	80012de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	492c      	ldr	r1, [pc, #176]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	4313      	orrs	r3, r2
 80012da:	608b      	str	r3, [r1, #8]
 80012dc:	e006      	b.n	80012ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012de:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 80012e0:	689a      	ldr	r2, [r3, #8]
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	43db      	mvns	r3, r3
 80012e6:	4928      	ldr	r1, [pc, #160]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d006      	beq.n	8001306 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012f8:	4b23      	ldr	r3, [pc, #140]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 80012fa:	68da      	ldr	r2, [r3, #12]
 80012fc:	4922      	ldr	r1, [pc, #136]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	4313      	orrs	r3, r2
 8001302:	60cb      	str	r3, [r1, #12]
 8001304:	e006      	b.n	8001314 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001306:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 8001308:	68da      	ldr	r2, [r3, #12]
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	43db      	mvns	r3, r3
 800130e:	491e      	ldr	r1, [pc, #120]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 8001310:	4013      	ands	r3, r2
 8001312:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d006      	beq.n	800132e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	4918      	ldr	r1, [pc, #96]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	4313      	orrs	r3, r2
 800132a:	604b      	str	r3, [r1, #4]
 800132c:	e006      	b.n	800133c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	43db      	mvns	r3, r3
 8001336:	4914      	ldr	r1, [pc, #80]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 8001338:	4013      	ands	r3, r2
 800133a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d021      	beq.n	800138c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001348:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	490e      	ldr	r1, [pc, #56]	@ (8001388 <HAL_GPIO_Init+0x2d0>)
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	4313      	orrs	r3, r2
 8001352:	600b      	str	r3, [r1, #0]
 8001354:	e021      	b.n	800139a <HAL_GPIO_Init+0x2e2>
 8001356:	bf00      	nop
 8001358:	10320000 	.word	0x10320000
 800135c:	10310000 	.word	0x10310000
 8001360:	10220000 	.word	0x10220000
 8001364:	10210000 	.word	0x10210000
 8001368:	10120000 	.word	0x10120000
 800136c:	10110000 	.word	0x10110000
 8001370:	40021000 	.word	0x40021000
 8001374:	40010000 	.word	0x40010000
 8001378:	40010800 	.word	0x40010800
 800137c:	40010c00 	.word	0x40010c00
 8001380:	40011000 	.word	0x40011000
 8001384:	40011400 	.word	0x40011400
 8001388:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800138c:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <HAL_GPIO_Init+0x304>)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	43db      	mvns	r3, r3
 8001394:	4909      	ldr	r1, [pc, #36]	@ (80013bc <HAL_GPIO_Init+0x304>)
 8001396:	4013      	ands	r3, r2
 8001398:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	3301      	adds	r3, #1
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a6:	fa22 f303 	lsr.w	r3, r2, r3
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	f47f ae8e 	bne.w	80010cc <HAL_GPIO_Init+0x14>
  }
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	372c      	adds	r7, #44	@ 0x2c
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	40010400 	.word	0x40010400

080013c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	689a      	ldr	r2, [r3, #8]
 80013d0:	887b      	ldrh	r3, [r7, #2]
 80013d2:	4013      	ands	r3, r2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d002      	beq.n	80013de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013d8:	2301      	movs	r3, #1
 80013da:	73fb      	strb	r3, [r7, #15]
 80013dc:	e001      	b.n	80013e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013de:	2300      	movs	r3, #0
 80013e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	460b      	mov	r3, r1
 80013f8:	807b      	strh	r3, [r7, #2]
 80013fa:	4613      	mov	r3, r2
 80013fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013fe:	787b      	ldrb	r3, [r7, #1]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001404:	887a      	ldrh	r2, [r7, #2]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800140a:	e003      	b.n	8001414 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800140c:	887b      	ldrh	r3, [r7, #2]
 800140e:	041a      	lsls	r2, r3, #16
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	611a      	str	r2, [r3, #16]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
	...

08001420 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800142a:	4b08      	ldr	r3, [pc, #32]	@ (800144c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800142c:	695a      	ldr	r2, [r3, #20]
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	4013      	ands	r3, r2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d006      	beq.n	8001444 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001436:	4a05      	ldr	r2, [pc, #20]	@ (800144c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001438:	88fb      	ldrh	r3, [r7, #6]
 800143a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	4618      	mov	r0, r3
 8001440:	f000 f806 	bl	8001450 <HAL_GPIO_EXTI_Callback>
  }
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40010400 	.word	0x40010400

08001450 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr

08001464 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e272      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 8087 	beq.w	8001592 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001484:	4b92      	ldr	r3, [pc, #584]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f003 030c 	and.w	r3, r3, #12
 800148c:	2b04      	cmp	r3, #4
 800148e:	d00c      	beq.n	80014aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001490:	4b8f      	ldr	r3, [pc, #572]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 030c 	and.w	r3, r3, #12
 8001498:	2b08      	cmp	r3, #8
 800149a:	d112      	bne.n	80014c2 <HAL_RCC_OscConfig+0x5e>
 800149c:	4b8c      	ldr	r3, [pc, #560]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014a8:	d10b      	bne.n	80014c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014aa:	4b89      	ldr	r3, [pc, #548]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d06c      	beq.n	8001590 <HAL_RCC_OscConfig+0x12c>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d168      	bne.n	8001590 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e24c      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ca:	d106      	bne.n	80014da <HAL_RCC_OscConfig+0x76>
 80014cc:	4b80      	ldr	r3, [pc, #512]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a7f      	ldr	r2, [pc, #508]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	e02e      	b.n	8001538 <HAL_RCC_OscConfig+0xd4>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10c      	bne.n	80014fc <HAL_RCC_OscConfig+0x98>
 80014e2:	4b7b      	ldr	r3, [pc, #492]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a7a      	ldr	r2, [pc, #488]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014ec:	6013      	str	r3, [r2, #0]
 80014ee:	4b78      	ldr	r3, [pc, #480]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a77      	ldr	r2, [pc, #476]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	e01d      	b.n	8001538 <HAL_RCC_OscConfig+0xd4>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001504:	d10c      	bne.n	8001520 <HAL_RCC_OscConfig+0xbc>
 8001506:	4b72      	ldr	r3, [pc, #456]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a71      	ldr	r2, [pc, #452]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800150c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	4b6f      	ldr	r3, [pc, #444]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6e      	ldr	r2, [pc, #440]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	e00b      	b.n	8001538 <HAL_RCC_OscConfig+0xd4>
 8001520:	4b6b      	ldr	r3, [pc, #428]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a6a      	ldr	r2, [pc, #424]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b68      	ldr	r3, [pc, #416]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a67      	ldr	r2, [pc, #412]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001536:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d013      	beq.n	8001568 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001540:	f7ff fca2 	bl	8000e88 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001548:	f7ff fc9e 	bl	8000e88 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b64      	cmp	r3, #100	@ 0x64
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e200      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155a:	4b5d      	ldr	r3, [pc, #372]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0xe4>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fc8e 	bl	8000e88 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff fc8a 	bl	8000e88 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e1ec      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001582:	4b53      	ldr	r3, [pc, #332]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x10c>
 800158e:	e000      	b.n	8001592 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d063      	beq.n	8001666 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800159e:	4b4c      	ldr	r3, [pc, #304]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 030c 	and.w	r3, r3, #12
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00b      	beq.n	80015c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015aa:	4b49      	ldr	r3, [pc, #292]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f003 030c 	and.w	r3, r3, #12
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d11c      	bne.n	80015f0 <HAL_RCC_OscConfig+0x18c>
 80015b6:	4b46      	ldr	r3, [pc, #280]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d116      	bne.n	80015f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015c2:	4b43      	ldr	r3, [pc, #268]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d005      	beq.n	80015da <HAL_RCC_OscConfig+0x176>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d001      	beq.n	80015da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e1c0      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015da:	4b3d      	ldr	r3, [pc, #244]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4939      	ldr	r1, [pc, #228]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ee:	e03a      	b.n	8001666 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d020      	beq.n	800163a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f8:	4b36      	ldr	r3, [pc, #216]	@ (80016d4 <HAL_RCC_OscConfig+0x270>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fe:	f7ff fc43 	bl	8000e88 <HAL_GetTick>
 8001602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001604:	e008      	b.n	8001618 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001606:	f7ff fc3f 	bl	8000e88 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e1a1      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001618:	4b2d      	ldr	r3, [pc, #180]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f0      	beq.n	8001606 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001624:	4b2a      	ldr	r3, [pc, #168]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	695b      	ldr	r3, [r3, #20]
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	4927      	ldr	r1, [pc, #156]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 8001634:	4313      	orrs	r3, r2
 8001636:	600b      	str	r3, [r1, #0]
 8001638:	e015      	b.n	8001666 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800163a:	4b26      	ldr	r3, [pc, #152]	@ (80016d4 <HAL_RCC_OscConfig+0x270>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff fc22 	bl	8000e88 <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001648:	f7ff fc1e 	bl	8000e88 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e180      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165a:	4b1d      	ldr	r3, [pc, #116]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	2b00      	cmp	r3, #0
 8001670:	d03a      	beq.n	80016e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d019      	beq.n	80016ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800167a:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <HAL_RCC_OscConfig+0x274>)
 800167c:	2201      	movs	r2, #1
 800167e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001680:	f7ff fc02 	bl	8000e88 <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001688:	f7ff fbfe 	bl	8000e88 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e160      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169a:	4b0d      	ldr	r3, [pc, #52]	@ (80016d0 <HAL_RCC_OscConfig+0x26c>)
 800169c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016a6:	2001      	movs	r0, #1
 80016a8:	f000 face 	bl	8001c48 <RCC_Delay>
 80016ac:	e01c      	b.n	80016e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ae:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <HAL_RCC_OscConfig+0x274>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b4:	f7ff fbe8 	bl	8000e88 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ba:	e00f      	b.n	80016dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016bc:	f7ff fbe4 	bl	8000e88 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d908      	bls.n	80016dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e146      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000
 80016d4:	42420000 	.word	0x42420000
 80016d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016dc:	4b92      	ldr	r3, [pc, #584]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80016de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1e9      	bne.n	80016bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 80a6 	beq.w	8001842 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016f6:	2300      	movs	r3, #0
 80016f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016fa:	4b8b      	ldr	r3, [pc, #556]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10d      	bne.n	8001722 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001706:	4b88      	ldr	r3, [pc, #544]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	4a87      	ldr	r2, [pc, #540]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 800170c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001710:	61d3      	str	r3, [r2, #28]
 8001712:	4b85      	ldr	r3, [pc, #532]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800171e:	2301      	movs	r3, #1
 8001720:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001722:	4b82      	ldr	r3, [pc, #520]	@ (800192c <HAL_RCC_OscConfig+0x4c8>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800172a:	2b00      	cmp	r3, #0
 800172c:	d118      	bne.n	8001760 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800172e:	4b7f      	ldr	r3, [pc, #508]	@ (800192c <HAL_RCC_OscConfig+0x4c8>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a7e      	ldr	r2, [pc, #504]	@ (800192c <HAL_RCC_OscConfig+0x4c8>)
 8001734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800173a:	f7ff fba5 	bl	8000e88 <HAL_GetTick>
 800173e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001742:	f7ff fba1 	bl	8000e88 <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b64      	cmp	r3, #100	@ 0x64
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e103      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001754:	4b75      	ldr	r3, [pc, #468]	@ (800192c <HAL_RCC_OscConfig+0x4c8>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0f0      	beq.n	8001742 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d106      	bne.n	8001776 <HAL_RCC_OscConfig+0x312>
 8001768:	4b6f      	ldr	r3, [pc, #444]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	4a6e      	ldr	r2, [pc, #440]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6213      	str	r3, [r2, #32]
 8001774:	e02d      	b.n	80017d2 <HAL_RCC_OscConfig+0x36e>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10c      	bne.n	8001798 <HAL_RCC_OscConfig+0x334>
 800177e:	4b6a      	ldr	r3, [pc, #424]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001780:	6a1b      	ldr	r3, [r3, #32]
 8001782:	4a69      	ldr	r2, [pc, #420]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001784:	f023 0301 	bic.w	r3, r3, #1
 8001788:	6213      	str	r3, [r2, #32]
 800178a:	4b67      	ldr	r3, [pc, #412]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	4a66      	ldr	r2, [pc, #408]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001790:	f023 0304 	bic.w	r3, r3, #4
 8001794:	6213      	str	r3, [r2, #32]
 8001796:	e01c      	b.n	80017d2 <HAL_RCC_OscConfig+0x36e>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	2b05      	cmp	r3, #5
 800179e:	d10c      	bne.n	80017ba <HAL_RCC_OscConfig+0x356>
 80017a0:	4b61      	ldr	r3, [pc, #388]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	4a60      	ldr	r2, [pc, #384]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017a6:	f043 0304 	orr.w	r3, r3, #4
 80017aa:	6213      	str	r3, [r2, #32]
 80017ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6213      	str	r3, [r2, #32]
 80017b8:	e00b      	b.n	80017d2 <HAL_RCC_OscConfig+0x36e>
 80017ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	4a5a      	ldr	r2, [pc, #360]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	f023 0301 	bic.w	r3, r3, #1
 80017c4:	6213      	str	r3, [r2, #32]
 80017c6:	4b58      	ldr	r3, [pc, #352]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017c8:	6a1b      	ldr	r3, [r3, #32]
 80017ca:	4a57      	ldr	r2, [pc, #348]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	f023 0304 	bic.w	r3, r3, #4
 80017d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d015      	beq.n	8001806 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017da:	f7ff fb55 	bl	8000e88 <HAL_GetTick>
 80017de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e0:	e00a      	b.n	80017f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017e2:	f7ff fb51 	bl	8000e88 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e0b1      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80017fa:	6a1b      	ldr	r3, [r3, #32]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0ee      	beq.n	80017e2 <HAL_RCC_OscConfig+0x37e>
 8001804:	e014      	b.n	8001830 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001806:	f7ff fb3f 	bl	8000e88 <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180c:	e00a      	b.n	8001824 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180e:	f7ff fb3b 	bl	8000e88 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181c:	4293      	cmp	r3, r2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e09b      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001824:	4b40      	ldr	r3, [pc, #256]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1ee      	bne.n	800180e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001830:	7dfb      	ldrb	r3, [r7, #23]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d105      	bne.n	8001842 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001836:	4b3c      	ldr	r3, [pc, #240]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001838:	69db      	ldr	r3, [r3, #28]
 800183a:	4a3b      	ldr	r2, [pc, #236]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 800183c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001840:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 8087 	beq.w	800195a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800184c:	4b36      	ldr	r3, [pc, #216]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 030c 	and.w	r3, r3, #12
 8001854:	2b08      	cmp	r3, #8
 8001856:	d061      	beq.n	800191c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	69db      	ldr	r3, [r3, #28]
 800185c:	2b02      	cmp	r3, #2
 800185e:	d146      	bne.n	80018ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001860:	4b33      	ldr	r3, [pc, #204]	@ (8001930 <HAL_RCC_OscConfig+0x4cc>)
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001866:	f7ff fb0f 	bl	8000e88 <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800186c:	e008      	b.n	8001880 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800186e:	f7ff fb0b 	bl	8000e88 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e06d      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001880:	4b29      	ldr	r3, [pc, #164]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1f0      	bne.n	800186e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001894:	d108      	bne.n	80018a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001896:	4b24      	ldr	r3, [pc, #144]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	4921      	ldr	r1, [pc, #132]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a19      	ldr	r1, [r3, #32]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b8:	430b      	orrs	r3, r1
 80018ba:	491b      	ldr	r1, [pc, #108]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001930 <HAL_RCC_OscConfig+0x4cc>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c6:	f7ff fadf 	bl	8000e88 <HAL_GetTick>
 80018ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ce:	f7ff fadb 	bl	8000e88 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e03d      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e0:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x46a>
 80018ec:	e035      	b.n	800195a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <HAL_RCC_OscConfig+0x4cc>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f4:	f7ff fac8 	bl	8000e88 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018fc:	f7ff fac4 	bl	8000e88 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e026      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <HAL_RCC_OscConfig+0x4c4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f0      	bne.n	80018fc <HAL_RCC_OscConfig+0x498>
 800191a:	e01e      	b.n	800195a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d107      	bne.n	8001934 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e019      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
 8001928:	40021000 	.word	0x40021000
 800192c:	40007000 	.word	0x40007000
 8001930:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001934:	4b0b      	ldr	r3, [pc, #44]	@ (8001964 <HAL_RCC_OscConfig+0x500>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	429a      	cmp	r2, r3
 8001946:	d106      	bne.n	8001956 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	429a      	cmp	r2, r3
 8001954:	d001      	beq.n	800195a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e000      	b.n	800195c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40021000 	.word	0x40021000

08001968 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e0d0      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800197c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0307 	and.w	r3, r3, #7
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	429a      	cmp	r2, r3
 8001988:	d910      	bls.n	80019ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198a:	4b67      	ldr	r3, [pc, #412]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f023 0207 	bic.w	r2, r3, #7
 8001992:	4965      	ldr	r1, [pc, #404]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	4313      	orrs	r3, r2
 8001998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199a:	4b63      	ldr	r3, [pc, #396]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d001      	beq.n	80019ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e0b8      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d020      	beq.n	80019fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019c4:	4b59      	ldr	r3, [pc, #356]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4a58      	ldr	r2, [pc, #352]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019dc:	4b53      	ldr	r3, [pc, #332]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4a52      	ldr	r2, [pc, #328]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80019e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019e8:	4b50      	ldr	r3, [pc, #320]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	494d      	ldr	r1, [pc, #308]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d040      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d107      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0e:	4b47      	ldr	r3, [pc, #284]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d115      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e07f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d107      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a26:	4b41      	ldr	r3, [pc, #260]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d109      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e073      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a36:	4b3d      	ldr	r3, [pc, #244]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e06b      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a46:	4b39      	ldr	r3, [pc, #228]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f023 0203 	bic.w	r2, r3, #3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	4936      	ldr	r1, [pc, #216]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a58:	f7ff fa16 	bl	8000e88 <HAL_GetTick>
 8001a5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5e:	e00a      	b.n	8001a76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a60:	f7ff fa12 	bl	8000e88 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e053      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a76:	4b2d      	ldr	r3, [pc, #180]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 020c 	and.w	r2, r3, #12
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d1eb      	bne.n	8001a60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a88:	4b27      	ldr	r3, [pc, #156]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0307 	and.w	r3, r3, #7
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d210      	bcs.n	8001ab8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a96:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f023 0207 	bic.w	r2, r3, #7
 8001a9e:	4922      	ldr	r1, [pc, #136]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa6:	4b20      	ldr	r3, [pc, #128]	@ (8001b28 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d001      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e032      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0304 	and.w	r3, r3, #4
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d008      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac4:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	4916      	ldr	r1, [pc, #88]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d009      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ae2:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	490e      	ldr	r1, [pc, #56]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001af6:	f000 f821 	bl	8001b3c <HAL_RCC_GetSysClockFreq>
 8001afa:	4602      	mov	r2, r0
 8001afc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	490a      	ldr	r1, [pc, #40]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001b08:	5ccb      	ldrb	r3, [r1, r3]
 8001b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0e:	4a09      	ldr	r2, [pc, #36]	@ (8001b34 <HAL_RCC_ClockConfig+0x1cc>)
 8001b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b12:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <HAL_RCC_ClockConfig+0x1d0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff f974 	bl	8000e04 <HAL_InitTick>

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40022000 	.word	0x40022000
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	08003b38 	.word	0x08003b38
 8001b34:	20000004 	.word	0x20000004
 8001b38:	20000008 	.word	0x20000008

08001b3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	2300      	movs	r3, #0
 8001b50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b56:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d002      	beq.n	8001b6c <HAL_RCC_GetSysClockFreq+0x30>
 8001b66:	2b08      	cmp	r3, #8
 8001b68:	d003      	beq.n	8001b72 <HAL_RCC_GetSysClockFreq+0x36>
 8001b6a:	e027      	b.n	8001bbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b6c:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b6e:	613b      	str	r3, [r7, #16]
      break;
 8001b70:	e027      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	0c9b      	lsrs	r3, r3, #18
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	4a17      	ldr	r2, [pc, #92]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b7c:	5cd3      	ldrb	r3, [r2, r3]
 8001b7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d010      	beq.n	8001bac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b8a:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	0c5b      	lsrs	r3, r3, #17
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	4a11      	ldr	r2, [pc, #68]	@ (8001bdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b96:	5cd3      	ldrb	r3, [r2, r3]
 8001b98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b9e:	fb03 f202 	mul.w	r2, r3, r2
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	e004      	b.n	8001bb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a0c      	ldr	r2, [pc, #48]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bb0:	fb02 f303 	mul.w	r3, r2, r3
 8001bb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	613b      	str	r3, [r7, #16]
      break;
 8001bba:	e002      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bbc:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bbe:	613b      	str	r3, [r7, #16]
      break;
 8001bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bc2:	693b      	ldr	r3, [r7, #16]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	371c      	adds	r7, #28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	007a1200 	.word	0x007a1200
 8001bd8:	08003b50 	.word	0x08003b50
 8001bdc:	08003b60 	.word	0x08003b60
 8001be0:	003d0900 	.word	0x003d0900

08001be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001be8:	4b02      	ldr	r3, [pc, #8]	@ (8001bf4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bea:	681b      	ldr	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr
 8001bf4:	20000004 	.word	0x20000004

08001bf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bfc:	f7ff fff2 	bl	8001be4 <HAL_RCC_GetHCLKFreq>
 8001c00:	4602      	mov	r2, r0
 8001c02:	4b05      	ldr	r3, [pc, #20]	@ (8001c18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	0a1b      	lsrs	r3, r3, #8
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	4903      	ldr	r1, [pc, #12]	@ (8001c1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c0e:	5ccb      	ldrb	r3, [r1, r3]
 8001c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	08003b48 	.word	0x08003b48

08001c20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c24:	f7ff ffde 	bl	8001be4 <HAL_RCC_GetHCLKFreq>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	0adb      	lsrs	r3, r3, #11
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	4903      	ldr	r1, [pc, #12]	@ (8001c44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c36:	5ccb      	ldrb	r3, [r1, r3]
 8001c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40021000 	.word	0x40021000
 8001c44:	08003b48 	.word	0x08003b48

08001c48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c50:	4b0a      	ldr	r3, [pc, #40]	@ (8001c7c <RCC_Delay+0x34>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <RCC_Delay+0x38>)
 8001c56:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5a:	0a5b      	lsrs	r3, r3, #9
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	fb02 f303 	mul.w	r3, r2, r3
 8001c62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c64:	bf00      	nop
  }
  while (Delay --);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	1e5a      	subs	r2, r3, #1
 8001c6a:	60fa      	str	r2, [r7, #12]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f9      	bne.n	8001c64 <RCC_Delay+0x1c>
}
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	20000004 	.word	0x20000004
 8001c80:	10624dd3 	.word	0x10624dd3

08001c84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e041      	b.n	8001d1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d106      	bne.n	8001cb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7fe ff38 	bl	8000b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3304      	adds	r3, #4
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	f000 f940 	bl	8001f48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d001      	beq.n	8001d3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e032      	b.n	8001da2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a18      	ldr	r2, [pc, #96]	@ (8001dac <HAL_TIM_Base_Start+0x88>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00e      	beq.n	8001d6c <HAL_TIM_Base_Start+0x48>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d56:	d009      	beq.n	8001d6c <HAL_TIM_Base_Start+0x48>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a14      	ldr	r2, [pc, #80]	@ (8001db0 <HAL_TIM_Base_Start+0x8c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d004      	beq.n	8001d6c <HAL_TIM_Base_Start+0x48>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a13      	ldr	r2, [pc, #76]	@ (8001db4 <HAL_TIM_Base_Start+0x90>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d111      	bne.n	8001d90 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2b06      	cmp	r3, #6
 8001d7c:	d010      	beq.n	8001da0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f042 0201 	orr.w	r2, r2, #1
 8001d8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d8e:	e007      	b.n	8001da0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 0201 	orr.w	r2, r2, #1
 8001d9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	40012c00 	.word	0x40012c00
 8001db0:	40000400 	.word	0x40000400
 8001db4:	40000800 	.word	0x40000800

08001db8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_TIM_ConfigClockSource+0x1c>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e0b4      	b.n	8001f3e <HAL_TIM_ConfigClockSource+0x186>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2202      	movs	r2, #2
 8001de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001df2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001dfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e0c:	d03e      	beq.n	8001e8c <HAL_TIM_ConfigClockSource+0xd4>
 8001e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e12:	f200 8087 	bhi.w	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e1a:	f000 8086 	beq.w	8001f2a <HAL_TIM_ConfigClockSource+0x172>
 8001e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e22:	d87f      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e24:	2b70      	cmp	r3, #112	@ 0x70
 8001e26:	d01a      	beq.n	8001e5e <HAL_TIM_ConfigClockSource+0xa6>
 8001e28:	2b70      	cmp	r3, #112	@ 0x70
 8001e2a:	d87b      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e2c:	2b60      	cmp	r3, #96	@ 0x60
 8001e2e:	d050      	beq.n	8001ed2 <HAL_TIM_ConfigClockSource+0x11a>
 8001e30:	2b60      	cmp	r3, #96	@ 0x60
 8001e32:	d877      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e34:	2b50      	cmp	r3, #80	@ 0x50
 8001e36:	d03c      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0xfa>
 8001e38:	2b50      	cmp	r3, #80	@ 0x50
 8001e3a:	d873      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e3c:	2b40      	cmp	r3, #64	@ 0x40
 8001e3e:	d058      	beq.n	8001ef2 <HAL_TIM_ConfigClockSource+0x13a>
 8001e40:	2b40      	cmp	r3, #64	@ 0x40
 8001e42:	d86f      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e44:	2b30      	cmp	r3, #48	@ 0x30
 8001e46:	d064      	beq.n	8001f12 <HAL_TIM_ConfigClockSource+0x15a>
 8001e48:	2b30      	cmp	r3, #48	@ 0x30
 8001e4a:	d86b      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e4c:	2b20      	cmp	r3, #32
 8001e4e:	d060      	beq.n	8001f12 <HAL_TIM_ConfigClockSource+0x15a>
 8001e50:	2b20      	cmp	r3, #32
 8001e52:	d867      	bhi.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d05c      	beq.n	8001f12 <HAL_TIM_ConfigClockSource+0x15a>
 8001e58:	2b10      	cmp	r3, #16
 8001e5a:	d05a      	beq.n	8001f12 <HAL_TIM_ConfigClockSource+0x15a>
 8001e5c:	e062      	b.n	8001f24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e6e:	f000 f950 	bl	8002112 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001e80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	609a      	str	r2, [r3, #8]
      break;
 8001e8a:	e04f      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e9c:	f000 f939 	bl	8002112 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001eae:	609a      	str	r2, [r3, #8]
      break;
 8001eb0:	e03c      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	f000 f8b0 	bl	8002024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2150      	movs	r1, #80	@ 0x50
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 f907 	bl	80020de <TIM_ITRx_SetConfig>
      break;
 8001ed0:	e02c      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ede:	461a      	mov	r2, r3
 8001ee0:	f000 f8ce 	bl	8002080 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2160      	movs	r1, #96	@ 0x60
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 f8f7 	bl	80020de <TIM_ITRx_SetConfig>
      break;
 8001ef0:	e01c      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001efe:	461a      	mov	r2, r3
 8001f00:	f000 f890 	bl	8002024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2140      	movs	r1, #64	@ 0x40
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f8e7 	bl	80020de <TIM_ITRx_SetConfig>
      break;
 8001f10:	e00c      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	f000 f8de 	bl	80020de <TIM_ITRx_SetConfig>
      break;
 8001f22:	e003      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	73fb      	strb	r3, [r7, #15]
      break;
 8001f28:	e000      	b.n	8001f2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001f2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a2f      	ldr	r2, [pc, #188]	@ (8002018 <TIM_Base_SetConfig+0xd0>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d00b      	beq.n	8001f78 <TIM_Base_SetConfig+0x30>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f66:	d007      	beq.n	8001f78 <TIM_Base_SetConfig+0x30>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a2c      	ldr	r2, [pc, #176]	@ (800201c <TIM_Base_SetConfig+0xd4>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d003      	beq.n	8001f78 <TIM_Base_SetConfig+0x30>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a2b      	ldr	r2, [pc, #172]	@ (8002020 <TIM_Base_SetConfig+0xd8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d108      	bne.n	8001f8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a22      	ldr	r2, [pc, #136]	@ (8002018 <TIM_Base_SetConfig+0xd0>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d00b      	beq.n	8001faa <TIM_Base_SetConfig+0x62>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f98:	d007      	beq.n	8001faa <TIM_Base_SetConfig+0x62>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <TIM_Base_SetConfig+0xd4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d003      	beq.n	8001faa <TIM_Base_SetConfig+0x62>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <TIM_Base_SetConfig+0xd8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d108      	bne.n	8001fbc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a0d      	ldr	r2, [pc, #52]	@ (8002018 <TIM_Base_SetConfig+0xd0>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d103      	bne.n	8001ff0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	691a      	ldr	r2, [r3, #16]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	f023 0201 	bic.w	r2, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	611a      	str	r2, [r3, #16]
  }
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	40012c00 	.word	0x40012c00
 800201c:	40000400 	.word	0x40000400
 8002020:	40000800 	.word	0x40000800

08002024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	f023 0201 	bic.w	r2, r3, #1
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800204e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	011b      	lsls	r3, r3, #4
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4313      	orrs	r3, r2
 8002058:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f023 030a 	bic.w	r3, r3, #10
 8002060:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	4313      	orrs	r3, r2
 8002068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	697a      	ldr	r2, [r7, #20]
 8002074:	621a      	str	r2, [r3, #32]
}
 8002076:	bf00      	nop
 8002078:	371c      	adds	r7, #28
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002080:	b480      	push	{r7}
 8002082:	b087      	sub	sp, #28
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6a1b      	ldr	r3, [r3, #32]
 8002096:	f023 0210 	bic.w	r2, r3, #16
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80020aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	031b      	lsls	r3, r3, #12
 80020b0:	693a      	ldr	r2, [r7, #16]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80020bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	621a      	str	r2, [r3, #32]
}
 80020d4:	bf00      	nop
 80020d6:	371c      	adds	r7, #28
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr

080020de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020de:	b480      	push	{r7}
 80020e0:	b085      	sub	sp, #20
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
 80020e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	f043 0307 	orr.w	r3, r3, #7
 8002100:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	609a      	str	r2, [r3, #8]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr

08002112 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002112:	b480      	push	{r7}
 8002114:	b087      	sub	sp, #28
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800212c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	021a      	lsls	r2, r3, #8
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	431a      	orrs	r2, r3
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	4313      	orrs	r3, r2
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4313      	orrs	r3, r2
 800213e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	697a      	ldr	r2, [r7, #20]
 8002144:	609a      	str	r2, [r3, #8]
}
 8002146:	bf00      	nop
 8002148:	371c      	adds	r7, #28
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002160:	2b01      	cmp	r3, #1
 8002162:	d101      	bne.n	8002168 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002164:	2302      	movs	r3, #2
 8002166:	e046      	b.n	80021f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2202      	movs	r2, #2
 8002174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800218e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	4313      	orrs	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a16      	ldr	r2, [pc, #88]	@ (8002200 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d00e      	beq.n	80021ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021b4:	d009      	beq.n	80021ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d004      	beq.n	80021ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d10c      	bne.n	80021e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	4313      	orrs	r3, r2
 80021da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	40012c00 	.word	0x40012c00
 8002204:	40000400 	.word	0x40000400
 8002208:	40000800 	.word	0x40000800

0800220c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e042      	b.n	80022a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe fc92 	bl	8000b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	@ 0x24
 800223c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800224e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 fa09 	bl	8002668 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2220      	movs	r2, #32
 8002298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	@ 0x28
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	4613      	mov	r3, r2
 80022ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b20      	cmp	r3, #32
 80022ca:	d175      	bne.n	80023b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <HAL_UART_Transmit+0x2c>
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e06e      	b.n	80023ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2221      	movs	r2, #33	@ 0x21
 80022e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022ea:	f7fe fdcd 	bl	8000e88 <HAL_GetTick>
 80022ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	88fa      	ldrh	r2, [r7, #6]
 80022f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	88fa      	ldrh	r2, [r7, #6]
 80022fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002304:	d108      	bne.n	8002318 <HAL_UART_Transmit+0x6c>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d104      	bne.n	8002318 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	61bb      	str	r3, [r7, #24]
 8002316:	e003      	b.n	8002320 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002320:	e02e      	b.n	8002380 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	2200      	movs	r2, #0
 800232a:	2180      	movs	r1, #128	@ 0x80
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	f000 f8df 	bl	80024f0 <UART_WaitOnFlagUntilTimeout>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d005      	beq.n	8002344 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2220      	movs	r2, #32
 800233c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e03a      	b.n	80023ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10b      	bne.n	8002362 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002358:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	3302      	adds	r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
 8002360:	e007      	b.n	8002372 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	781a      	ldrb	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	3301      	adds	r3, #1
 8002370:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002376:	b29b      	uxth	r3, r3
 8002378:	3b01      	subs	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002384:	b29b      	uxth	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d1cb      	bne.n	8002322 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2200      	movs	r2, #0
 8002392:	2140      	movs	r1, #64	@ 0x40
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f8ab 	bl	80024f0 <UART_WaitOnFlagUntilTimeout>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d005      	beq.n	80023ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2220      	movs	r2, #32
 80023a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e006      	b.n	80023ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	e000      	b.n	80023ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023b8:	2302      	movs	r3, #2
  }
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3720      	adds	r7, #32
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b08a      	sub	sp, #40	@ 0x28
 80023c6:	af02      	add	r7, sp, #8
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	603b      	str	r3, [r7, #0]
 80023ce:	4613      	mov	r3, r2
 80023d0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b20      	cmp	r3, #32
 80023e0:	f040 8081 	bne.w	80024e6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d002      	beq.n	80023f0 <HAL_UART_Receive+0x2e>
 80023ea:	88fb      	ldrh	r3, [r7, #6]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e079      	b.n	80024e8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2222      	movs	r2, #34	@ 0x22
 80023fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002408:	f7fe fd3e 	bl	8000e88 <HAL_GetTick>
 800240c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	88fa      	ldrh	r2, [r7, #6]
 8002412:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	88fa      	ldrh	r2, [r7, #6]
 8002418:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002422:	d108      	bne.n	8002436 <HAL_UART_Receive+0x74>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d104      	bne.n	8002436 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800242c:	2300      	movs	r3, #0
 800242e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	61bb      	str	r3, [r7, #24]
 8002434:	e003      	b.n	800243e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800243a:	2300      	movs	r3, #0
 800243c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800243e:	e047      	b.n	80024d0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	2200      	movs	r2, #0
 8002448:	2120      	movs	r1, #32
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 f850 	bl	80024f0 <UART_WaitOnFlagUntilTimeout>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d005      	beq.n	8002462 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2220      	movs	r2, #32
 800245a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e042      	b.n	80024e8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10c      	bne.n	8002482 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	b29b      	uxth	r3, r3
 8002470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002474:	b29a      	uxth	r2, r3
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	3302      	adds	r3, #2
 800247e:	61bb      	str	r3, [r7, #24]
 8002480:	e01f      	b.n	80024c2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800248a:	d007      	beq.n	800249c <HAL_UART_Receive+0xda>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10a      	bne.n	80024aa <HAL_UART_Receive+0xe8>
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d106      	bne.n	80024aa <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	701a      	strb	r2, [r3, #0]
 80024a8:	e008      	b.n	80024bc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	3301      	adds	r3, #1
 80024c0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1b2      	bne.n	8002440 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2220      	movs	r2, #32
 80024de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80024e6:	2302      	movs	r3, #2
  }
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3720      	adds	r7, #32
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	603b      	str	r3, [r7, #0]
 80024fc:	4613      	mov	r3, r2
 80024fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002500:	e03b      	b.n	800257a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002508:	d037      	beq.n	800257a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800250a:	f7fe fcbd 	bl	8000e88 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	6a3a      	ldr	r2, [r7, #32]
 8002516:	429a      	cmp	r2, r3
 8002518:	d302      	bcc.n	8002520 <UART_WaitOnFlagUntilTimeout+0x30>
 800251a:	6a3b      	ldr	r3, [r7, #32]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e03a      	b.n	800259a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	2b00      	cmp	r3, #0
 8002530:	d023      	beq.n	800257a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2b80      	cmp	r3, #128	@ 0x80
 8002536:	d020      	beq.n	800257a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b40      	cmp	r3, #64	@ 0x40
 800253c:	d01d      	beq.n	800257a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	2b08      	cmp	r3, #8
 800254a:	d116      	bne.n	800257a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 f81d 	bl	80025a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2208      	movs	r2, #8
 800256c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e00f      	b.n	800259a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	4013      	ands	r3, r2
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	429a      	cmp	r2, r3
 8002588:	bf0c      	ite	eq
 800258a:	2301      	moveq	r3, #1
 800258c:	2300      	movne	r3, #0
 800258e:	b2db      	uxtb	r3, r3
 8002590:	461a      	mov	r2, r3
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	429a      	cmp	r2, r3
 8002596:	d0b4      	beq.n	8002502 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b095      	sub	sp, #84	@ 0x54
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	330c      	adds	r3, #12
 80025b0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025b4:	e853 3f00 	ldrex	r3, [r3]
 80025b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	330c      	adds	r3, #12
 80025c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80025cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80025d2:	e841 2300 	strex	r3, r2, [r1]
 80025d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80025d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1e5      	bne.n	80025aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	3314      	adds	r3, #20
 80025e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e6:	6a3b      	ldr	r3, [r7, #32]
 80025e8:	e853 3f00 	ldrex	r3, [r3]
 80025ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	f023 0301 	bic.w	r3, r3, #1
 80025f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	3314      	adds	r3, #20
 80025fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80025fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002600:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002602:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002606:	e841 2300 	strex	r3, r2, [r1]
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800260c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1e5      	bne.n	80025de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	2b01      	cmp	r3, #1
 8002618:	d119      	bne.n	800264e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	330c      	adds	r3, #12
 8002620:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	e853 3f00 	ldrex	r3, [r3]
 8002628:	60bb      	str	r3, [r7, #8]
   return(result);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	f023 0310 	bic.w	r3, r3, #16
 8002630:	647b      	str	r3, [r7, #68]	@ 0x44
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	330c      	adds	r3, #12
 8002638:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800263a:	61ba      	str	r2, [r7, #24]
 800263c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800263e:	6979      	ldr	r1, [r7, #20]
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	e841 2300 	strex	r3, r2, [r1]
 8002646:	613b      	str	r3, [r7, #16]
   return(result);
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1e5      	bne.n	800261a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2220      	movs	r2, #32
 8002652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800265c:	bf00      	nop
 800265e:	3754      	adds	r7, #84	@ 0x54
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
	...

08002668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	4313      	orrs	r3, r2
 8002696:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80026a2:	f023 030c 	bic.w	r3, r3, #12
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6812      	ldr	r2, [r2, #0]
 80026aa:	68b9      	ldr	r1, [r7, #8]
 80026ac:	430b      	orrs	r3, r1
 80026ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	699a      	ldr	r2, [r3, #24]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a2c      	ldr	r2, [pc, #176]	@ (800277c <UART_SetConfig+0x114>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d103      	bne.n	80026d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80026d0:	f7ff faa6 	bl	8001c20 <HAL_RCC_GetPCLK2Freq>
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	e002      	b.n	80026de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80026d8:	f7ff fa8e 	bl	8001bf8 <HAL_RCC_GetPCLK1Freq>
 80026dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	009a      	lsls	r2, r3, #2
 80026e8:	441a      	add	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f4:	4a22      	ldr	r2, [pc, #136]	@ (8002780 <UART_SetConfig+0x118>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	0119      	lsls	r1, r3, #4
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	009a      	lsls	r2, r3, #2
 8002708:	441a      	add	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	fbb2 f2f3 	udiv	r2, r2, r3
 8002714:	4b1a      	ldr	r3, [pc, #104]	@ (8002780 <UART_SetConfig+0x118>)
 8002716:	fba3 0302 	umull	r0, r3, r3, r2
 800271a:	095b      	lsrs	r3, r3, #5
 800271c:	2064      	movs	r0, #100	@ 0x64
 800271e:	fb00 f303 	mul.w	r3, r0, r3
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	3332      	adds	r3, #50	@ 0x32
 8002728:	4a15      	ldr	r2, [pc, #84]	@ (8002780 <UART_SetConfig+0x118>)
 800272a:	fba2 2303 	umull	r2, r3, r2, r3
 800272e:	095b      	lsrs	r3, r3, #5
 8002730:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002734:	4419      	add	r1, r3
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	4613      	mov	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	009a      	lsls	r2, r3, #2
 8002740:	441a      	add	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	fbb2 f2f3 	udiv	r2, r2, r3
 800274c:	4b0c      	ldr	r3, [pc, #48]	@ (8002780 <UART_SetConfig+0x118>)
 800274e:	fba3 0302 	umull	r0, r3, r3, r2
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	2064      	movs	r0, #100	@ 0x64
 8002756:	fb00 f303 	mul.w	r3, r0, r3
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	3332      	adds	r3, #50	@ 0x32
 8002760:	4a07      	ldr	r2, [pc, #28]	@ (8002780 <UART_SetConfig+0x118>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	f003 020f 	and.w	r2, r3, #15
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	440a      	add	r2, r1
 8002772:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002774:	bf00      	nop
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40013800 	.word	0x40013800
 8002780:	51eb851f 	.word	0x51eb851f

08002784 <std>:
 8002784:	2300      	movs	r3, #0
 8002786:	b510      	push	{r4, lr}
 8002788:	4604      	mov	r4, r0
 800278a:	e9c0 3300 	strd	r3, r3, [r0]
 800278e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002792:	6083      	str	r3, [r0, #8]
 8002794:	8181      	strh	r1, [r0, #12]
 8002796:	6643      	str	r3, [r0, #100]	@ 0x64
 8002798:	81c2      	strh	r2, [r0, #14]
 800279a:	6183      	str	r3, [r0, #24]
 800279c:	4619      	mov	r1, r3
 800279e:	2208      	movs	r2, #8
 80027a0:	305c      	adds	r0, #92	@ 0x5c
 80027a2:	f000 fa1b 	bl	8002bdc <memset>
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <std+0x58>)
 80027a8:	6224      	str	r4, [r4, #32]
 80027aa:	6263      	str	r3, [r4, #36]	@ 0x24
 80027ac:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <std+0x5c>)
 80027ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80027b0:	4b0c      	ldr	r3, [pc, #48]	@ (80027e4 <std+0x60>)
 80027b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80027b4:	4b0c      	ldr	r3, [pc, #48]	@ (80027e8 <std+0x64>)
 80027b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <std+0x68>)
 80027ba:	429c      	cmp	r4, r3
 80027bc:	d006      	beq.n	80027cc <std+0x48>
 80027be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80027c2:	4294      	cmp	r4, r2
 80027c4:	d002      	beq.n	80027cc <std+0x48>
 80027c6:	33d0      	adds	r3, #208	@ 0xd0
 80027c8:	429c      	cmp	r4, r3
 80027ca:	d105      	bne.n	80027d8 <std+0x54>
 80027cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80027d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027d4:	f000 ba7a 	b.w	8002ccc <__retarget_lock_init_recursive>
 80027d8:	bd10      	pop	{r4, pc}
 80027da:	bf00      	nop
 80027dc:	08002a2d 	.word	0x08002a2d
 80027e0:	08002a4f 	.word	0x08002a4f
 80027e4:	08002a87 	.word	0x08002a87
 80027e8:	08002aab 	.word	0x08002aab
 80027ec:	20000238 	.word	0x20000238

080027f0 <stdio_exit_handler>:
 80027f0:	4a02      	ldr	r2, [pc, #8]	@ (80027fc <stdio_exit_handler+0xc>)
 80027f2:	4903      	ldr	r1, [pc, #12]	@ (8002800 <stdio_exit_handler+0x10>)
 80027f4:	4803      	ldr	r0, [pc, #12]	@ (8002804 <stdio_exit_handler+0x14>)
 80027f6:	f000 b869 	b.w	80028cc <_fwalk_sglue>
 80027fa:	bf00      	nop
 80027fc:	20000010 	.word	0x20000010
 8002800:	08003811 	.word	0x08003811
 8002804:	20000020 	.word	0x20000020

08002808 <cleanup_stdio>:
 8002808:	6841      	ldr	r1, [r0, #4]
 800280a:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <cleanup_stdio+0x34>)
 800280c:	b510      	push	{r4, lr}
 800280e:	4299      	cmp	r1, r3
 8002810:	4604      	mov	r4, r0
 8002812:	d001      	beq.n	8002818 <cleanup_stdio+0x10>
 8002814:	f000 fffc 	bl	8003810 <_fflush_r>
 8002818:	68a1      	ldr	r1, [r4, #8]
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <cleanup_stdio+0x38>)
 800281c:	4299      	cmp	r1, r3
 800281e:	d002      	beq.n	8002826 <cleanup_stdio+0x1e>
 8002820:	4620      	mov	r0, r4
 8002822:	f000 fff5 	bl	8003810 <_fflush_r>
 8002826:	68e1      	ldr	r1, [r4, #12]
 8002828:	4b06      	ldr	r3, [pc, #24]	@ (8002844 <cleanup_stdio+0x3c>)
 800282a:	4299      	cmp	r1, r3
 800282c:	d004      	beq.n	8002838 <cleanup_stdio+0x30>
 800282e:	4620      	mov	r0, r4
 8002830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002834:	f000 bfec 	b.w	8003810 <_fflush_r>
 8002838:	bd10      	pop	{r4, pc}
 800283a:	bf00      	nop
 800283c:	20000238 	.word	0x20000238
 8002840:	200002a0 	.word	0x200002a0
 8002844:	20000308 	.word	0x20000308

08002848 <global_stdio_init.part.0>:
 8002848:	b510      	push	{r4, lr}
 800284a:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <global_stdio_init.part.0+0x30>)
 800284c:	4c0b      	ldr	r4, [pc, #44]	@ (800287c <global_stdio_init.part.0+0x34>)
 800284e:	4a0c      	ldr	r2, [pc, #48]	@ (8002880 <global_stdio_init.part.0+0x38>)
 8002850:	4620      	mov	r0, r4
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	2104      	movs	r1, #4
 8002856:	2200      	movs	r2, #0
 8002858:	f7ff ff94 	bl	8002784 <std>
 800285c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002860:	2201      	movs	r2, #1
 8002862:	2109      	movs	r1, #9
 8002864:	f7ff ff8e 	bl	8002784 <std>
 8002868:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800286c:	2202      	movs	r2, #2
 800286e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002872:	2112      	movs	r1, #18
 8002874:	f7ff bf86 	b.w	8002784 <std>
 8002878:	20000370 	.word	0x20000370
 800287c:	20000238 	.word	0x20000238
 8002880:	080027f1 	.word	0x080027f1

08002884 <__sfp_lock_acquire>:
 8002884:	4801      	ldr	r0, [pc, #4]	@ (800288c <__sfp_lock_acquire+0x8>)
 8002886:	f000 ba22 	b.w	8002cce <__retarget_lock_acquire_recursive>
 800288a:	bf00      	nop
 800288c:	20000379 	.word	0x20000379

08002890 <__sfp_lock_release>:
 8002890:	4801      	ldr	r0, [pc, #4]	@ (8002898 <__sfp_lock_release+0x8>)
 8002892:	f000 ba1d 	b.w	8002cd0 <__retarget_lock_release_recursive>
 8002896:	bf00      	nop
 8002898:	20000379 	.word	0x20000379

0800289c <__sinit>:
 800289c:	b510      	push	{r4, lr}
 800289e:	4604      	mov	r4, r0
 80028a0:	f7ff fff0 	bl	8002884 <__sfp_lock_acquire>
 80028a4:	6a23      	ldr	r3, [r4, #32]
 80028a6:	b11b      	cbz	r3, 80028b0 <__sinit+0x14>
 80028a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ac:	f7ff bff0 	b.w	8002890 <__sfp_lock_release>
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <__sinit+0x28>)
 80028b2:	6223      	str	r3, [r4, #32]
 80028b4:	4b04      	ldr	r3, [pc, #16]	@ (80028c8 <__sinit+0x2c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1f5      	bne.n	80028a8 <__sinit+0xc>
 80028bc:	f7ff ffc4 	bl	8002848 <global_stdio_init.part.0>
 80028c0:	e7f2      	b.n	80028a8 <__sinit+0xc>
 80028c2:	bf00      	nop
 80028c4:	08002809 	.word	0x08002809
 80028c8:	20000370 	.word	0x20000370

080028cc <_fwalk_sglue>:
 80028cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028d0:	4607      	mov	r7, r0
 80028d2:	4688      	mov	r8, r1
 80028d4:	4614      	mov	r4, r2
 80028d6:	2600      	movs	r6, #0
 80028d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80028dc:	f1b9 0901 	subs.w	r9, r9, #1
 80028e0:	d505      	bpl.n	80028ee <_fwalk_sglue+0x22>
 80028e2:	6824      	ldr	r4, [r4, #0]
 80028e4:	2c00      	cmp	r4, #0
 80028e6:	d1f7      	bne.n	80028d8 <_fwalk_sglue+0xc>
 80028e8:	4630      	mov	r0, r6
 80028ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028ee:	89ab      	ldrh	r3, [r5, #12]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d907      	bls.n	8002904 <_fwalk_sglue+0x38>
 80028f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80028f8:	3301      	adds	r3, #1
 80028fa:	d003      	beq.n	8002904 <_fwalk_sglue+0x38>
 80028fc:	4629      	mov	r1, r5
 80028fe:	4638      	mov	r0, r7
 8002900:	47c0      	blx	r8
 8002902:	4306      	orrs	r6, r0
 8002904:	3568      	adds	r5, #104	@ 0x68
 8002906:	e7e9      	b.n	80028dc <_fwalk_sglue+0x10>

08002908 <iprintf>:
 8002908:	b40f      	push	{r0, r1, r2, r3}
 800290a:	b507      	push	{r0, r1, r2, lr}
 800290c:	4906      	ldr	r1, [pc, #24]	@ (8002928 <iprintf+0x20>)
 800290e:	ab04      	add	r3, sp, #16
 8002910:	6808      	ldr	r0, [r1, #0]
 8002912:	f853 2b04 	ldr.w	r2, [r3], #4
 8002916:	6881      	ldr	r1, [r0, #8]
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	f000 fc51 	bl	80031c0 <_vfiprintf_r>
 800291e:	b003      	add	sp, #12
 8002920:	f85d eb04 	ldr.w	lr, [sp], #4
 8002924:	b004      	add	sp, #16
 8002926:	4770      	bx	lr
 8002928:	2000001c 	.word	0x2000001c

0800292c <_puts_r>:
 800292c:	6a03      	ldr	r3, [r0, #32]
 800292e:	b570      	push	{r4, r5, r6, lr}
 8002930:	4605      	mov	r5, r0
 8002932:	460e      	mov	r6, r1
 8002934:	6884      	ldr	r4, [r0, #8]
 8002936:	b90b      	cbnz	r3, 800293c <_puts_r+0x10>
 8002938:	f7ff ffb0 	bl	800289c <__sinit>
 800293c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800293e:	07db      	lsls	r3, r3, #31
 8002940:	d405      	bmi.n	800294e <_puts_r+0x22>
 8002942:	89a3      	ldrh	r3, [r4, #12]
 8002944:	0598      	lsls	r0, r3, #22
 8002946:	d402      	bmi.n	800294e <_puts_r+0x22>
 8002948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800294a:	f000 f9c0 	bl	8002cce <__retarget_lock_acquire_recursive>
 800294e:	89a3      	ldrh	r3, [r4, #12]
 8002950:	0719      	lsls	r1, r3, #28
 8002952:	d502      	bpl.n	800295a <_puts_r+0x2e>
 8002954:	6923      	ldr	r3, [r4, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d135      	bne.n	80029c6 <_puts_r+0x9a>
 800295a:	4621      	mov	r1, r4
 800295c:	4628      	mov	r0, r5
 800295e:	f000 f8e7 	bl	8002b30 <__swsetup_r>
 8002962:	b380      	cbz	r0, 80029c6 <_puts_r+0x9a>
 8002964:	f04f 35ff 	mov.w	r5, #4294967295
 8002968:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800296a:	07da      	lsls	r2, r3, #31
 800296c:	d405      	bmi.n	800297a <_puts_r+0x4e>
 800296e:	89a3      	ldrh	r3, [r4, #12]
 8002970:	059b      	lsls	r3, r3, #22
 8002972:	d402      	bmi.n	800297a <_puts_r+0x4e>
 8002974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002976:	f000 f9ab 	bl	8002cd0 <__retarget_lock_release_recursive>
 800297a:	4628      	mov	r0, r5
 800297c:	bd70      	pop	{r4, r5, r6, pc}
 800297e:	2b00      	cmp	r3, #0
 8002980:	da04      	bge.n	800298c <_puts_r+0x60>
 8002982:	69a2      	ldr	r2, [r4, #24]
 8002984:	429a      	cmp	r2, r3
 8002986:	dc17      	bgt.n	80029b8 <_puts_r+0x8c>
 8002988:	290a      	cmp	r1, #10
 800298a:	d015      	beq.n	80029b8 <_puts_r+0x8c>
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	1c5a      	adds	r2, r3, #1
 8002990:	6022      	str	r2, [r4, #0]
 8002992:	7019      	strb	r1, [r3, #0]
 8002994:	68a3      	ldr	r3, [r4, #8]
 8002996:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800299a:	3b01      	subs	r3, #1
 800299c:	60a3      	str	r3, [r4, #8]
 800299e:	2900      	cmp	r1, #0
 80029a0:	d1ed      	bne.n	800297e <_puts_r+0x52>
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	da11      	bge.n	80029ca <_puts_r+0x9e>
 80029a6:	4622      	mov	r2, r4
 80029a8:	210a      	movs	r1, #10
 80029aa:	4628      	mov	r0, r5
 80029ac:	f000 f881 	bl	8002ab2 <__swbuf_r>
 80029b0:	3001      	adds	r0, #1
 80029b2:	d0d7      	beq.n	8002964 <_puts_r+0x38>
 80029b4:	250a      	movs	r5, #10
 80029b6:	e7d7      	b.n	8002968 <_puts_r+0x3c>
 80029b8:	4622      	mov	r2, r4
 80029ba:	4628      	mov	r0, r5
 80029bc:	f000 f879 	bl	8002ab2 <__swbuf_r>
 80029c0:	3001      	adds	r0, #1
 80029c2:	d1e7      	bne.n	8002994 <_puts_r+0x68>
 80029c4:	e7ce      	b.n	8002964 <_puts_r+0x38>
 80029c6:	3e01      	subs	r6, #1
 80029c8:	e7e4      	b.n	8002994 <_puts_r+0x68>
 80029ca:	6823      	ldr	r3, [r4, #0]
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	6022      	str	r2, [r4, #0]
 80029d0:	220a      	movs	r2, #10
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	e7ee      	b.n	80029b4 <_puts_r+0x88>
	...

080029d8 <puts>:
 80029d8:	4b02      	ldr	r3, [pc, #8]	@ (80029e4 <puts+0xc>)
 80029da:	4601      	mov	r1, r0
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	f7ff bfa5 	b.w	800292c <_puts_r>
 80029e2:	bf00      	nop
 80029e4:	2000001c 	.word	0x2000001c

080029e8 <siprintf>:
 80029e8:	b40e      	push	{r1, r2, r3}
 80029ea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80029ee:	b510      	push	{r4, lr}
 80029f0:	2400      	movs	r4, #0
 80029f2:	b09d      	sub	sp, #116	@ 0x74
 80029f4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80029f6:	9002      	str	r0, [sp, #8]
 80029f8:	9006      	str	r0, [sp, #24]
 80029fa:	9107      	str	r1, [sp, #28]
 80029fc:	9104      	str	r1, [sp, #16]
 80029fe:	4809      	ldr	r0, [pc, #36]	@ (8002a24 <siprintf+0x3c>)
 8002a00:	4909      	ldr	r1, [pc, #36]	@ (8002a28 <siprintf+0x40>)
 8002a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a06:	9105      	str	r1, [sp, #20]
 8002a08:	6800      	ldr	r0, [r0, #0]
 8002a0a:	a902      	add	r1, sp, #8
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002a10:	f000 fab2 	bl	8002f78 <_svfiprintf_r>
 8002a14:	9b02      	ldr	r3, [sp, #8]
 8002a16:	701c      	strb	r4, [r3, #0]
 8002a18:	b01d      	add	sp, #116	@ 0x74
 8002a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a1e:	b003      	add	sp, #12
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	2000001c 	.word	0x2000001c
 8002a28:	ffff0208 	.word	0xffff0208

08002a2c <__sread>:
 8002a2c:	b510      	push	{r4, lr}
 8002a2e:	460c      	mov	r4, r1
 8002a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a34:	f000 f8fc 	bl	8002c30 <_read_r>
 8002a38:	2800      	cmp	r0, #0
 8002a3a:	bfab      	itete	ge
 8002a3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002a3e:	89a3      	ldrhlt	r3, [r4, #12]
 8002a40:	181b      	addge	r3, r3, r0
 8002a42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002a46:	bfac      	ite	ge
 8002a48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002a4a:	81a3      	strhlt	r3, [r4, #12]
 8002a4c:	bd10      	pop	{r4, pc}

08002a4e <__swrite>:
 8002a4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a52:	461f      	mov	r7, r3
 8002a54:	898b      	ldrh	r3, [r1, #12]
 8002a56:	4605      	mov	r5, r0
 8002a58:	05db      	lsls	r3, r3, #23
 8002a5a:	460c      	mov	r4, r1
 8002a5c:	4616      	mov	r6, r2
 8002a5e:	d505      	bpl.n	8002a6c <__swrite+0x1e>
 8002a60:	2302      	movs	r3, #2
 8002a62:	2200      	movs	r2, #0
 8002a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a68:	f000 f8d0 	bl	8002c0c <_lseek_r>
 8002a6c:	89a3      	ldrh	r3, [r4, #12]
 8002a6e:	4632      	mov	r2, r6
 8002a70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a74:	81a3      	strh	r3, [r4, #12]
 8002a76:	4628      	mov	r0, r5
 8002a78:	463b      	mov	r3, r7
 8002a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a82:	f000 b8e7 	b.w	8002c54 <_write_r>

08002a86 <__sseek>:
 8002a86:	b510      	push	{r4, lr}
 8002a88:	460c      	mov	r4, r1
 8002a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a8e:	f000 f8bd 	bl	8002c0c <_lseek_r>
 8002a92:	1c43      	adds	r3, r0, #1
 8002a94:	89a3      	ldrh	r3, [r4, #12]
 8002a96:	bf15      	itete	ne
 8002a98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002a9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002a9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002aa2:	81a3      	strheq	r3, [r4, #12]
 8002aa4:	bf18      	it	ne
 8002aa6:	81a3      	strhne	r3, [r4, #12]
 8002aa8:	bd10      	pop	{r4, pc}

08002aaa <__sclose>:
 8002aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002aae:	f000 b89d 	b.w	8002bec <_close_r>

08002ab2 <__swbuf_r>:
 8002ab2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab4:	460e      	mov	r6, r1
 8002ab6:	4614      	mov	r4, r2
 8002ab8:	4605      	mov	r5, r0
 8002aba:	b118      	cbz	r0, 8002ac4 <__swbuf_r+0x12>
 8002abc:	6a03      	ldr	r3, [r0, #32]
 8002abe:	b90b      	cbnz	r3, 8002ac4 <__swbuf_r+0x12>
 8002ac0:	f7ff feec 	bl	800289c <__sinit>
 8002ac4:	69a3      	ldr	r3, [r4, #24]
 8002ac6:	60a3      	str	r3, [r4, #8]
 8002ac8:	89a3      	ldrh	r3, [r4, #12]
 8002aca:	071a      	lsls	r2, r3, #28
 8002acc:	d501      	bpl.n	8002ad2 <__swbuf_r+0x20>
 8002ace:	6923      	ldr	r3, [r4, #16]
 8002ad0:	b943      	cbnz	r3, 8002ae4 <__swbuf_r+0x32>
 8002ad2:	4621      	mov	r1, r4
 8002ad4:	4628      	mov	r0, r5
 8002ad6:	f000 f82b 	bl	8002b30 <__swsetup_r>
 8002ada:	b118      	cbz	r0, 8002ae4 <__swbuf_r+0x32>
 8002adc:	f04f 37ff 	mov.w	r7, #4294967295
 8002ae0:	4638      	mov	r0, r7
 8002ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ae4:	6823      	ldr	r3, [r4, #0]
 8002ae6:	6922      	ldr	r2, [r4, #16]
 8002ae8:	b2f6      	uxtb	r6, r6
 8002aea:	1a98      	subs	r0, r3, r2
 8002aec:	6963      	ldr	r3, [r4, #20]
 8002aee:	4637      	mov	r7, r6
 8002af0:	4283      	cmp	r3, r0
 8002af2:	dc05      	bgt.n	8002b00 <__swbuf_r+0x4e>
 8002af4:	4621      	mov	r1, r4
 8002af6:	4628      	mov	r0, r5
 8002af8:	f000 fe8a 	bl	8003810 <_fflush_r>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	d1ed      	bne.n	8002adc <__swbuf_r+0x2a>
 8002b00:	68a3      	ldr	r3, [r4, #8]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	60a3      	str	r3, [r4, #8]
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	6022      	str	r2, [r4, #0]
 8002b0c:	701e      	strb	r6, [r3, #0]
 8002b0e:	6962      	ldr	r2, [r4, #20]
 8002b10:	1c43      	adds	r3, r0, #1
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d004      	beq.n	8002b20 <__swbuf_r+0x6e>
 8002b16:	89a3      	ldrh	r3, [r4, #12]
 8002b18:	07db      	lsls	r3, r3, #31
 8002b1a:	d5e1      	bpl.n	8002ae0 <__swbuf_r+0x2e>
 8002b1c:	2e0a      	cmp	r6, #10
 8002b1e:	d1df      	bne.n	8002ae0 <__swbuf_r+0x2e>
 8002b20:	4621      	mov	r1, r4
 8002b22:	4628      	mov	r0, r5
 8002b24:	f000 fe74 	bl	8003810 <_fflush_r>
 8002b28:	2800      	cmp	r0, #0
 8002b2a:	d0d9      	beq.n	8002ae0 <__swbuf_r+0x2e>
 8002b2c:	e7d6      	b.n	8002adc <__swbuf_r+0x2a>
	...

08002b30 <__swsetup_r>:
 8002b30:	b538      	push	{r3, r4, r5, lr}
 8002b32:	4b29      	ldr	r3, [pc, #164]	@ (8002bd8 <__swsetup_r+0xa8>)
 8002b34:	4605      	mov	r5, r0
 8002b36:	6818      	ldr	r0, [r3, #0]
 8002b38:	460c      	mov	r4, r1
 8002b3a:	b118      	cbz	r0, 8002b44 <__swsetup_r+0x14>
 8002b3c:	6a03      	ldr	r3, [r0, #32]
 8002b3e:	b90b      	cbnz	r3, 8002b44 <__swsetup_r+0x14>
 8002b40:	f7ff feac 	bl	800289c <__sinit>
 8002b44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b48:	0719      	lsls	r1, r3, #28
 8002b4a:	d422      	bmi.n	8002b92 <__swsetup_r+0x62>
 8002b4c:	06da      	lsls	r2, r3, #27
 8002b4e:	d407      	bmi.n	8002b60 <__swsetup_r+0x30>
 8002b50:	2209      	movs	r2, #9
 8002b52:	602a      	str	r2, [r5, #0]
 8002b54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b58:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5c:	81a3      	strh	r3, [r4, #12]
 8002b5e:	e033      	b.n	8002bc8 <__swsetup_r+0x98>
 8002b60:	0758      	lsls	r0, r3, #29
 8002b62:	d512      	bpl.n	8002b8a <__swsetup_r+0x5a>
 8002b64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002b66:	b141      	cbz	r1, 8002b7a <__swsetup_r+0x4a>
 8002b68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002b6c:	4299      	cmp	r1, r3
 8002b6e:	d002      	beq.n	8002b76 <__swsetup_r+0x46>
 8002b70:	4628      	mov	r0, r5
 8002b72:	f000 f8af 	bl	8002cd4 <_free_r>
 8002b76:	2300      	movs	r3, #0
 8002b78:	6363      	str	r3, [r4, #52]	@ 0x34
 8002b7a:	89a3      	ldrh	r3, [r4, #12]
 8002b7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002b80:	81a3      	strh	r3, [r4, #12]
 8002b82:	2300      	movs	r3, #0
 8002b84:	6063      	str	r3, [r4, #4]
 8002b86:	6923      	ldr	r3, [r4, #16]
 8002b88:	6023      	str	r3, [r4, #0]
 8002b8a:	89a3      	ldrh	r3, [r4, #12]
 8002b8c:	f043 0308 	orr.w	r3, r3, #8
 8002b90:	81a3      	strh	r3, [r4, #12]
 8002b92:	6923      	ldr	r3, [r4, #16]
 8002b94:	b94b      	cbnz	r3, 8002baa <__swsetup_r+0x7a>
 8002b96:	89a3      	ldrh	r3, [r4, #12]
 8002b98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002b9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba0:	d003      	beq.n	8002baa <__swsetup_r+0x7a>
 8002ba2:	4621      	mov	r1, r4
 8002ba4:	4628      	mov	r0, r5
 8002ba6:	f000 fe80 	bl	80038aa <__smakebuf_r>
 8002baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bae:	f013 0201 	ands.w	r2, r3, #1
 8002bb2:	d00a      	beq.n	8002bca <__swsetup_r+0x9a>
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	60a2      	str	r2, [r4, #8]
 8002bb8:	6962      	ldr	r2, [r4, #20]
 8002bba:	4252      	negs	r2, r2
 8002bbc:	61a2      	str	r2, [r4, #24]
 8002bbe:	6922      	ldr	r2, [r4, #16]
 8002bc0:	b942      	cbnz	r2, 8002bd4 <__swsetup_r+0xa4>
 8002bc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002bc6:	d1c5      	bne.n	8002b54 <__swsetup_r+0x24>
 8002bc8:	bd38      	pop	{r3, r4, r5, pc}
 8002bca:	0799      	lsls	r1, r3, #30
 8002bcc:	bf58      	it	pl
 8002bce:	6962      	ldrpl	r2, [r4, #20]
 8002bd0:	60a2      	str	r2, [r4, #8]
 8002bd2:	e7f4      	b.n	8002bbe <__swsetup_r+0x8e>
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	e7f7      	b.n	8002bc8 <__swsetup_r+0x98>
 8002bd8:	2000001c 	.word	0x2000001c

08002bdc <memset>:
 8002bdc:	4603      	mov	r3, r0
 8002bde:	4402      	add	r2, r0
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d100      	bne.n	8002be6 <memset+0xa>
 8002be4:	4770      	bx	lr
 8002be6:	f803 1b01 	strb.w	r1, [r3], #1
 8002bea:	e7f9      	b.n	8002be0 <memset+0x4>

08002bec <_close_r>:
 8002bec:	b538      	push	{r3, r4, r5, lr}
 8002bee:	2300      	movs	r3, #0
 8002bf0:	4d05      	ldr	r5, [pc, #20]	@ (8002c08 <_close_r+0x1c>)
 8002bf2:	4604      	mov	r4, r0
 8002bf4:	4608      	mov	r0, r1
 8002bf6:	602b      	str	r3, [r5, #0]
 8002bf8:	f7fe f85b 	bl	8000cb2 <_close>
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d102      	bne.n	8002c06 <_close_r+0x1a>
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	b103      	cbz	r3, 8002c06 <_close_r+0x1a>
 8002c04:	6023      	str	r3, [r4, #0]
 8002c06:	bd38      	pop	{r3, r4, r5, pc}
 8002c08:	20000374 	.word	0x20000374

08002c0c <_lseek_r>:
 8002c0c:	b538      	push	{r3, r4, r5, lr}
 8002c0e:	4604      	mov	r4, r0
 8002c10:	4608      	mov	r0, r1
 8002c12:	4611      	mov	r1, r2
 8002c14:	2200      	movs	r2, #0
 8002c16:	4d05      	ldr	r5, [pc, #20]	@ (8002c2c <_lseek_r+0x20>)
 8002c18:	602a      	str	r2, [r5, #0]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	f7fe f86d 	bl	8000cfa <_lseek>
 8002c20:	1c43      	adds	r3, r0, #1
 8002c22:	d102      	bne.n	8002c2a <_lseek_r+0x1e>
 8002c24:	682b      	ldr	r3, [r5, #0]
 8002c26:	b103      	cbz	r3, 8002c2a <_lseek_r+0x1e>
 8002c28:	6023      	str	r3, [r4, #0]
 8002c2a:	bd38      	pop	{r3, r4, r5, pc}
 8002c2c:	20000374 	.word	0x20000374

08002c30 <_read_r>:
 8002c30:	b538      	push	{r3, r4, r5, lr}
 8002c32:	4604      	mov	r4, r0
 8002c34:	4608      	mov	r0, r1
 8002c36:	4611      	mov	r1, r2
 8002c38:	2200      	movs	r2, #0
 8002c3a:	4d05      	ldr	r5, [pc, #20]	@ (8002c50 <_read_r+0x20>)
 8002c3c:	602a      	str	r2, [r5, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	f7fd fffe 	bl	8000c40 <_read>
 8002c44:	1c43      	adds	r3, r0, #1
 8002c46:	d102      	bne.n	8002c4e <_read_r+0x1e>
 8002c48:	682b      	ldr	r3, [r5, #0]
 8002c4a:	b103      	cbz	r3, 8002c4e <_read_r+0x1e>
 8002c4c:	6023      	str	r3, [r4, #0]
 8002c4e:	bd38      	pop	{r3, r4, r5, pc}
 8002c50:	20000374 	.word	0x20000374

08002c54 <_write_r>:
 8002c54:	b538      	push	{r3, r4, r5, lr}
 8002c56:	4604      	mov	r4, r0
 8002c58:	4608      	mov	r0, r1
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	4d05      	ldr	r5, [pc, #20]	@ (8002c74 <_write_r+0x20>)
 8002c60:	602a      	str	r2, [r5, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	f7fe f809 	bl	8000c7a <_write>
 8002c68:	1c43      	adds	r3, r0, #1
 8002c6a:	d102      	bne.n	8002c72 <_write_r+0x1e>
 8002c6c:	682b      	ldr	r3, [r5, #0]
 8002c6e:	b103      	cbz	r3, 8002c72 <_write_r+0x1e>
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	bd38      	pop	{r3, r4, r5, pc}
 8002c74:	20000374 	.word	0x20000374

08002c78 <__errno>:
 8002c78:	4b01      	ldr	r3, [pc, #4]	@ (8002c80 <__errno+0x8>)
 8002c7a:	6818      	ldr	r0, [r3, #0]
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	2000001c 	.word	0x2000001c

08002c84 <__libc_init_array>:
 8002c84:	b570      	push	{r4, r5, r6, lr}
 8002c86:	2600      	movs	r6, #0
 8002c88:	4d0c      	ldr	r5, [pc, #48]	@ (8002cbc <__libc_init_array+0x38>)
 8002c8a:	4c0d      	ldr	r4, [pc, #52]	@ (8002cc0 <__libc_init_array+0x3c>)
 8002c8c:	1b64      	subs	r4, r4, r5
 8002c8e:	10a4      	asrs	r4, r4, #2
 8002c90:	42a6      	cmp	r6, r4
 8002c92:	d109      	bne.n	8002ca8 <__libc_init_array+0x24>
 8002c94:	f000 fee4 	bl	8003a60 <_init>
 8002c98:	2600      	movs	r6, #0
 8002c9a:	4d0a      	ldr	r5, [pc, #40]	@ (8002cc4 <__libc_init_array+0x40>)
 8002c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8002cc8 <__libc_init_array+0x44>)
 8002c9e:	1b64      	subs	r4, r4, r5
 8002ca0:	10a4      	asrs	r4, r4, #2
 8002ca2:	42a6      	cmp	r6, r4
 8002ca4:	d105      	bne.n	8002cb2 <__libc_init_array+0x2e>
 8002ca6:	bd70      	pop	{r4, r5, r6, pc}
 8002ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cac:	4798      	blx	r3
 8002cae:	3601      	adds	r6, #1
 8002cb0:	e7ee      	b.n	8002c90 <__libc_init_array+0xc>
 8002cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb6:	4798      	blx	r3
 8002cb8:	3601      	adds	r6, #1
 8002cba:	e7f2      	b.n	8002ca2 <__libc_init_array+0x1e>
 8002cbc:	08003ba0 	.word	0x08003ba0
 8002cc0:	08003ba0 	.word	0x08003ba0
 8002cc4:	08003ba0 	.word	0x08003ba0
 8002cc8:	08003ba4 	.word	0x08003ba4

08002ccc <__retarget_lock_init_recursive>:
 8002ccc:	4770      	bx	lr

08002cce <__retarget_lock_acquire_recursive>:
 8002cce:	4770      	bx	lr

08002cd0 <__retarget_lock_release_recursive>:
 8002cd0:	4770      	bx	lr
	...

08002cd4 <_free_r>:
 8002cd4:	b538      	push	{r3, r4, r5, lr}
 8002cd6:	4605      	mov	r5, r0
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	d040      	beq.n	8002d5e <_free_r+0x8a>
 8002cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ce0:	1f0c      	subs	r4, r1, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bfb8      	it	lt
 8002ce6:	18e4      	addlt	r4, r4, r3
 8002ce8:	f000 f8de 	bl	8002ea8 <__malloc_lock>
 8002cec:	4a1c      	ldr	r2, [pc, #112]	@ (8002d60 <_free_r+0x8c>)
 8002cee:	6813      	ldr	r3, [r2, #0]
 8002cf0:	b933      	cbnz	r3, 8002d00 <_free_r+0x2c>
 8002cf2:	6063      	str	r3, [r4, #4]
 8002cf4:	6014      	str	r4, [r2, #0]
 8002cf6:	4628      	mov	r0, r5
 8002cf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002cfc:	f000 b8da 	b.w	8002eb4 <__malloc_unlock>
 8002d00:	42a3      	cmp	r3, r4
 8002d02:	d908      	bls.n	8002d16 <_free_r+0x42>
 8002d04:	6820      	ldr	r0, [r4, #0]
 8002d06:	1821      	adds	r1, r4, r0
 8002d08:	428b      	cmp	r3, r1
 8002d0a:	bf01      	itttt	eq
 8002d0c:	6819      	ldreq	r1, [r3, #0]
 8002d0e:	685b      	ldreq	r3, [r3, #4]
 8002d10:	1809      	addeq	r1, r1, r0
 8002d12:	6021      	streq	r1, [r4, #0]
 8002d14:	e7ed      	b.n	8002cf2 <_free_r+0x1e>
 8002d16:	461a      	mov	r2, r3
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	b10b      	cbz	r3, 8002d20 <_free_r+0x4c>
 8002d1c:	42a3      	cmp	r3, r4
 8002d1e:	d9fa      	bls.n	8002d16 <_free_r+0x42>
 8002d20:	6811      	ldr	r1, [r2, #0]
 8002d22:	1850      	adds	r0, r2, r1
 8002d24:	42a0      	cmp	r0, r4
 8002d26:	d10b      	bne.n	8002d40 <_free_r+0x6c>
 8002d28:	6820      	ldr	r0, [r4, #0]
 8002d2a:	4401      	add	r1, r0
 8002d2c:	1850      	adds	r0, r2, r1
 8002d2e:	4283      	cmp	r3, r0
 8002d30:	6011      	str	r1, [r2, #0]
 8002d32:	d1e0      	bne.n	8002cf6 <_free_r+0x22>
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4408      	add	r0, r1
 8002d3a:	6010      	str	r0, [r2, #0]
 8002d3c:	6053      	str	r3, [r2, #4]
 8002d3e:	e7da      	b.n	8002cf6 <_free_r+0x22>
 8002d40:	d902      	bls.n	8002d48 <_free_r+0x74>
 8002d42:	230c      	movs	r3, #12
 8002d44:	602b      	str	r3, [r5, #0]
 8002d46:	e7d6      	b.n	8002cf6 <_free_r+0x22>
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	1821      	adds	r1, r4, r0
 8002d4c:	428b      	cmp	r3, r1
 8002d4e:	bf01      	itttt	eq
 8002d50:	6819      	ldreq	r1, [r3, #0]
 8002d52:	685b      	ldreq	r3, [r3, #4]
 8002d54:	1809      	addeq	r1, r1, r0
 8002d56:	6021      	streq	r1, [r4, #0]
 8002d58:	6063      	str	r3, [r4, #4]
 8002d5a:	6054      	str	r4, [r2, #4]
 8002d5c:	e7cb      	b.n	8002cf6 <_free_r+0x22>
 8002d5e:	bd38      	pop	{r3, r4, r5, pc}
 8002d60:	20000380 	.word	0x20000380

08002d64 <sbrk_aligned>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	4e0f      	ldr	r6, [pc, #60]	@ (8002da4 <sbrk_aligned+0x40>)
 8002d68:	460c      	mov	r4, r1
 8002d6a:	6831      	ldr	r1, [r6, #0]
 8002d6c:	4605      	mov	r5, r0
 8002d6e:	b911      	cbnz	r1, 8002d76 <sbrk_aligned+0x12>
 8002d70:	f000 fe14 	bl	800399c <_sbrk_r>
 8002d74:	6030      	str	r0, [r6, #0]
 8002d76:	4621      	mov	r1, r4
 8002d78:	4628      	mov	r0, r5
 8002d7a:	f000 fe0f 	bl	800399c <_sbrk_r>
 8002d7e:	1c43      	adds	r3, r0, #1
 8002d80:	d103      	bne.n	8002d8a <sbrk_aligned+0x26>
 8002d82:	f04f 34ff 	mov.w	r4, #4294967295
 8002d86:	4620      	mov	r0, r4
 8002d88:	bd70      	pop	{r4, r5, r6, pc}
 8002d8a:	1cc4      	adds	r4, r0, #3
 8002d8c:	f024 0403 	bic.w	r4, r4, #3
 8002d90:	42a0      	cmp	r0, r4
 8002d92:	d0f8      	beq.n	8002d86 <sbrk_aligned+0x22>
 8002d94:	1a21      	subs	r1, r4, r0
 8002d96:	4628      	mov	r0, r5
 8002d98:	f000 fe00 	bl	800399c <_sbrk_r>
 8002d9c:	3001      	adds	r0, #1
 8002d9e:	d1f2      	bne.n	8002d86 <sbrk_aligned+0x22>
 8002da0:	e7ef      	b.n	8002d82 <sbrk_aligned+0x1e>
 8002da2:	bf00      	nop
 8002da4:	2000037c 	.word	0x2000037c

08002da8 <_malloc_r>:
 8002da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dac:	1ccd      	adds	r5, r1, #3
 8002dae:	f025 0503 	bic.w	r5, r5, #3
 8002db2:	3508      	adds	r5, #8
 8002db4:	2d0c      	cmp	r5, #12
 8002db6:	bf38      	it	cc
 8002db8:	250c      	movcc	r5, #12
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	4606      	mov	r6, r0
 8002dbe:	db01      	blt.n	8002dc4 <_malloc_r+0x1c>
 8002dc0:	42a9      	cmp	r1, r5
 8002dc2:	d904      	bls.n	8002dce <_malloc_r+0x26>
 8002dc4:	230c      	movs	r3, #12
 8002dc6:	6033      	str	r3, [r6, #0]
 8002dc8:	2000      	movs	r0, #0
 8002dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ea4 <_malloc_r+0xfc>
 8002dd2:	f000 f869 	bl	8002ea8 <__malloc_lock>
 8002dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8002dda:	461c      	mov	r4, r3
 8002ddc:	bb44      	cbnz	r4, 8002e30 <_malloc_r+0x88>
 8002dde:	4629      	mov	r1, r5
 8002de0:	4630      	mov	r0, r6
 8002de2:	f7ff ffbf 	bl	8002d64 <sbrk_aligned>
 8002de6:	1c43      	adds	r3, r0, #1
 8002de8:	4604      	mov	r4, r0
 8002dea:	d158      	bne.n	8002e9e <_malloc_r+0xf6>
 8002dec:	f8d8 4000 	ldr.w	r4, [r8]
 8002df0:	4627      	mov	r7, r4
 8002df2:	2f00      	cmp	r7, #0
 8002df4:	d143      	bne.n	8002e7e <_malloc_r+0xd6>
 8002df6:	2c00      	cmp	r4, #0
 8002df8:	d04b      	beq.n	8002e92 <_malloc_r+0xea>
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	4639      	mov	r1, r7
 8002dfe:	4630      	mov	r0, r6
 8002e00:	eb04 0903 	add.w	r9, r4, r3
 8002e04:	f000 fdca 	bl	800399c <_sbrk_r>
 8002e08:	4581      	cmp	r9, r0
 8002e0a:	d142      	bne.n	8002e92 <_malloc_r+0xea>
 8002e0c:	6821      	ldr	r1, [r4, #0]
 8002e0e:	4630      	mov	r0, r6
 8002e10:	1a6d      	subs	r5, r5, r1
 8002e12:	4629      	mov	r1, r5
 8002e14:	f7ff ffa6 	bl	8002d64 <sbrk_aligned>
 8002e18:	3001      	adds	r0, #1
 8002e1a:	d03a      	beq.n	8002e92 <_malloc_r+0xea>
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	442b      	add	r3, r5
 8002e20:	6023      	str	r3, [r4, #0]
 8002e22:	f8d8 3000 	ldr.w	r3, [r8]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	bb62      	cbnz	r2, 8002e84 <_malloc_r+0xdc>
 8002e2a:	f8c8 7000 	str.w	r7, [r8]
 8002e2e:	e00f      	b.n	8002e50 <_malloc_r+0xa8>
 8002e30:	6822      	ldr	r2, [r4, #0]
 8002e32:	1b52      	subs	r2, r2, r5
 8002e34:	d420      	bmi.n	8002e78 <_malloc_r+0xd0>
 8002e36:	2a0b      	cmp	r2, #11
 8002e38:	d917      	bls.n	8002e6a <_malloc_r+0xc2>
 8002e3a:	1961      	adds	r1, r4, r5
 8002e3c:	42a3      	cmp	r3, r4
 8002e3e:	6025      	str	r5, [r4, #0]
 8002e40:	bf18      	it	ne
 8002e42:	6059      	strne	r1, [r3, #4]
 8002e44:	6863      	ldr	r3, [r4, #4]
 8002e46:	bf08      	it	eq
 8002e48:	f8c8 1000 	streq.w	r1, [r8]
 8002e4c:	5162      	str	r2, [r4, r5]
 8002e4e:	604b      	str	r3, [r1, #4]
 8002e50:	4630      	mov	r0, r6
 8002e52:	f000 f82f 	bl	8002eb4 <__malloc_unlock>
 8002e56:	f104 000b 	add.w	r0, r4, #11
 8002e5a:	1d23      	adds	r3, r4, #4
 8002e5c:	f020 0007 	bic.w	r0, r0, #7
 8002e60:	1ac2      	subs	r2, r0, r3
 8002e62:	bf1c      	itt	ne
 8002e64:	1a1b      	subne	r3, r3, r0
 8002e66:	50a3      	strne	r3, [r4, r2]
 8002e68:	e7af      	b.n	8002dca <_malloc_r+0x22>
 8002e6a:	6862      	ldr	r2, [r4, #4]
 8002e6c:	42a3      	cmp	r3, r4
 8002e6e:	bf0c      	ite	eq
 8002e70:	f8c8 2000 	streq.w	r2, [r8]
 8002e74:	605a      	strne	r2, [r3, #4]
 8002e76:	e7eb      	b.n	8002e50 <_malloc_r+0xa8>
 8002e78:	4623      	mov	r3, r4
 8002e7a:	6864      	ldr	r4, [r4, #4]
 8002e7c:	e7ae      	b.n	8002ddc <_malloc_r+0x34>
 8002e7e:	463c      	mov	r4, r7
 8002e80:	687f      	ldr	r7, [r7, #4]
 8002e82:	e7b6      	b.n	8002df2 <_malloc_r+0x4a>
 8002e84:	461a      	mov	r2, r3
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	42a3      	cmp	r3, r4
 8002e8a:	d1fb      	bne.n	8002e84 <_malloc_r+0xdc>
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	6053      	str	r3, [r2, #4]
 8002e90:	e7de      	b.n	8002e50 <_malloc_r+0xa8>
 8002e92:	230c      	movs	r3, #12
 8002e94:	4630      	mov	r0, r6
 8002e96:	6033      	str	r3, [r6, #0]
 8002e98:	f000 f80c 	bl	8002eb4 <__malloc_unlock>
 8002e9c:	e794      	b.n	8002dc8 <_malloc_r+0x20>
 8002e9e:	6005      	str	r5, [r0, #0]
 8002ea0:	e7d6      	b.n	8002e50 <_malloc_r+0xa8>
 8002ea2:	bf00      	nop
 8002ea4:	20000380 	.word	0x20000380

08002ea8 <__malloc_lock>:
 8002ea8:	4801      	ldr	r0, [pc, #4]	@ (8002eb0 <__malloc_lock+0x8>)
 8002eaa:	f7ff bf10 	b.w	8002cce <__retarget_lock_acquire_recursive>
 8002eae:	bf00      	nop
 8002eb0:	20000378 	.word	0x20000378

08002eb4 <__malloc_unlock>:
 8002eb4:	4801      	ldr	r0, [pc, #4]	@ (8002ebc <__malloc_unlock+0x8>)
 8002eb6:	f7ff bf0b 	b.w	8002cd0 <__retarget_lock_release_recursive>
 8002eba:	bf00      	nop
 8002ebc:	20000378 	.word	0x20000378

08002ec0 <__ssputs_r>:
 8002ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ec4:	461f      	mov	r7, r3
 8002ec6:	688e      	ldr	r6, [r1, #8]
 8002ec8:	4682      	mov	sl, r0
 8002eca:	42be      	cmp	r6, r7
 8002ecc:	460c      	mov	r4, r1
 8002ece:	4690      	mov	r8, r2
 8002ed0:	680b      	ldr	r3, [r1, #0]
 8002ed2:	d82d      	bhi.n	8002f30 <__ssputs_r+0x70>
 8002ed4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002ed8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002edc:	d026      	beq.n	8002f2c <__ssputs_r+0x6c>
 8002ede:	6965      	ldr	r5, [r4, #20]
 8002ee0:	6909      	ldr	r1, [r1, #16]
 8002ee2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ee6:	eba3 0901 	sub.w	r9, r3, r1
 8002eea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002eee:	1c7b      	adds	r3, r7, #1
 8002ef0:	444b      	add	r3, r9
 8002ef2:	106d      	asrs	r5, r5, #1
 8002ef4:	429d      	cmp	r5, r3
 8002ef6:	bf38      	it	cc
 8002ef8:	461d      	movcc	r5, r3
 8002efa:	0553      	lsls	r3, r2, #21
 8002efc:	d527      	bpl.n	8002f4e <__ssputs_r+0x8e>
 8002efe:	4629      	mov	r1, r5
 8002f00:	f7ff ff52 	bl	8002da8 <_malloc_r>
 8002f04:	4606      	mov	r6, r0
 8002f06:	b360      	cbz	r0, 8002f62 <__ssputs_r+0xa2>
 8002f08:	464a      	mov	r2, r9
 8002f0a:	6921      	ldr	r1, [r4, #16]
 8002f0c:	f000 fd64 	bl	80039d8 <memcpy>
 8002f10:	89a3      	ldrh	r3, [r4, #12]
 8002f12:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f1a:	81a3      	strh	r3, [r4, #12]
 8002f1c:	6126      	str	r6, [r4, #16]
 8002f1e:	444e      	add	r6, r9
 8002f20:	6026      	str	r6, [r4, #0]
 8002f22:	463e      	mov	r6, r7
 8002f24:	6165      	str	r5, [r4, #20]
 8002f26:	eba5 0509 	sub.w	r5, r5, r9
 8002f2a:	60a5      	str	r5, [r4, #8]
 8002f2c:	42be      	cmp	r6, r7
 8002f2e:	d900      	bls.n	8002f32 <__ssputs_r+0x72>
 8002f30:	463e      	mov	r6, r7
 8002f32:	4632      	mov	r2, r6
 8002f34:	4641      	mov	r1, r8
 8002f36:	6820      	ldr	r0, [r4, #0]
 8002f38:	f000 fcf3 	bl	8003922 <memmove>
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	68a3      	ldr	r3, [r4, #8]
 8002f40:	1b9b      	subs	r3, r3, r6
 8002f42:	60a3      	str	r3, [r4, #8]
 8002f44:	6823      	ldr	r3, [r4, #0]
 8002f46:	4433      	add	r3, r6
 8002f48:	6023      	str	r3, [r4, #0]
 8002f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f4e:	462a      	mov	r2, r5
 8002f50:	f000 fd50 	bl	80039f4 <_realloc_r>
 8002f54:	4606      	mov	r6, r0
 8002f56:	2800      	cmp	r0, #0
 8002f58:	d1e0      	bne.n	8002f1c <__ssputs_r+0x5c>
 8002f5a:	4650      	mov	r0, sl
 8002f5c:	6921      	ldr	r1, [r4, #16]
 8002f5e:	f7ff feb9 	bl	8002cd4 <_free_r>
 8002f62:	230c      	movs	r3, #12
 8002f64:	f8ca 3000 	str.w	r3, [sl]
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f72:	81a3      	strh	r3, [r4, #12]
 8002f74:	e7e9      	b.n	8002f4a <__ssputs_r+0x8a>
	...

08002f78 <_svfiprintf_r>:
 8002f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f7c:	4698      	mov	r8, r3
 8002f7e:	898b      	ldrh	r3, [r1, #12]
 8002f80:	4607      	mov	r7, r0
 8002f82:	061b      	lsls	r3, r3, #24
 8002f84:	460d      	mov	r5, r1
 8002f86:	4614      	mov	r4, r2
 8002f88:	b09d      	sub	sp, #116	@ 0x74
 8002f8a:	d510      	bpl.n	8002fae <_svfiprintf_r+0x36>
 8002f8c:	690b      	ldr	r3, [r1, #16]
 8002f8e:	b973      	cbnz	r3, 8002fae <_svfiprintf_r+0x36>
 8002f90:	2140      	movs	r1, #64	@ 0x40
 8002f92:	f7ff ff09 	bl	8002da8 <_malloc_r>
 8002f96:	6028      	str	r0, [r5, #0]
 8002f98:	6128      	str	r0, [r5, #16]
 8002f9a:	b930      	cbnz	r0, 8002faa <_svfiprintf_r+0x32>
 8002f9c:	230c      	movs	r3, #12
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa4:	b01d      	add	sp, #116	@ 0x74
 8002fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002faa:	2340      	movs	r3, #64	@ 0x40
 8002fac:	616b      	str	r3, [r5, #20]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fb2:	2320      	movs	r3, #32
 8002fb4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002fb8:	2330      	movs	r3, #48	@ 0x30
 8002fba:	f04f 0901 	mov.w	r9, #1
 8002fbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fc2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800315c <_svfiprintf_r+0x1e4>
 8002fc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fca:	4623      	mov	r3, r4
 8002fcc:	469a      	mov	sl, r3
 8002fce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fd2:	b10a      	cbz	r2, 8002fd8 <_svfiprintf_r+0x60>
 8002fd4:	2a25      	cmp	r2, #37	@ 0x25
 8002fd6:	d1f9      	bne.n	8002fcc <_svfiprintf_r+0x54>
 8002fd8:	ebba 0b04 	subs.w	fp, sl, r4
 8002fdc:	d00b      	beq.n	8002ff6 <_svfiprintf_r+0x7e>
 8002fde:	465b      	mov	r3, fp
 8002fe0:	4622      	mov	r2, r4
 8002fe2:	4629      	mov	r1, r5
 8002fe4:	4638      	mov	r0, r7
 8002fe6:	f7ff ff6b 	bl	8002ec0 <__ssputs_r>
 8002fea:	3001      	adds	r0, #1
 8002fec:	f000 80a7 	beq.w	800313e <_svfiprintf_r+0x1c6>
 8002ff0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ff2:	445a      	add	r2, fp
 8002ff4:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 809f 	beq.w	800313e <_svfiprintf_r+0x1c6>
 8003000:	2300      	movs	r3, #0
 8003002:	f04f 32ff 	mov.w	r2, #4294967295
 8003006:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800300a:	f10a 0a01 	add.w	sl, sl, #1
 800300e:	9304      	str	r3, [sp, #16]
 8003010:	9307      	str	r3, [sp, #28]
 8003012:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003016:	931a      	str	r3, [sp, #104]	@ 0x68
 8003018:	4654      	mov	r4, sl
 800301a:	2205      	movs	r2, #5
 800301c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003020:	484e      	ldr	r0, [pc, #312]	@ (800315c <_svfiprintf_r+0x1e4>)
 8003022:	f000 fccb 	bl	80039bc <memchr>
 8003026:	9a04      	ldr	r2, [sp, #16]
 8003028:	b9d8      	cbnz	r0, 8003062 <_svfiprintf_r+0xea>
 800302a:	06d0      	lsls	r0, r2, #27
 800302c:	bf44      	itt	mi
 800302e:	2320      	movmi	r3, #32
 8003030:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003034:	0711      	lsls	r1, r2, #28
 8003036:	bf44      	itt	mi
 8003038:	232b      	movmi	r3, #43	@ 0x2b
 800303a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800303e:	f89a 3000 	ldrb.w	r3, [sl]
 8003042:	2b2a      	cmp	r3, #42	@ 0x2a
 8003044:	d015      	beq.n	8003072 <_svfiprintf_r+0xfa>
 8003046:	4654      	mov	r4, sl
 8003048:	2000      	movs	r0, #0
 800304a:	f04f 0c0a 	mov.w	ip, #10
 800304e:	9a07      	ldr	r2, [sp, #28]
 8003050:	4621      	mov	r1, r4
 8003052:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003056:	3b30      	subs	r3, #48	@ 0x30
 8003058:	2b09      	cmp	r3, #9
 800305a:	d94b      	bls.n	80030f4 <_svfiprintf_r+0x17c>
 800305c:	b1b0      	cbz	r0, 800308c <_svfiprintf_r+0x114>
 800305e:	9207      	str	r2, [sp, #28]
 8003060:	e014      	b.n	800308c <_svfiprintf_r+0x114>
 8003062:	eba0 0308 	sub.w	r3, r0, r8
 8003066:	fa09 f303 	lsl.w	r3, r9, r3
 800306a:	4313      	orrs	r3, r2
 800306c:	46a2      	mov	sl, r4
 800306e:	9304      	str	r3, [sp, #16]
 8003070:	e7d2      	b.n	8003018 <_svfiprintf_r+0xa0>
 8003072:	9b03      	ldr	r3, [sp, #12]
 8003074:	1d19      	adds	r1, r3, #4
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	9103      	str	r1, [sp, #12]
 800307a:	2b00      	cmp	r3, #0
 800307c:	bfbb      	ittet	lt
 800307e:	425b      	neglt	r3, r3
 8003080:	f042 0202 	orrlt.w	r2, r2, #2
 8003084:	9307      	strge	r3, [sp, #28]
 8003086:	9307      	strlt	r3, [sp, #28]
 8003088:	bfb8      	it	lt
 800308a:	9204      	strlt	r2, [sp, #16]
 800308c:	7823      	ldrb	r3, [r4, #0]
 800308e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003090:	d10a      	bne.n	80030a8 <_svfiprintf_r+0x130>
 8003092:	7863      	ldrb	r3, [r4, #1]
 8003094:	2b2a      	cmp	r3, #42	@ 0x2a
 8003096:	d132      	bne.n	80030fe <_svfiprintf_r+0x186>
 8003098:	9b03      	ldr	r3, [sp, #12]
 800309a:	3402      	adds	r4, #2
 800309c:	1d1a      	adds	r2, r3, #4
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	9203      	str	r2, [sp, #12]
 80030a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80030a6:	9305      	str	r3, [sp, #20]
 80030a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003160 <_svfiprintf_r+0x1e8>
 80030ac:	2203      	movs	r2, #3
 80030ae:	4650      	mov	r0, sl
 80030b0:	7821      	ldrb	r1, [r4, #0]
 80030b2:	f000 fc83 	bl	80039bc <memchr>
 80030b6:	b138      	cbz	r0, 80030c8 <_svfiprintf_r+0x150>
 80030b8:	2240      	movs	r2, #64	@ 0x40
 80030ba:	9b04      	ldr	r3, [sp, #16]
 80030bc:	eba0 000a 	sub.w	r0, r0, sl
 80030c0:	4082      	lsls	r2, r0
 80030c2:	4313      	orrs	r3, r2
 80030c4:	3401      	adds	r4, #1
 80030c6:	9304      	str	r3, [sp, #16]
 80030c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030cc:	2206      	movs	r2, #6
 80030ce:	4825      	ldr	r0, [pc, #148]	@ (8003164 <_svfiprintf_r+0x1ec>)
 80030d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030d4:	f000 fc72 	bl	80039bc <memchr>
 80030d8:	2800      	cmp	r0, #0
 80030da:	d036      	beq.n	800314a <_svfiprintf_r+0x1d2>
 80030dc:	4b22      	ldr	r3, [pc, #136]	@ (8003168 <_svfiprintf_r+0x1f0>)
 80030de:	bb1b      	cbnz	r3, 8003128 <_svfiprintf_r+0x1b0>
 80030e0:	9b03      	ldr	r3, [sp, #12]
 80030e2:	3307      	adds	r3, #7
 80030e4:	f023 0307 	bic.w	r3, r3, #7
 80030e8:	3308      	adds	r3, #8
 80030ea:	9303      	str	r3, [sp, #12]
 80030ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030ee:	4433      	add	r3, r6
 80030f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80030f2:	e76a      	b.n	8002fca <_svfiprintf_r+0x52>
 80030f4:	460c      	mov	r4, r1
 80030f6:	2001      	movs	r0, #1
 80030f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80030fc:	e7a8      	b.n	8003050 <_svfiprintf_r+0xd8>
 80030fe:	2300      	movs	r3, #0
 8003100:	f04f 0c0a 	mov.w	ip, #10
 8003104:	4619      	mov	r1, r3
 8003106:	3401      	adds	r4, #1
 8003108:	9305      	str	r3, [sp, #20]
 800310a:	4620      	mov	r0, r4
 800310c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003110:	3a30      	subs	r2, #48	@ 0x30
 8003112:	2a09      	cmp	r2, #9
 8003114:	d903      	bls.n	800311e <_svfiprintf_r+0x1a6>
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0c6      	beq.n	80030a8 <_svfiprintf_r+0x130>
 800311a:	9105      	str	r1, [sp, #20]
 800311c:	e7c4      	b.n	80030a8 <_svfiprintf_r+0x130>
 800311e:	4604      	mov	r4, r0
 8003120:	2301      	movs	r3, #1
 8003122:	fb0c 2101 	mla	r1, ip, r1, r2
 8003126:	e7f0      	b.n	800310a <_svfiprintf_r+0x192>
 8003128:	ab03      	add	r3, sp, #12
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	462a      	mov	r2, r5
 800312e:	4638      	mov	r0, r7
 8003130:	4b0e      	ldr	r3, [pc, #56]	@ (800316c <_svfiprintf_r+0x1f4>)
 8003132:	a904      	add	r1, sp, #16
 8003134:	f3af 8000 	nop.w
 8003138:	1c42      	adds	r2, r0, #1
 800313a:	4606      	mov	r6, r0
 800313c:	d1d6      	bne.n	80030ec <_svfiprintf_r+0x174>
 800313e:	89ab      	ldrh	r3, [r5, #12]
 8003140:	065b      	lsls	r3, r3, #25
 8003142:	f53f af2d 	bmi.w	8002fa0 <_svfiprintf_r+0x28>
 8003146:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003148:	e72c      	b.n	8002fa4 <_svfiprintf_r+0x2c>
 800314a:	ab03      	add	r3, sp, #12
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	462a      	mov	r2, r5
 8003150:	4638      	mov	r0, r7
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <_svfiprintf_r+0x1f4>)
 8003154:	a904      	add	r1, sp, #16
 8003156:	f000 f9bd 	bl	80034d4 <_printf_i>
 800315a:	e7ed      	b.n	8003138 <_svfiprintf_r+0x1c0>
 800315c:	08003b62 	.word	0x08003b62
 8003160:	08003b68 	.word	0x08003b68
 8003164:	08003b6c 	.word	0x08003b6c
 8003168:	00000000 	.word	0x00000000
 800316c:	08002ec1 	.word	0x08002ec1

08003170 <__sfputc_r>:
 8003170:	6893      	ldr	r3, [r2, #8]
 8003172:	b410      	push	{r4}
 8003174:	3b01      	subs	r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	6093      	str	r3, [r2, #8]
 800317a:	da07      	bge.n	800318c <__sfputc_r+0x1c>
 800317c:	6994      	ldr	r4, [r2, #24]
 800317e:	42a3      	cmp	r3, r4
 8003180:	db01      	blt.n	8003186 <__sfputc_r+0x16>
 8003182:	290a      	cmp	r1, #10
 8003184:	d102      	bne.n	800318c <__sfputc_r+0x1c>
 8003186:	bc10      	pop	{r4}
 8003188:	f7ff bc93 	b.w	8002ab2 <__swbuf_r>
 800318c:	6813      	ldr	r3, [r2, #0]
 800318e:	1c58      	adds	r0, r3, #1
 8003190:	6010      	str	r0, [r2, #0]
 8003192:	7019      	strb	r1, [r3, #0]
 8003194:	4608      	mov	r0, r1
 8003196:	bc10      	pop	{r4}
 8003198:	4770      	bx	lr

0800319a <__sfputs_r>:
 800319a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319c:	4606      	mov	r6, r0
 800319e:	460f      	mov	r7, r1
 80031a0:	4614      	mov	r4, r2
 80031a2:	18d5      	adds	r5, r2, r3
 80031a4:	42ac      	cmp	r4, r5
 80031a6:	d101      	bne.n	80031ac <__sfputs_r+0x12>
 80031a8:	2000      	movs	r0, #0
 80031aa:	e007      	b.n	80031bc <__sfputs_r+0x22>
 80031ac:	463a      	mov	r2, r7
 80031ae:	4630      	mov	r0, r6
 80031b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031b4:	f7ff ffdc 	bl	8003170 <__sfputc_r>
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	d1f3      	bne.n	80031a4 <__sfputs_r+0xa>
 80031bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080031c0 <_vfiprintf_r>:
 80031c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031c4:	460d      	mov	r5, r1
 80031c6:	4614      	mov	r4, r2
 80031c8:	4698      	mov	r8, r3
 80031ca:	4606      	mov	r6, r0
 80031cc:	b09d      	sub	sp, #116	@ 0x74
 80031ce:	b118      	cbz	r0, 80031d8 <_vfiprintf_r+0x18>
 80031d0:	6a03      	ldr	r3, [r0, #32]
 80031d2:	b90b      	cbnz	r3, 80031d8 <_vfiprintf_r+0x18>
 80031d4:	f7ff fb62 	bl	800289c <__sinit>
 80031d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031da:	07d9      	lsls	r1, r3, #31
 80031dc:	d405      	bmi.n	80031ea <_vfiprintf_r+0x2a>
 80031de:	89ab      	ldrh	r3, [r5, #12]
 80031e0:	059a      	lsls	r2, r3, #22
 80031e2:	d402      	bmi.n	80031ea <_vfiprintf_r+0x2a>
 80031e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031e6:	f7ff fd72 	bl	8002cce <__retarget_lock_acquire_recursive>
 80031ea:	89ab      	ldrh	r3, [r5, #12]
 80031ec:	071b      	lsls	r3, r3, #28
 80031ee:	d501      	bpl.n	80031f4 <_vfiprintf_r+0x34>
 80031f0:	692b      	ldr	r3, [r5, #16]
 80031f2:	b99b      	cbnz	r3, 800321c <_vfiprintf_r+0x5c>
 80031f4:	4629      	mov	r1, r5
 80031f6:	4630      	mov	r0, r6
 80031f8:	f7ff fc9a 	bl	8002b30 <__swsetup_r>
 80031fc:	b170      	cbz	r0, 800321c <_vfiprintf_r+0x5c>
 80031fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003200:	07dc      	lsls	r4, r3, #31
 8003202:	d504      	bpl.n	800320e <_vfiprintf_r+0x4e>
 8003204:	f04f 30ff 	mov.w	r0, #4294967295
 8003208:	b01d      	add	sp, #116	@ 0x74
 800320a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800320e:	89ab      	ldrh	r3, [r5, #12]
 8003210:	0598      	lsls	r0, r3, #22
 8003212:	d4f7      	bmi.n	8003204 <_vfiprintf_r+0x44>
 8003214:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003216:	f7ff fd5b 	bl	8002cd0 <__retarget_lock_release_recursive>
 800321a:	e7f3      	b.n	8003204 <_vfiprintf_r+0x44>
 800321c:	2300      	movs	r3, #0
 800321e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003220:	2320      	movs	r3, #32
 8003222:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003226:	2330      	movs	r3, #48	@ 0x30
 8003228:	f04f 0901 	mov.w	r9, #1
 800322c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003230:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80033dc <_vfiprintf_r+0x21c>
 8003234:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003238:	4623      	mov	r3, r4
 800323a:	469a      	mov	sl, r3
 800323c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003240:	b10a      	cbz	r2, 8003246 <_vfiprintf_r+0x86>
 8003242:	2a25      	cmp	r2, #37	@ 0x25
 8003244:	d1f9      	bne.n	800323a <_vfiprintf_r+0x7a>
 8003246:	ebba 0b04 	subs.w	fp, sl, r4
 800324a:	d00b      	beq.n	8003264 <_vfiprintf_r+0xa4>
 800324c:	465b      	mov	r3, fp
 800324e:	4622      	mov	r2, r4
 8003250:	4629      	mov	r1, r5
 8003252:	4630      	mov	r0, r6
 8003254:	f7ff ffa1 	bl	800319a <__sfputs_r>
 8003258:	3001      	adds	r0, #1
 800325a:	f000 80a7 	beq.w	80033ac <_vfiprintf_r+0x1ec>
 800325e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003260:	445a      	add	r2, fp
 8003262:	9209      	str	r2, [sp, #36]	@ 0x24
 8003264:	f89a 3000 	ldrb.w	r3, [sl]
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 809f 	beq.w	80033ac <_vfiprintf_r+0x1ec>
 800326e:	2300      	movs	r3, #0
 8003270:	f04f 32ff 	mov.w	r2, #4294967295
 8003274:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003278:	f10a 0a01 	add.w	sl, sl, #1
 800327c:	9304      	str	r3, [sp, #16]
 800327e:	9307      	str	r3, [sp, #28]
 8003280:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003284:	931a      	str	r3, [sp, #104]	@ 0x68
 8003286:	4654      	mov	r4, sl
 8003288:	2205      	movs	r2, #5
 800328a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800328e:	4853      	ldr	r0, [pc, #332]	@ (80033dc <_vfiprintf_r+0x21c>)
 8003290:	f000 fb94 	bl	80039bc <memchr>
 8003294:	9a04      	ldr	r2, [sp, #16]
 8003296:	b9d8      	cbnz	r0, 80032d0 <_vfiprintf_r+0x110>
 8003298:	06d1      	lsls	r1, r2, #27
 800329a:	bf44      	itt	mi
 800329c:	2320      	movmi	r3, #32
 800329e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032a2:	0713      	lsls	r3, r2, #28
 80032a4:	bf44      	itt	mi
 80032a6:	232b      	movmi	r3, #43	@ 0x2b
 80032a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032ac:	f89a 3000 	ldrb.w	r3, [sl]
 80032b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80032b2:	d015      	beq.n	80032e0 <_vfiprintf_r+0x120>
 80032b4:	4654      	mov	r4, sl
 80032b6:	2000      	movs	r0, #0
 80032b8:	f04f 0c0a 	mov.w	ip, #10
 80032bc:	9a07      	ldr	r2, [sp, #28]
 80032be:	4621      	mov	r1, r4
 80032c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032c4:	3b30      	subs	r3, #48	@ 0x30
 80032c6:	2b09      	cmp	r3, #9
 80032c8:	d94b      	bls.n	8003362 <_vfiprintf_r+0x1a2>
 80032ca:	b1b0      	cbz	r0, 80032fa <_vfiprintf_r+0x13a>
 80032cc:	9207      	str	r2, [sp, #28]
 80032ce:	e014      	b.n	80032fa <_vfiprintf_r+0x13a>
 80032d0:	eba0 0308 	sub.w	r3, r0, r8
 80032d4:	fa09 f303 	lsl.w	r3, r9, r3
 80032d8:	4313      	orrs	r3, r2
 80032da:	46a2      	mov	sl, r4
 80032dc:	9304      	str	r3, [sp, #16]
 80032de:	e7d2      	b.n	8003286 <_vfiprintf_r+0xc6>
 80032e0:	9b03      	ldr	r3, [sp, #12]
 80032e2:	1d19      	adds	r1, r3, #4
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	9103      	str	r1, [sp, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	bfbb      	ittet	lt
 80032ec:	425b      	neglt	r3, r3
 80032ee:	f042 0202 	orrlt.w	r2, r2, #2
 80032f2:	9307      	strge	r3, [sp, #28]
 80032f4:	9307      	strlt	r3, [sp, #28]
 80032f6:	bfb8      	it	lt
 80032f8:	9204      	strlt	r2, [sp, #16]
 80032fa:	7823      	ldrb	r3, [r4, #0]
 80032fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80032fe:	d10a      	bne.n	8003316 <_vfiprintf_r+0x156>
 8003300:	7863      	ldrb	r3, [r4, #1]
 8003302:	2b2a      	cmp	r3, #42	@ 0x2a
 8003304:	d132      	bne.n	800336c <_vfiprintf_r+0x1ac>
 8003306:	9b03      	ldr	r3, [sp, #12]
 8003308:	3402      	adds	r4, #2
 800330a:	1d1a      	adds	r2, r3, #4
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	9203      	str	r2, [sp, #12]
 8003310:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003314:	9305      	str	r3, [sp, #20]
 8003316:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80033e0 <_vfiprintf_r+0x220>
 800331a:	2203      	movs	r2, #3
 800331c:	4650      	mov	r0, sl
 800331e:	7821      	ldrb	r1, [r4, #0]
 8003320:	f000 fb4c 	bl	80039bc <memchr>
 8003324:	b138      	cbz	r0, 8003336 <_vfiprintf_r+0x176>
 8003326:	2240      	movs	r2, #64	@ 0x40
 8003328:	9b04      	ldr	r3, [sp, #16]
 800332a:	eba0 000a 	sub.w	r0, r0, sl
 800332e:	4082      	lsls	r2, r0
 8003330:	4313      	orrs	r3, r2
 8003332:	3401      	adds	r4, #1
 8003334:	9304      	str	r3, [sp, #16]
 8003336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800333a:	2206      	movs	r2, #6
 800333c:	4829      	ldr	r0, [pc, #164]	@ (80033e4 <_vfiprintf_r+0x224>)
 800333e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003342:	f000 fb3b 	bl	80039bc <memchr>
 8003346:	2800      	cmp	r0, #0
 8003348:	d03f      	beq.n	80033ca <_vfiprintf_r+0x20a>
 800334a:	4b27      	ldr	r3, [pc, #156]	@ (80033e8 <_vfiprintf_r+0x228>)
 800334c:	bb1b      	cbnz	r3, 8003396 <_vfiprintf_r+0x1d6>
 800334e:	9b03      	ldr	r3, [sp, #12]
 8003350:	3307      	adds	r3, #7
 8003352:	f023 0307 	bic.w	r3, r3, #7
 8003356:	3308      	adds	r3, #8
 8003358:	9303      	str	r3, [sp, #12]
 800335a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800335c:	443b      	add	r3, r7
 800335e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003360:	e76a      	b.n	8003238 <_vfiprintf_r+0x78>
 8003362:	460c      	mov	r4, r1
 8003364:	2001      	movs	r0, #1
 8003366:	fb0c 3202 	mla	r2, ip, r2, r3
 800336a:	e7a8      	b.n	80032be <_vfiprintf_r+0xfe>
 800336c:	2300      	movs	r3, #0
 800336e:	f04f 0c0a 	mov.w	ip, #10
 8003372:	4619      	mov	r1, r3
 8003374:	3401      	adds	r4, #1
 8003376:	9305      	str	r3, [sp, #20]
 8003378:	4620      	mov	r0, r4
 800337a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800337e:	3a30      	subs	r2, #48	@ 0x30
 8003380:	2a09      	cmp	r2, #9
 8003382:	d903      	bls.n	800338c <_vfiprintf_r+0x1cc>
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0c6      	beq.n	8003316 <_vfiprintf_r+0x156>
 8003388:	9105      	str	r1, [sp, #20]
 800338a:	e7c4      	b.n	8003316 <_vfiprintf_r+0x156>
 800338c:	4604      	mov	r4, r0
 800338e:	2301      	movs	r3, #1
 8003390:	fb0c 2101 	mla	r1, ip, r1, r2
 8003394:	e7f0      	b.n	8003378 <_vfiprintf_r+0x1b8>
 8003396:	ab03      	add	r3, sp, #12
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	462a      	mov	r2, r5
 800339c:	4630      	mov	r0, r6
 800339e:	4b13      	ldr	r3, [pc, #76]	@ (80033ec <_vfiprintf_r+0x22c>)
 80033a0:	a904      	add	r1, sp, #16
 80033a2:	f3af 8000 	nop.w
 80033a6:	4607      	mov	r7, r0
 80033a8:	1c78      	adds	r0, r7, #1
 80033aa:	d1d6      	bne.n	800335a <_vfiprintf_r+0x19a>
 80033ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80033ae:	07d9      	lsls	r1, r3, #31
 80033b0:	d405      	bmi.n	80033be <_vfiprintf_r+0x1fe>
 80033b2:	89ab      	ldrh	r3, [r5, #12]
 80033b4:	059a      	lsls	r2, r3, #22
 80033b6:	d402      	bmi.n	80033be <_vfiprintf_r+0x1fe>
 80033b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80033ba:	f7ff fc89 	bl	8002cd0 <__retarget_lock_release_recursive>
 80033be:	89ab      	ldrh	r3, [r5, #12]
 80033c0:	065b      	lsls	r3, r3, #25
 80033c2:	f53f af1f 	bmi.w	8003204 <_vfiprintf_r+0x44>
 80033c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80033c8:	e71e      	b.n	8003208 <_vfiprintf_r+0x48>
 80033ca:	ab03      	add	r3, sp, #12
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	462a      	mov	r2, r5
 80033d0:	4630      	mov	r0, r6
 80033d2:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <_vfiprintf_r+0x22c>)
 80033d4:	a904      	add	r1, sp, #16
 80033d6:	f000 f87d 	bl	80034d4 <_printf_i>
 80033da:	e7e4      	b.n	80033a6 <_vfiprintf_r+0x1e6>
 80033dc:	08003b62 	.word	0x08003b62
 80033e0:	08003b68 	.word	0x08003b68
 80033e4:	08003b6c 	.word	0x08003b6c
 80033e8:	00000000 	.word	0x00000000
 80033ec:	0800319b 	.word	0x0800319b

080033f0 <_printf_common>:
 80033f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033f4:	4616      	mov	r6, r2
 80033f6:	4698      	mov	r8, r3
 80033f8:	688a      	ldr	r2, [r1, #8]
 80033fa:	690b      	ldr	r3, [r1, #16]
 80033fc:	4607      	mov	r7, r0
 80033fe:	4293      	cmp	r3, r2
 8003400:	bfb8      	it	lt
 8003402:	4613      	movlt	r3, r2
 8003404:	6033      	str	r3, [r6, #0]
 8003406:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800340a:	460c      	mov	r4, r1
 800340c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003410:	b10a      	cbz	r2, 8003416 <_printf_common+0x26>
 8003412:	3301      	adds	r3, #1
 8003414:	6033      	str	r3, [r6, #0]
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	0699      	lsls	r1, r3, #26
 800341a:	bf42      	ittt	mi
 800341c:	6833      	ldrmi	r3, [r6, #0]
 800341e:	3302      	addmi	r3, #2
 8003420:	6033      	strmi	r3, [r6, #0]
 8003422:	6825      	ldr	r5, [r4, #0]
 8003424:	f015 0506 	ands.w	r5, r5, #6
 8003428:	d106      	bne.n	8003438 <_printf_common+0x48>
 800342a:	f104 0a19 	add.w	sl, r4, #25
 800342e:	68e3      	ldr	r3, [r4, #12]
 8003430:	6832      	ldr	r2, [r6, #0]
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	42ab      	cmp	r3, r5
 8003436:	dc2b      	bgt.n	8003490 <_printf_common+0xa0>
 8003438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800343c:	6822      	ldr	r2, [r4, #0]
 800343e:	3b00      	subs	r3, #0
 8003440:	bf18      	it	ne
 8003442:	2301      	movne	r3, #1
 8003444:	0692      	lsls	r2, r2, #26
 8003446:	d430      	bmi.n	80034aa <_printf_common+0xba>
 8003448:	4641      	mov	r1, r8
 800344a:	4638      	mov	r0, r7
 800344c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003450:	47c8      	blx	r9
 8003452:	3001      	adds	r0, #1
 8003454:	d023      	beq.n	800349e <_printf_common+0xae>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	6922      	ldr	r2, [r4, #16]
 800345a:	f003 0306 	and.w	r3, r3, #6
 800345e:	2b04      	cmp	r3, #4
 8003460:	bf14      	ite	ne
 8003462:	2500      	movne	r5, #0
 8003464:	6833      	ldreq	r3, [r6, #0]
 8003466:	f04f 0600 	mov.w	r6, #0
 800346a:	bf08      	it	eq
 800346c:	68e5      	ldreq	r5, [r4, #12]
 800346e:	f104 041a 	add.w	r4, r4, #26
 8003472:	bf08      	it	eq
 8003474:	1aed      	subeq	r5, r5, r3
 8003476:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800347a:	bf08      	it	eq
 800347c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003480:	4293      	cmp	r3, r2
 8003482:	bfc4      	itt	gt
 8003484:	1a9b      	subgt	r3, r3, r2
 8003486:	18ed      	addgt	r5, r5, r3
 8003488:	42b5      	cmp	r5, r6
 800348a:	d11a      	bne.n	80034c2 <_printf_common+0xd2>
 800348c:	2000      	movs	r0, #0
 800348e:	e008      	b.n	80034a2 <_printf_common+0xb2>
 8003490:	2301      	movs	r3, #1
 8003492:	4652      	mov	r2, sl
 8003494:	4641      	mov	r1, r8
 8003496:	4638      	mov	r0, r7
 8003498:	47c8      	blx	r9
 800349a:	3001      	adds	r0, #1
 800349c:	d103      	bne.n	80034a6 <_printf_common+0xb6>
 800349e:	f04f 30ff 	mov.w	r0, #4294967295
 80034a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034a6:	3501      	adds	r5, #1
 80034a8:	e7c1      	b.n	800342e <_printf_common+0x3e>
 80034aa:	2030      	movs	r0, #48	@ 0x30
 80034ac:	18e1      	adds	r1, r4, r3
 80034ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034b8:	4422      	add	r2, r4
 80034ba:	3302      	adds	r3, #2
 80034bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80034c0:	e7c2      	b.n	8003448 <_printf_common+0x58>
 80034c2:	2301      	movs	r3, #1
 80034c4:	4622      	mov	r2, r4
 80034c6:	4641      	mov	r1, r8
 80034c8:	4638      	mov	r0, r7
 80034ca:	47c8      	blx	r9
 80034cc:	3001      	adds	r0, #1
 80034ce:	d0e6      	beq.n	800349e <_printf_common+0xae>
 80034d0:	3601      	adds	r6, #1
 80034d2:	e7d9      	b.n	8003488 <_printf_common+0x98>

080034d4 <_printf_i>:
 80034d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d8:	7e0f      	ldrb	r7, [r1, #24]
 80034da:	4691      	mov	r9, r2
 80034dc:	2f78      	cmp	r7, #120	@ 0x78
 80034de:	4680      	mov	r8, r0
 80034e0:	460c      	mov	r4, r1
 80034e2:	469a      	mov	sl, r3
 80034e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80034e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80034ea:	d807      	bhi.n	80034fc <_printf_i+0x28>
 80034ec:	2f62      	cmp	r7, #98	@ 0x62
 80034ee:	d80a      	bhi.n	8003506 <_printf_i+0x32>
 80034f0:	2f00      	cmp	r7, #0
 80034f2:	f000 80d1 	beq.w	8003698 <_printf_i+0x1c4>
 80034f6:	2f58      	cmp	r7, #88	@ 0x58
 80034f8:	f000 80b8 	beq.w	800366c <_printf_i+0x198>
 80034fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003500:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003504:	e03a      	b.n	800357c <_printf_i+0xa8>
 8003506:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800350a:	2b15      	cmp	r3, #21
 800350c:	d8f6      	bhi.n	80034fc <_printf_i+0x28>
 800350e:	a101      	add	r1, pc, #4	@ (adr r1, 8003514 <_printf_i+0x40>)
 8003510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003514:	0800356d 	.word	0x0800356d
 8003518:	08003581 	.word	0x08003581
 800351c:	080034fd 	.word	0x080034fd
 8003520:	080034fd 	.word	0x080034fd
 8003524:	080034fd 	.word	0x080034fd
 8003528:	080034fd 	.word	0x080034fd
 800352c:	08003581 	.word	0x08003581
 8003530:	080034fd 	.word	0x080034fd
 8003534:	080034fd 	.word	0x080034fd
 8003538:	080034fd 	.word	0x080034fd
 800353c:	080034fd 	.word	0x080034fd
 8003540:	0800367f 	.word	0x0800367f
 8003544:	080035ab 	.word	0x080035ab
 8003548:	08003639 	.word	0x08003639
 800354c:	080034fd 	.word	0x080034fd
 8003550:	080034fd 	.word	0x080034fd
 8003554:	080036a1 	.word	0x080036a1
 8003558:	080034fd 	.word	0x080034fd
 800355c:	080035ab 	.word	0x080035ab
 8003560:	080034fd 	.word	0x080034fd
 8003564:	080034fd 	.word	0x080034fd
 8003568:	08003641 	.word	0x08003641
 800356c:	6833      	ldr	r3, [r6, #0]
 800356e:	1d1a      	adds	r2, r3, #4
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6032      	str	r2, [r6, #0]
 8003574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003578:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800357c:	2301      	movs	r3, #1
 800357e:	e09c      	b.n	80036ba <_printf_i+0x1e6>
 8003580:	6833      	ldr	r3, [r6, #0]
 8003582:	6820      	ldr	r0, [r4, #0]
 8003584:	1d19      	adds	r1, r3, #4
 8003586:	6031      	str	r1, [r6, #0]
 8003588:	0606      	lsls	r6, r0, #24
 800358a:	d501      	bpl.n	8003590 <_printf_i+0xbc>
 800358c:	681d      	ldr	r5, [r3, #0]
 800358e:	e003      	b.n	8003598 <_printf_i+0xc4>
 8003590:	0645      	lsls	r5, r0, #25
 8003592:	d5fb      	bpl.n	800358c <_printf_i+0xb8>
 8003594:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003598:	2d00      	cmp	r5, #0
 800359a:	da03      	bge.n	80035a4 <_printf_i+0xd0>
 800359c:	232d      	movs	r3, #45	@ 0x2d
 800359e:	426d      	negs	r5, r5
 80035a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035a4:	230a      	movs	r3, #10
 80035a6:	4858      	ldr	r0, [pc, #352]	@ (8003708 <_printf_i+0x234>)
 80035a8:	e011      	b.n	80035ce <_printf_i+0xfa>
 80035aa:	6821      	ldr	r1, [r4, #0]
 80035ac:	6833      	ldr	r3, [r6, #0]
 80035ae:	0608      	lsls	r0, r1, #24
 80035b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80035b4:	d402      	bmi.n	80035bc <_printf_i+0xe8>
 80035b6:	0649      	lsls	r1, r1, #25
 80035b8:	bf48      	it	mi
 80035ba:	b2ad      	uxthmi	r5, r5
 80035bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80035be:	6033      	str	r3, [r6, #0]
 80035c0:	bf14      	ite	ne
 80035c2:	230a      	movne	r3, #10
 80035c4:	2308      	moveq	r3, #8
 80035c6:	4850      	ldr	r0, [pc, #320]	@ (8003708 <_printf_i+0x234>)
 80035c8:	2100      	movs	r1, #0
 80035ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80035ce:	6866      	ldr	r6, [r4, #4]
 80035d0:	2e00      	cmp	r6, #0
 80035d2:	60a6      	str	r6, [r4, #8]
 80035d4:	db05      	blt.n	80035e2 <_printf_i+0x10e>
 80035d6:	6821      	ldr	r1, [r4, #0]
 80035d8:	432e      	orrs	r6, r5
 80035da:	f021 0104 	bic.w	r1, r1, #4
 80035de:	6021      	str	r1, [r4, #0]
 80035e0:	d04b      	beq.n	800367a <_printf_i+0x1a6>
 80035e2:	4616      	mov	r6, r2
 80035e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80035e8:	fb03 5711 	mls	r7, r3, r1, r5
 80035ec:	5dc7      	ldrb	r7, [r0, r7]
 80035ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80035f2:	462f      	mov	r7, r5
 80035f4:	42bb      	cmp	r3, r7
 80035f6:	460d      	mov	r5, r1
 80035f8:	d9f4      	bls.n	80035e4 <_printf_i+0x110>
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d10b      	bne.n	8003616 <_printf_i+0x142>
 80035fe:	6823      	ldr	r3, [r4, #0]
 8003600:	07df      	lsls	r7, r3, #31
 8003602:	d508      	bpl.n	8003616 <_printf_i+0x142>
 8003604:	6923      	ldr	r3, [r4, #16]
 8003606:	6861      	ldr	r1, [r4, #4]
 8003608:	4299      	cmp	r1, r3
 800360a:	bfde      	ittt	le
 800360c:	2330      	movle	r3, #48	@ 0x30
 800360e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003612:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003616:	1b92      	subs	r2, r2, r6
 8003618:	6122      	str	r2, [r4, #16]
 800361a:	464b      	mov	r3, r9
 800361c:	4621      	mov	r1, r4
 800361e:	4640      	mov	r0, r8
 8003620:	f8cd a000 	str.w	sl, [sp]
 8003624:	aa03      	add	r2, sp, #12
 8003626:	f7ff fee3 	bl	80033f0 <_printf_common>
 800362a:	3001      	adds	r0, #1
 800362c:	d14a      	bne.n	80036c4 <_printf_i+0x1f0>
 800362e:	f04f 30ff 	mov.w	r0, #4294967295
 8003632:	b004      	add	sp, #16
 8003634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	f043 0320 	orr.w	r3, r3, #32
 800363e:	6023      	str	r3, [r4, #0]
 8003640:	2778      	movs	r7, #120	@ 0x78
 8003642:	4832      	ldr	r0, [pc, #200]	@ (800370c <_printf_i+0x238>)
 8003644:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	6831      	ldr	r1, [r6, #0]
 800364c:	061f      	lsls	r7, r3, #24
 800364e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003652:	d402      	bmi.n	800365a <_printf_i+0x186>
 8003654:	065f      	lsls	r7, r3, #25
 8003656:	bf48      	it	mi
 8003658:	b2ad      	uxthmi	r5, r5
 800365a:	6031      	str	r1, [r6, #0]
 800365c:	07d9      	lsls	r1, r3, #31
 800365e:	bf44      	itt	mi
 8003660:	f043 0320 	orrmi.w	r3, r3, #32
 8003664:	6023      	strmi	r3, [r4, #0]
 8003666:	b11d      	cbz	r5, 8003670 <_printf_i+0x19c>
 8003668:	2310      	movs	r3, #16
 800366a:	e7ad      	b.n	80035c8 <_printf_i+0xf4>
 800366c:	4826      	ldr	r0, [pc, #152]	@ (8003708 <_printf_i+0x234>)
 800366e:	e7e9      	b.n	8003644 <_printf_i+0x170>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	f023 0320 	bic.w	r3, r3, #32
 8003676:	6023      	str	r3, [r4, #0]
 8003678:	e7f6      	b.n	8003668 <_printf_i+0x194>
 800367a:	4616      	mov	r6, r2
 800367c:	e7bd      	b.n	80035fa <_printf_i+0x126>
 800367e:	6833      	ldr	r3, [r6, #0]
 8003680:	6825      	ldr	r5, [r4, #0]
 8003682:	1d18      	adds	r0, r3, #4
 8003684:	6961      	ldr	r1, [r4, #20]
 8003686:	6030      	str	r0, [r6, #0]
 8003688:	062e      	lsls	r6, r5, #24
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	d501      	bpl.n	8003692 <_printf_i+0x1be>
 800368e:	6019      	str	r1, [r3, #0]
 8003690:	e002      	b.n	8003698 <_printf_i+0x1c4>
 8003692:	0668      	lsls	r0, r5, #25
 8003694:	d5fb      	bpl.n	800368e <_printf_i+0x1ba>
 8003696:	8019      	strh	r1, [r3, #0]
 8003698:	2300      	movs	r3, #0
 800369a:	4616      	mov	r6, r2
 800369c:	6123      	str	r3, [r4, #16]
 800369e:	e7bc      	b.n	800361a <_printf_i+0x146>
 80036a0:	6833      	ldr	r3, [r6, #0]
 80036a2:	2100      	movs	r1, #0
 80036a4:	1d1a      	adds	r2, r3, #4
 80036a6:	6032      	str	r2, [r6, #0]
 80036a8:	681e      	ldr	r6, [r3, #0]
 80036aa:	6862      	ldr	r2, [r4, #4]
 80036ac:	4630      	mov	r0, r6
 80036ae:	f000 f985 	bl	80039bc <memchr>
 80036b2:	b108      	cbz	r0, 80036b8 <_printf_i+0x1e4>
 80036b4:	1b80      	subs	r0, r0, r6
 80036b6:	6060      	str	r0, [r4, #4]
 80036b8:	6863      	ldr	r3, [r4, #4]
 80036ba:	6123      	str	r3, [r4, #16]
 80036bc:	2300      	movs	r3, #0
 80036be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036c2:	e7aa      	b.n	800361a <_printf_i+0x146>
 80036c4:	4632      	mov	r2, r6
 80036c6:	4649      	mov	r1, r9
 80036c8:	4640      	mov	r0, r8
 80036ca:	6923      	ldr	r3, [r4, #16]
 80036cc:	47d0      	blx	sl
 80036ce:	3001      	adds	r0, #1
 80036d0:	d0ad      	beq.n	800362e <_printf_i+0x15a>
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	079b      	lsls	r3, r3, #30
 80036d6:	d413      	bmi.n	8003700 <_printf_i+0x22c>
 80036d8:	68e0      	ldr	r0, [r4, #12]
 80036da:	9b03      	ldr	r3, [sp, #12]
 80036dc:	4298      	cmp	r0, r3
 80036de:	bfb8      	it	lt
 80036e0:	4618      	movlt	r0, r3
 80036e2:	e7a6      	b.n	8003632 <_printf_i+0x15e>
 80036e4:	2301      	movs	r3, #1
 80036e6:	4632      	mov	r2, r6
 80036e8:	4649      	mov	r1, r9
 80036ea:	4640      	mov	r0, r8
 80036ec:	47d0      	blx	sl
 80036ee:	3001      	adds	r0, #1
 80036f0:	d09d      	beq.n	800362e <_printf_i+0x15a>
 80036f2:	3501      	adds	r5, #1
 80036f4:	68e3      	ldr	r3, [r4, #12]
 80036f6:	9903      	ldr	r1, [sp, #12]
 80036f8:	1a5b      	subs	r3, r3, r1
 80036fa:	42ab      	cmp	r3, r5
 80036fc:	dcf2      	bgt.n	80036e4 <_printf_i+0x210>
 80036fe:	e7eb      	b.n	80036d8 <_printf_i+0x204>
 8003700:	2500      	movs	r5, #0
 8003702:	f104 0619 	add.w	r6, r4, #25
 8003706:	e7f5      	b.n	80036f4 <_printf_i+0x220>
 8003708:	08003b73 	.word	0x08003b73
 800370c:	08003b84 	.word	0x08003b84

08003710 <__sflush_r>:
 8003710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003716:	0716      	lsls	r6, r2, #28
 8003718:	4605      	mov	r5, r0
 800371a:	460c      	mov	r4, r1
 800371c:	d454      	bmi.n	80037c8 <__sflush_r+0xb8>
 800371e:	684b      	ldr	r3, [r1, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	dc02      	bgt.n	800372a <__sflush_r+0x1a>
 8003724:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003726:	2b00      	cmp	r3, #0
 8003728:	dd48      	ble.n	80037bc <__sflush_r+0xac>
 800372a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800372c:	2e00      	cmp	r6, #0
 800372e:	d045      	beq.n	80037bc <__sflush_r+0xac>
 8003730:	2300      	movs	r3, #0
 8003732:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003736:	682f      	ldr	r7, [r5, #0]
 8003738:	6a21      	ldr	r1, [r4, #32]
 800373a:	602b      	str	r3, [r5, #0]
 800373c:	d030      	beq.n	80037a0 <__sflush_r+0x90>
 800373e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003740:	89a3      	ldrh	r3, [r4, #12]
 8003742:	0759      	lsls	r1, r3, #29
 8003744:	d505      	bpl.n	8003752 <__sflush_r+0x42>
 8003746:	6863      	ldr	r3, [r4, #4]
 8003748:	1ad2      	subs	r2, r2, r3
 800374a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800374c:	b10b      	cbz	r3, 8003752 <__sflush_r+0x42>
 800374e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003750:	1ad2      	subs	r2, r2, r3
 8003752:	2300      	movs	r3, #0
 8003754:	4628      	mov	r0, r5
 8003756:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003758:	6a21      	ldr	r1, [r4, #32]
 800375a:	47b0      	blx	r6
 800375c:	1c43      	adds	r3, r0, #1
 800375e:	89a3      	ldrh	r3, [r4, #12]
 8003760:	d106      	bne.n	8003770 <__sflush_r+0x60>
 8003762:	6829      	ldr	r1, [r5, #0]
 8003764:	291d      	cmp	r1, #29
 8003766:	d82b      	bhi.n	80037c0 <__sflush_r+0xb0>
 8003768:	4a28      	ldr	r2, [pc, #160]	@ (800380c <__sflush_r+0xfc>)
 800376a:	40ca      	lsrs	r2, r1
 800376c:	07d6      	lsls	r6, r2, #31
 800376e:	d527      	bpl.n	80037c0 <__sflush_r+0xb0>
 8003770:	2200      	movs	r2, #0
 8003772:	6062      	str	r2, [r4, #4]
 8003774:	6922      	ldr	r2, [r4, #16]
 8003776:	04d9      	lsls	r1, r3, #19
 8003778:	6022      	str	r2, [r4, #0]
 800377a:	d504      	bpl.n	8003786 <__sflush_r+0x76>
 800377c:	1c42      	adds	r2, r0, #1
 800377e:	d101      	bne.n	8003784 <__sflush_r+0x74>
 8003780:	682b      	ldr	r3, [r5, #0]
 8003782:	b903      	cbnz	r3, 8003786 <__sflush_r+0x76>
 8003784:	6560      	str	r0, [r4, #84]	@ 0x54
 8003786:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003788:	602f      	str	r7, [r5, #0]
 800378a:	b1b9      	cbz	r1, 80037bc <__sflush_r+0xac>
 800378c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003790:	4299      	cmp	r1, r3
 8003792:	d002      	beq.n	800379a <__sflush_r+0x8a>
 8003794:	4628      	mov	r0, r5
 8003796:	f7ff fa9d 	bl	8002cd4 <_free_r>
 800379a:	2300      	movs	r3, #0
 800379c:	6363      	str	r3, [r4, #52]	@ 0x34
 800379e:	e00d      	b.n	80037bc <__sflush_r+0xac>
 80037a0:	2301      	movs	r3, #1
 80037a2:	4628      	mov	r0, r5
 80037a4:	47b0      	blx	r6
 80037a6:	4602      	mov	r2, r0
 80037a8:	1c50      	adds	r0, r2, #1
 80037aa:	d1c9      	bne.n	8003740 <__sflush_r+0x30>
 80037ac:	682b      	ldr	r3, [r5, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0c6      	beq.n	8003740 <__sflush_r+0x30>
 80037b2:	2b1d      	cmp	r3, #29
 80037b4:	d001      	beq.n	80037ba <__sflush_r+0xaa>
 80037b6:	2b16      	cmp	r3, #22
 80037b8:	d11d      	bne.n	80037f6 <__sflush_r+0xe6>
 80037ba:	602f      	str	r7, [r5, #0]
 80037bc:	2000      	movs	r0, #0
 80037be:	e021      	b.n	8003804 <__sflush_r+0xf4>
 80037c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037c4:	b21b      	sxth	r3, r3
 80037c6:	e01a      	b.n	80037fe <__sflush_r+0xee>
 80037c8:	690f      	ldr	r7, [r1, #16]
 80037ca:	2f00      	cmp	r7, #0
 80037cc:	d0f6      	beq.n	80037bc <__sflush_r+0xac>
 80037ce:	0793      	lsls	r3, r2, #30
 80037d0:	bf18      	it	ne
 80037d2:	2300      	movne	r3, #0
 80037d4:	680e      	ldr	r6, [r1, #0]
 80037d6:	bf08      	it	eq
 80037d8:	694b      	ldreq	r3, [r1, #20]
 80037da:	1bf6      	subs	r6, r6, r7
 80037dc:	600f      	str	r7, [r1, #0]
 80037de:	608b      	str	r3, [r1, #8]
 80037e0:	2e00      	cmp	r6, #0
 80037e2:	ddeb      	ble.n	80037bc <__sflush_r+0xac>
 80037e4:	4633      	mov	r3, r6
 80037e6:	463a      	mov	r2, r7
 80037e8:	4628      	mov	r0, r5
 80037ea:	6a21      	ldr	r1, [r4, #32]
 80037ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80037f0:	47e0      	blx	ip
 80037f2:	2800      	cmp	r0, #0
 80037f4:	dc07      	bgt.n	8003806 <__sflush_r+0xf6>
 80037f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003802:	81a3      	strh	r3, [r4, #12]
 8003804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003806:	4407      	add	r7, r0
 8003808:	1a36      	subs	r6, r6, r0
 800380a:	e7e9      	b.n	80037e0 <__sflush_r+0xd0>
 800380c:	20400001 	.word	0x20400001

08003810 <_fflush_r>:
 8003810:	b538      	push	{r3, r4, r5, lr}
 8003812:	690b      	ldr	r3, [r1, #16]
 8003814:	4605      	mov	r5, r0
 8003816:	460c      	mov	r4, r1
 8003818:	b913      	cbnz	r3, 8003820 <_fflush_r+0x10>
 800381a:	2500      	movs	r5, #0
 800381c:	4628      	mov	r0, r5
 800381e:	bd38      	pop	{r3, r4, r5, pc}
 8003820:	b118      	cbz	r0, 800382a <_fflush_r+0x1a>
 8003822:	6a03      	ldr	r3, [r0, #32]
 8003824:	b90b      	cbnz	r3, 800382a <_fflush_r+0x1a>
 8003826:	f7ff f839 	bl	800289c <__sinit>
 800382a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f3      	beq.n	800381a <_fflush_r+0xa>
 8003832:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003834:	07d0      	lsls	r0, r2, #31
 8003836:	d404      	bmi.n	8003842 <_fflush_r+0x32>
 8003838:	0599      	lsls	r1, r3, #22
 800383a:	d402      	bmi.n	8003842 <_fflush_r+0x32>
 800383c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800383e:	f7ff fa46 	bl	8002cce <__retarget_lock_acquire_recursive>
 8003842:	4628      	mov	r0, r5
 8003844:	4621      	mov	r1, r4
 8003846:	f7ff ff63 	bl	8003710 <__sflush_r>
 800384a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800384c:	4605      	mov	r5, r0
 800384e:	07da      	lsls	r2, r3, #31
 8003850:	d4e4      	bmi.n	800381c <_fflush_r+0xc>
 8003852:	89a3      	ldrh	r3, [r4, #12]
 8003854:	059b      	lsls	r3, r3, #22
 8003856:	d4e1      	bmi.n	800381c <_fflush_r+0xc>
 8003858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800385a:	f7ff fa39 	bl	8002cd0 <__retarget_lock_release_recursive>
 800385e:	e7dd      	b.n	800381c <_fflush_r+0xc>

08003860 <__swhatbuf_r>:
 8003860:	b570      	push	{r4, r5, r6, lr}
 8003862:	460c      	mov	r4, r1
 8003864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003868:	4615      	mov	r5, r2
 800386a:	2900      	cmp	r1, #0
 800386c:	461e      	mov	r6, r3
 800386e:	b096      	sub	sp, #88	@ 0x58
 8003870:	da0c      	bge.n	800388c <__swhatbuf_r+0x2c>
 8003872:	89a3      	ldrh	r3, [r4, #12]
 8003874:	2100      	movs	r1, #0
 8003876:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800387a:	bf14      	ite	ne
 800387c:	2340      	movne	r3, #64	@ 0x40
 800387e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003882:	2000      	movs	r0, #0
 8003884:	6031      	str	r1, [r6, #0]
 8003886:	602b      	str	r3, [r5, #0]
 8003888:	b016      	add	sp, #88	@ 0x58
 800388a:	bd70      	pop	{r4, r5, r6, pc}
 800388c:	466a      	mov	r2, sp
 800388e:	f000 f863 	bl	8003958 <_fstat_r>
 8003892:	2800      	cmp	r0, #0
 8003894:	dbed      	blt.n	8003872 <__swhatbuf_r+0x12>
 8003896:	9901      	ldr	r1, [sp, #4]
 8003898:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800389c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80038a0:	4259      	negs	r1, r3
 80038a2:	4159      	adcs	r1, r3
 80038a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038a8:	e7eb      	b.n	8003882 <__swhatbuf_r+0x22>

080038aa <__smakebuf_r>:
 80038aa:	898b      	ldrh	r3, [r1, #12]
 80038ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038ae:	079d      	lsls	r5, r3, #30
 80038b0:	4606      	mov	r6, r0
 80038b2:	460c      	mov	r4, r1
 80038b4:	d507      	bpl.n	80038c6 <__smakebuf_r+0x1c>
 80038b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80038ba:	6023      	str	r3, [r4, #0]
 80038bc:	6123      	str	r3, [r4, #16]
 80038be:	2301      	movs	r3, #1
 80038c0:	6163      	str	r3, [r4, #20]
 80038c2:	b003      	add	sp, #12
 80038c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038c6:	466a      	mov	r2, sp
 80038c8:	ab01      	add	r3, sp, #4
 80038ca:	f7ff ffc9 	bl	8003860 <__swhatbuf_r>
 80038ce:	9f00      	ldr	r7, [sp, #0]
 80038d0:	4605      	mov	r5, r0
 80038d2:	4639      	mov	r1, r7
 80038d4:	4630      	mov	r0, r6
 80038d6:	f7ff fa67 	bl	8002da8 <_malloc_r>
 80038da:	b948      	cbnz	r0, 80038f0 <__smakebuf_r+0x46>
 80038dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038e0:	059a      	lsls	r2, r3, #22
 80038e2:	d4ee      	bmi.n	80038c2 <__smakebuf_r+0x18>
 80038e4:	f023 0303 	bic.w	r3, r3, #3
 80038e8:	f043 0302 	orr.w	r3, r3, #2
 80038ec:	81a3      	strh	r3, [r4, #12]
 80038ee:	e7e2      	b.n	80038b6 <__smakebuf_r+0xc>
 80038f0:	89a3      	ldrh	r3, [r4, #12]
 80038f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80038f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038fa:	81a3      	strh	r3, [r4, #12]
 80038fc:	9b01      	ldr	r3, [sp, #4]
 80038fe:	6020      	str	r0, [r4, #0]
 8003900:	b15b      	cbz	r3, 800391a <__smakebuf_r+0x70>
 8003902:	4630      	mov	r0, r6
 8003904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003908:	f000 f838 	bl	800397c <_isatty_r>
 800390c:	b128      	cbz	r0, 800391a <__smakebuf_r+0x70>
 800390e:	89a3      	ldrh	r3, [r4, #12]
 8003910:	f023 0303 	bic.w	r3, r3, #3
 8003914:	f043 0301 	orr.w	r3, r3, #1
 8003918:	81a3      	strh	r3, [r4, #12]
 800391a:	89a3      	ldrh	r3, [r4, #12]
 800391c:	431d      	orrs	r5, r3
 800391e:	81a5      	strh	r5, [r4, #12]
 8003920:	e7cf      	b.n	80038c2 <__smakebuf_r+0x18>

08003922 <memmove>:
 8003922:	4288      	cmp	r0, r1
 8003924:	b510      	push	{r4, lr}
 8003926:	eb01 0402 	add.w	r4, r1, r2
 800392a:	d902      	bls.n	8003932 <memmove+0x10>
 800392c:	4284      	cmp	r4, r0
 800392e:	4623      	mov	r3, r4
 8003930:	d807      	bhi.n	8003942 <memmove+0x20>
 8003932:	1e43      	subs	r3, r0, #1
 8003934:	42a1      	cmp	r1, r4
 8003936:	d008      	beq.n	800394a <memmove+0x28>
 8003938:	f811 2b01 	ldrb.w	r2, [r1], #1
 800393c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003940:	e7f8      	b.n	8003934 <memmove+0x12>
 8003942:	4601      	mov	r1, r0
 8003944:	4402      	add	r2, r0
 8003946:	428a      	cmp	r2, r1
 8003948:	d100      	bne.n	800394c <memmove+0x2a>
 800394a:	bd10      	pop	{r4, pc}
 800394c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003950:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003954:	e7f7      	b.n	8003946 <memmove+0x24>
	...

08003958 <_fstat_r>:
 8003958:	b538      	push	{r3, r4, r5, lr}
 800395a:	2300      	movs	r3, #0
 800395c:	4d06      	ldr	r5, [pc, #24]	@ (8003978 <_fstat_r+0x20>)
 800395e:	4604      	mov	r4, r0
 8003960:	4608      	mov	r0, r1
 8003962:	4611      	mov	r1, r2
 8003964:	602b      	str	r3, [r5, #0]
 8003966:	f7fd f9af 	bl	8000cc8 <_fstat>
 800396a:	1c43      	adds	r3, r0, #1
 800396c:	d102      	bne.n	8003974 <_fstat_r+0x1c>
 800396e:	682b      	ldr	r3, [r5, #0]
 8003970:	b103      	cbz	r3, 8003974 <_fstat_r+0x1c>
 8003972:	6023      	str	r3, [r4, #0]
 8003974:	bd38      	pop	{r3, r4, r5, pc}
 8003976:	bf00      	nop
 8003978:	20000374 	.word	0x20000374

0800397c <_isatty_r>:
 800397c:	b538      	push	{r3, r4, r5, lr}
 800397e:	2300      	movs	r3, #0
 8003980:	4d05      	ldr	r5, [pc, #20]	@ (8003998 <_isatty_r+0x1c>)
 8003982:	4604      	mov	r4, r0
 8003984:	4608      	mov	r0, r1
 8003986:	602b      	str	r3, [r5, #0]
 8003988:	f7fd f9ad 	bl	8000ce6 <_isatty>
 800398c:	1c43      	adds	r3, r0, #1
 800398e:	d102      	bne.n	8003996 <_isatty_r+0x1a>
 8003990:	682b      	ldr	r3, [r5, #0]
 8003992:	b103      	cbz	r3, 8003996 <_isatty_r+0x1a>
 8003994:	6023      	str	r3, [r4, #0]
 8003996:	bd38      	pop	{r3, r4, r5, pc}
 8003998:	20000374 	.word	0x20000374

0800399c <_sbrk_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	2300      	movs	r3, #0
 80039a0:	4d05      	ldr	r5, [pc, #20]	@ (80039b8 <_sbrk_r+0x1c>)
 80039a2:	4604      	mov	r4, r0
 80039a4:	4608      	mov	r0, r1
 80039a6:	602b      	str	r3, [r5, #0]
 80039a8:	f7fd f9b4 	bl	8000d14 <_sbrk>
 80039ac:	1c43      	adds	r3, r0, #1
 80039ae:	d102      	bne.n	80039b6 <_sbrk_r+0x1a>
 80039b0:	682b      	ldr	r3, [r5, #0]
 80039b2:	b103      	cbz	r3, 80039b6 <_sbrk_r+0x1a>
 80039b4:	6023      	str	r3, [r4, #0]
 80039b6:	bd38      	pop	{r3, r4, r5, pc}
 80039b8:	20000374 	.word	0x20000374

080039bc <memchr>:
 80039bc:	4603      	mov	r3, r0
 80039be:	b510      	push	{r4, lr}
 80039c0:	b2c9      	uxtb	r1, r1
 80039c2:	4402      	add	r2, r0
 80039c4:	4293      	cmp	r3, r2
 80039c6:	4618      	mov	r0, r3
 80039c8:	d101      	bne.n	80039ce <memchr+0x12>
 80039ca:	2000      	movs	r0, #0
 80039cc:	e003      	b.n	80039d6 <memchr+0x1a>
 80039ce:	7804      	ldrb	r4, [r0, #0]
 80039d0:	3301      	adds	r3, #1
 80039d2:	428c      	cmp	r4, r1
 80039d4:	d1f6      	bne.n	80039c4 <memchr+0x8>
 80039d6:	bd10      	pop	{r4, pc}

080039d8 <memcpy>:
 80039d8:	440a      	add	r2, r1
 80039da:	4291      	cmp	r1, r2
 80039dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80039e0:	d100      	bne.n	80039e4 <memcpy+0xc>
 80039e2:	4770      	bx	lr
 80039e4:	b510      	push	{r4, lr}
 80039e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039ea:	4291      	cmp	r1, r2
 80039ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039f0:	d1f9      	bne.n	80039e6 <memcpy+0xe>
 80039f2:	bd10      	pop	{r4, pc}

080039f4 <_realloc_r>:
 80039f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039f8:	4607      	mov	r7, r0
 80039fa:	4614      	mov	r4, r2
 80039fc:	460d      	mov	r5, r1
 80039fe:	b921      	cbnz	r1, 8003a0a <_realloc_r+0x16>
 8003a00:	4611      	mov	r1, r2
 8003a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a06:	f7ff b9cf 	b.w	8002da8 <_malloc_r>
 8003a0a:	b92a      	cbnz	r2, 8003a18 <_realloc_r+0x24>
 8003a0c:	f7ff f962 	bl	8002cd4 <_free_r>
 8003a10:	4625      	mov	r5, r4
 8003a12:	4628      	mov	r0, r5
 8003a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a18:	f000 f81a 	bl	8003a50 <_malloc_usable_size_r>
 8003a1c:	4284      	cmp	r4, r0
 8003a1e:	4606      	mov	r6, r0
 8003a20:	d802      	bhi.n	8003a28 <_realloc_r+0x34>
 8003a22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a26:	d8f4      	bhi.n	8003a12 <_realloc_r+0x1e>
 8003a28:	4621      	mov	r1, r4
 8003a2a:	4638      	mov	r0, r7
 8003a2c:	f7ff f9bc 	bl	8002da8 <_malloc_r>
 8003a30:	4680      	mov	r8, r0
 8003a32:	b908      	cbnz	r0, 8003a38 <_realloc_r+0x44>
 8003a34:	4645      	mov	r5, r8
 8003a36:	e7ec      	b.n	8003a12 <_realloc_r+0x1e>
 8003a38:	42b4      	cmp	r4, r6
 8003a3a:	4622      	mov	r2, r4
 8003a3c:	4629      	mov	r1, r5
 8003a3e:	bf28      	it	cs
 8003a40:	4632      	movcs	r2, r6
 8003a42:	f7ff ffc9 	bl	80039d8 <memcpy>
 8003a46:	4629      	mov	r1, r5
 8003a48:	4638      	mov	r0, r7
 8003a4a:	f7ff f943 	bl	8002cd4 <_free_r>
 8003a4e:	e7f1      	b.n	8003a34 <_realloc_r+0x40>

08003a50 <_malloc_usable_size_r>:
 8003a50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a54:	1f18      	subs	r0, r3, #4
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	bfbc      	itt	lt
 8003a5a:	580b      	ldrlt	r3, [r1, r0]
 8003a5c:	18c0      	addlt	r0, r0, r3
 8003a5e:	4770      	bx	lr

08003a60 <_init>:
 8003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a62:	bf00      	nop
 8003a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a66:	bc08      	pop	{r3}
 8003a68:	469e      	mov	lr, r3
 8003a6a:	4770      	bx	lr

08003a6c <_fini>:
 8003a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a6e:	bf00      	nop
 8003a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a72:	bc08      	pop	{r3}
 8003a74:	469e      	mov	lr, r3
 8003a76:	4770      	bx	lr
