(module "TPS61235PRWLT" (layer F.Cu) (tedit 5DB35586)
  (descr "RWL0009A")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference "U301" (at 0.9 2.7) (layer F.SilkS)
    (effects (font (size 0.5 0.5) (thickness 0.1)))
  )
  (fp_text value "TPS61235P" (at 0.8 -0.9) (layer F.SilkS) hide
    (effects (font (size 0.5 0.5) (thickness 0.1)))
  )
  (fp_line (start -0.35 -0.48) (end 2.15 -0.48) (layer Dwgs.User) (width 0.2))
  (fp_line (start 2.15 -0.48) (end 2.15 2.02) (layer Dwgs.User) (width 0.2))
  (fp_line (start 2.15 2.02) (end -0.35 2.02) (layer Dwgs.User) (width 0.2))
  (fp_line (start -0.35 2.02) (end -0.35 -0.48) (layer Dwgs.User) (width 0.2))
  (fp_line (start -0.35 -0.48) (end 2.15 -0.48) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.35 1.57) (end -0.35 2.02) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.35 2.02) (end -0.1 2.02) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.9 2.02) (end 2.15 2.02) (layer F.SilkS) (width 0.1))
  (fp_line (start 2.15 2.02) (end 2.15 1.57) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.8 -0.1) (end -0.8 -0.1) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.8 0) (end -0.8 0) (layer F.SilkS) (width 0.1))
  (fp_arc (start -0.8 -0.05) (end -0.8 -0.1) (angle 180) (layer F.SilkS) (width 0.1))
  (fp_arc (start -0.8 -0.05) (end -0.8 0) (angle 180) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.6 -0.6) (end 2.4 -0.6) (layer F.CrtYd) (width 0.1))
  (fp_line (start 2.4 -0.6) (end 2.4 2.2) (layer F.CrtYd) (width 0.1))
  (fp_line (start 2.4 2.2) (end -0.6 2.2) (layer F.CrtYd) (width 0.1))
  (fp_line (start -0.6 2.2) (end -0.6 -0.6) (layer F.CrtYd) (width 0.1))
  (pad "10" smd rect (at 0.9 0.895 90) (size 0.15 0.975) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "9" smd rect (at 1.625 0 90) (size 0.44 1.59) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "8" smd rect (at 2.05 1.245 90) (size 0.25 0.6) (layers "F.Cu" "F.Paste" "F.Mask"))
  (pad "7" smd rect (at 1.65 1.92) (size 0.25 0.6) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "6" smd rect (at 1.15 1.92) (size 0.25 0.6) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "5" smd rect (at 0.65 1.92) (size 0.25 0.6) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "4" smd rect (at 0.15 1.92) (size 0.25 0.6) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "3" smd rect (at -0.25 1.245 90) (size 0.25 0.6) (layers "F.Cu" "F.Paste" "F.Mask"))
  (pad "2" smd rect (at 0.9 0.6 90) (size 0.44 3.04) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
  (pad "1" smd rect (at 0 0 90) (size 0.44 1.24) (layers "F.Cu" "F.Paste" "F.Mask")
    (clearance 0.075))
)
