
Lora_APRS_repeater.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  080079e8  080079e8  000089e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ee4  08007ee4  000091fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ee4  08007ee4  00008ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007eec  08007eec  000091fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007eec  08007eec  00008eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ef0  08007ef0  00008ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  08007ef4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000075c  200001fc  080080f0  000091fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000958  080080f0  00009958  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acc5  00000000  00000000  00009225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f7f  00000000  00000000  00013eea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  00015e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000872  00000000  00000000  00016988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d9b  00000000  00000000  000171fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ceab  00000000  00000000  0002ff95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b9b1  00000000  00000000  0003ce40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c87f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003edc  00000000  00000000  000c8834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cc710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	080079cc 	.word	0x080079cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	080079cc 	.word	0x080079cc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_uldivmod>:
 8000f44:	b953      	cbnz	r3, 8000f5c <__aeabi_uldivmod+0x18>
 8000f46:	b94a      	cbnz	r2, 8000f5c <__aeabi_uldivmod+0x18>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	2800      	cmpeq	r0, #0
 8000f4e:	bf1c      	itt	ne
 8000f50:	f04f 31ff 	movne.w	r1, #4294967295
 8000f54:	f04f 30ff 	movne.w	r0, #4294967295
 8000f58:	f000 b98c 	b.w	8001274 <__aeabi_idiv0>
 8000f5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f64:	f000 f806 	bl	8000f74 <__udivmoddi4>
 8000f68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f70:	b004      	add	sp, #16
 8000f72:	4770      	bx	lr

08000f74 <__udivmoddi4>:
 8000f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f78:	9d08      	ldr	r5, [sp, #32]
 8000f7a:	468e      	mov	lr, r1
 8000f7c:	4604      	mov	r4, r0
 8000f7e:	4688      	mov	r8, r1
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d14a      	bne.n	800101a <__udivmoddi4+0xa6>
 8000f84:	428a      	cmp	r2, r1
 8000f86:	4617      	mov	r7, r2
 8000f88:	d962      	bls.n	8001050 <__udivmoddi4+0xdc>
 8000f8a:	fab2 f682 	clz	r6, r2
 8000f8e:	b14e      	cbz	r6, 8000fa4 <__udivmoddi4+0x30>
 8000f90:	f1c6 0320 	rsb	r3, r6, #32
 8000f94:	fa01 f806 	lsl.w	r8, r1, r6
 8000f98:	fa20 f303 	lsr.w	r3, r0, r3
 8000f9c:	40b7      	lsls	r7, r6
 8000f9e:	ea43 0808 	orr.w	r8, r3, r8
 8000fa2:	40b4      	lsls	r4, r6
 8000fa4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000fac:	fa1f fc87 	uxth.w	ip, r7
 8000fb0:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fb4:	fb01 f20c 	mul.w	r2, r1, ip
 8000fb8:	0c23      	lsrs	r3, r4, #16
 8000fba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d909      	bls.n	8000fd6 <__udivmoddi4+0x62>
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fc8:	f080 80eb 	bcs.w	80011a2 <__udivmoddi4+0x22e>
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	f240 80e8 	bls.w	80011a2 <__udivmoddi4+0x22e>
 8000fd2:	3902      	subs	r1, #2
 8000fd4:	443b      	add	r3, r7
 8000fd6:	1a9a      	subs	r2, r3, r2
 8000fd8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fdc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000fe0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000fe4:	b2a3      	uxth	r3, r4
 8000fe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fea:	459c      	cmp	ip, r3
 8000fec:	d909      	bls.n	8001002 <__udivmoddi4+0x8e>
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ff4:	f080 80d7 	bcs.w	80011a6 <__udivmoddi4+0x232>
 8000ff8:	459c      	cmp	ip, r3
 8000ffa:	f240 80d4 	bls.w	80011a6 <__udivmoddi4+0x232>
 8000ffe:	443b      	add	r3, r7
 8001000:	3802      	subs	r0, #2
 8001002:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001006:	2100      	movs	r1, #0
 8001008:	eba3 030c 	sub.w	r3, r3, ip
 800100c:	b11d      	cbz	r5, 8001016 <__udivmoddi4+0xa2>
 800100e:	2200      	movs	r2, #0
 8001010:	40f3      	lsrs	r3, r6
 8001012:	e9c5 3200 	strd	r3, r2, [r5]
 8001016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101a:	428b      	cmp	r3, r1
 800101c:	d905      	bls.n	800102a <__udivmoddi4+0xb6>
 800101e:	b10d      	cbz	r5, 8001024 <__udivmoddi4+0xb0>
 8001020:	e9c5 0100 	strd	r0, r1, [r5]
 8001024:	2100      	movs	r1, #0
 8001026:	4608      	mov	r0, r1
 8001028:	e7f5      	b.n	8001016 <__udivmoddi4+0xa2>
 800102a:	fab3 f183 	clz	r1, r3
 800102e:	2900      	cmp	r1, #0
 8001030:	d146      	bne.n	80010c0 <__udivmoddi4+0x14c>
 8001032:	4573      	cmp	r3, lr
 8001034:	d302      	bcc.n	800103c <__udivmoddi4+0xc8>
 8001036:	4282      	cmp	r2, r0
 8001038:	f200 8108 	bhi.w	800124c <__udivmoddi4+0x2d8>
 800103c:	1a84      	subs	r4, r0, r2
 800103e:	eb6e 0203 	sbc.w	r2, lr, r3
 8001042:	2001      	movs	r0, #1
 8001044:	4690      	mov	r8, r2
 8001046:	2d00      	cmp	r5, #0
 8001048:	d0e5      	beq.n	8001016 <__udivmoddi4+0xa2>
 800104a:	e9c5 4800 	strd	r4, r8, [r5]
 800104e:	e7e2      	b.n	8001016 <__udivmoddi4+0xa2>
 8001050:	2a00      	cmp	r2, #0
 8001052:	f000 8091 	beq.w	8001178 <__udivmoddi4+0x204>
 8001056:	fab2 f682 	clz	r6, r2
 800105a:	2e00      	cmp	r6, #0
 800105c:	f040 80a5 	bne.w	80011aa <__udivmoddi4+0x236>
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	2101      	movs	r1, #1
 8001064:	0c03      	lsrs	r3, r0, #16
 8001066:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800106a:	b280      	uxth	r0, r0
 800106c:	b2bc      	uxth	r4, r7
 800106e:	fbb2 fcfe 	udiv	ip, r2, lr
 8001072:	fb0e 221c 	mls	r2, lr, ip, r2
 8001076:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800107a:	fb04 f20c 	mul.w	r2, r4, ip
 800107e:	429a      	cmp	r2, r3
 8001080:	d907      	bls.n	8001092 <__udivmoddi4+0x11e>
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001088:	d202      	bcs.n	8001090 <__udivmoddi4+0x11c>
 800108a:	429a      	cmp	r2, r3
 800108c:	f200 80e3 	bhi.w	8001256 <__udivmoddi4+0x2e2>
 8001090:	46c4      	mov	ip, r8
 8001092:	1a9b      	subs	r3, r3, r2
 8001094:	fbb3 f2fe 	udiv	r2, r3, lr
 8001098:	fb0e 3312 	mls	r3, lr, r2, r3
 800109c:	fb02 f404 	mul.w	r4, r2, r4
 80010a0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80010a4:	429c      	cmp	r4, r3
 80010a6:	d907      	bls.n	80010b8 <__udivmoddi4+0x144>
 80010a8:	18fb      	adds	r3, r7, r3
 80010aa:	f102 30ff 	add.w	r0, r2, #4294967295
 80010ae:	d202      	bcs.n	80010b6 <__udivmoddi4+0x142>
 80010b0:	429c      	cmp	r4, r3
 80010b2:	f200 80cd 	bhi.w	8001250 <__udivmoddi4+0x2dc>
 80010b6:	4602      	mov	r2, r0
 80010b8:	1b1b      	subs	r3, r3, r4
 80010ba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010be:	e7a5      	b.n	800100c <__udivmoddi4+0x98>
 80010c0:	f1c1 0620 	rsb	r6, r1, #32
 80010c4:	408b      	lsls	r3, r1
 80010c6:	fa22 f706 	lsr.w	r7, r2, r6
 80010ca:	431f      	orrs	r7, r3
 80010cc:	fa2e fa06 	lsr.w	sl, lr, r6
 80010d0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010d4:	fbba f8f9 	udiv	r8, sl, r9
 80010d8:	fa0e fe01 	lsl.w	lr, lr, r1
 80010dc:	fa20 f306 	lsr.w	r3, r0, r6
 80010e0:	fb09 aa18 	mls	sl, r9, r8, sl
 80010e4:	fa1f fc87 	uxth.w	ip, r7
 80010e8:	ea43 030e 	orr.w	r3, r3, lr
 80010ec:	fa00 fe01 	lsl.w	lr, r0, r1
 80010f0:	fb08 f00c 	mul.w	r0, r8, ip
 80010f4:	0c1c      	lsrs	r4, r3, #16
 80010f6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80010fa:	42a0      	cmp	r0, r4
 80010fc:	fa02 f201 	lsl.w	r2, r2, r1
 8001100:	d90a      	bls.n	8001118 <__udivmoddi4+0x1a4>
 8001102:	193c      	adds	r4, r7, r4
 8001104:	f108 3aff 	add.w	sl, r8, #4294967295
 8001108:	f080 809e 	bcs.w	8001248 <__udivmoddi4+0x2d4>
 800110c:	42a0      	cmp	r0, r4
 800110e:	f240 809b 	bls.w	8001248 <__udivmoddi4+0x2d4>
 8001112:	f1a8 0802 	sub.w	r8, r8, #2
 8001116:	443c      	add	r4, r7
 8001118:	1a24      	subs	r4, r4, r0
 800111a:	b298      	uxth	r0, r3
 800111c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001120:	fb09 4413 	mls	r4, r9, r3, r4
 8001124:	fb03 fc0c 	mul.w	ip, r3, ip
 8001128:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800112c:	45a4      	cmp	ip, r4
 800112e:	d909      	bls.n	8001144 <__udivmoddi4+0x1d0>
 8001130:	193c      	adds	r4, r7, r4
 8001132:	f103 30ff 	add.w	r0, r3, #4294967295
 8001136:	f080 8085 	bcs.w	8001244 <__udivmoddi4+0x2d0>
 800113a:	45a4      	cmp	ip, r4
 800113c:	f240 8082 	bls.w	8001244 <__udivmoddi4+0x2d0>
 8001140:	3b02      	subs	r3, #2
 8001142:	443c      	add	r4, r7
 8001144:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001148:	eba4 040c 	sub.w	r4, r4, ip
 800114c:	fba0 8c02 	umull	r8, ip, r0, r2
 8001150:	4564      	cmp	r4, ip
 8001152:	4643      	mov	r3, r8
 8001154:	46e1      	mov	r9, ip
 8001156:	d364      	bcc.n	8001222 <__udivmoddi4+0x2ae>
 8001158:	d061      	beq.n	800121e <__udivmoddi4+0x2aa>
 800115a:	b15d      	cbz	r5, 8001174 <__udivmoddi4+0x200>
 800115c:	ebbe 0203 	subs.w	r2, lr, r3
 8001160:	eb64 0409 	sbc.w	r4, r4, r9
 8001164:	fa04 f606 	lsl.w	r6, r4, r6
 8001168:	fa22 f301 	lsr.w	r3, r2, r1
 800116c:	431e      	orrs	r6, r3
 800116e:	40cc      	lsrs	r4, r1
 8001170:	e9c5 6400 	strd	r6, r4, [r5]
 8001174:	2100      	movs	r1, #0
 8001176:	e74e      	b.n	8001016 <__udivmoddi4+0xa2>
 8001178:	fbb1 fcf2 	udiv	ip, r1, r2
 800117c:	0c01      	lsrs	r1, r0, #16
 800117e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001182:	b280      	uxth	r0, r0
 8001184:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001188:	463b      	mov	r3, r7
 800118a:	fbb1 f1f7 	udiv	r1, r1, r7
 800118e:	4638      	mov	r0, r7
 8001190:	463c      	mov	r4, r7
 8001192:	46b8      	mov	r8, r7
 8001194:	46be      	mov	lr, r7
 8001196:	2620      	movs	r6, #32
 8001198:	eba2 0208 	sub.w	r2, r2, r8
 800119c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011a0:	e765      	b.n	800106e <__udivmoddi4+0xfa>
 80011a2:	4601      	mov	r1, r0
 80011a4:	e717      	b.n	8000fd6 <__udivmoddi4+0x62>
 80011a6:	4610      	mov	r0, r2
 80011a8:	e72b      	b.n	8001002 <__udivmoddi4+0x8e>
 80011aa:	f1c6 0120 	rsb	r1, r6, #32
 80011ae:	fa2e fc01 	lsr.w	ip, lr, r1
 80011b2:	40b7      	lsls	r7, r6
 80011b4:	fa0e fe06 	lsl.w	lr, lr, r6
 80011b8:	fa20 f101 	lsr.w	r1, r0, r1
 80011bc:	ea41 010e 	orr.w	r1, r1, lr
 80011c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011c4:	fbbc f8fe 	udiv	r8, ip, lr
 80011c8:	b2bc      	uxth	r4, r7
 80011ca:	fb0e cc18 	mls	ip, lr, r8, ip
 80011ce:	fb08 f904 	mul.w	r9, r8, r4
 80011d2:	0c0a      	lsrs	r2, r1, #16
 80011d4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80011d8:	40b0      	lsls	r0, r6
 80011da:	4591      	cmp	r9, r2
 80011dc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011e0:	b280      	uxth	r0, r0
 80011e2:	d93e      	bls.n	8001262 <__udivmoddi4+0x2ee>
 80011e4:	18ba      	adds	r2, r7, r2
 80011e6:	f108 3cff 	add.w	ip, r8, #4294967295
 80011ea:	d201      	bcs.n	80011f0 <__udivmoddi4+0x27c>
 80011ec:	4591      	cmp	r9, r2
 80011ee:	d81f      	bhi.n	8001230 <__udivmoddi4+0x2bc>
 80011f0:	eba2 0209 	sub.w	r2, r2, r9
 80011f4:	fbb2 f9fe 	udiv	r9, r2, lr
 80011f8:	fb09 f804 	mul.w	r8, r9, r4
 80011fc:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001200:	b28a      	uxth	r2, r1
 8001202:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001206:	4542      	cmp	r2, r8
 8001208:	d229      	bcs.n	800125e <__udivmoddi4+0x2ea>
 800120a:	18ba      	adds	r2, r7, r2
 800120c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001210:	d2c2      	bcs.n	8001198 <__udivmoddi4+0x224>
 8001212:	4542      	cmp	r2, r8
 8001214:	d2c0      	bcs.n	8001198 <__udivmoddi4+0x224>
 8001216:	f1a9 0102 	sub.w	r1, r9, #2
 800121a:	443a      	add	r2, r7
 800121c:	e7bc      	b.n	8001198 <__udivmoddi4+0x224>
 800121e:	45c6      	cmp	lr, r8
 8001220:	d29b      	bcs.n	800115a <__udivmoddi4+0x1e6>
 8001222:	ebb8 0302 	subs.w	r3, r8, r2
 8001226:	eb6c 0c07 	sbc.w	ip, ip, r7
 800122a:	3801      	subs	r0, #1
 800122c:	46e1      	mov	r9, ip
 800122e:	e794      	b.n	800115a <__udivmoddi4+0x1e6>
 8001230:	eba7 0909 	sub.w	r9, r7, r9
 8001234:	444a      	add	r2, r9
 8001236:	fbb2 f9fe 	udiv	r9, r2, lr
 800123a:	f1a8 0c02 	sub.w	ip, r8, #2
 800123e:	fb09 f804 	mul.w	r8, r9, r4
 8001242:	e7db      	b.n	80011fc <__udivmoddi4+0x288>
 8001244:	4603      	mov	r3, r0
 8001246:	e77d      	b.n	8001144 <__udivmoddi4+0x1d0>
 8001248:	46d0      	mov	r8, sl
 800124a:	e765      	b.n	8001118 <__udivmoddi4+0x1a4>
 800124c:	4608      	mov	r0, r1
 800124e:	e6fa      	b.n	8001046 <__udivmoddi4+0xd2>
 8001250:	443b      	add	r3, r7
 8001252:	3a02      	subs	r2, #2
 8001254:	e730      	b.n	80010b8 <__udivmoddi4+0x144>
 8001256:	f1ac 0c02 	sub.w	ip, ip, #2
 800125a:	443b      	add	r3, r7
 800125c:	e719      	b.n	8001092 <__udivmoddi4+0x11e>
 800125e:	4649      	mov	r1, r9
 8001260:	e79a      	b.n	8001198 <__udivmoddi4+0x224>
 8001262:	eba2 0209 	sub.w	r2, r2, r9
 8001266:	fbb2 f9fe 	udiv	r9, r2, lr
 800126a:	46c4      	mov	ip, r8
 800126c:	fb09 f804 	mul.w	r8, r9, r4
 8001270:	e7c4      	b.n	80011fc <__udivmoddi4+0x288>
 8001272:	bf00      	nop

08001274 <__aeabi_idiv0>:
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop

08001278 <LoRa_ReadReg>:
#define MODE_SLEEP 0x00
#define MODE_STDBY 0x01
#define MODE_TX 0x03
#define MODE_RX_CONTINUOUS 0x05

uint8_t LoRa_ReadReg(LoRa_Module* mod, uint8_t addr) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	70fb      	strb	r3, [r7, #3]
    uint8_t txByte = addr & 0x7F;
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800128a:	b2db      	uxtb	r3, r3
 800128c:	73fb      	strb	r3, [r7, #15]
    uint8_t rxByte = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(mod->CS_Port, mod->CS_Pin, GPIO_PIN_RESET);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6818      	ldr	r0, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	889b      	ldrh	r3, [r3, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	4619      	mov	r1, r3
 800129e:	f001 ff2a 	bl	80030f6 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &txByte, 1, 100);
 80012a2:	f107 010f 	add.w	r1, r7, #15
 80012a6:	2364      	movs	r3, #100	@ 0x64
 80012a8:	2201      	movs	r2, #1
 80012aa:	480b      	ldr	r0, [pc, #44]	@ (80012d8 <LoRa_ReadReg+0x60>)
 80012ac:	f002 fdc4 	bl	8003e38 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rxByte, 1, 100);
 80012b0:	f107 010e 	add.w	r1, r7, #14
 80012b4:	2364      	movs	r3, #100	@ 0x64
 80012b6:	2201      	movs	r2, #1
 80012b8:	4807      	ldr	r0, [pc, #28]	@ (80012d8 <LoRa_ReadReg+0x60>)
 80012ba:	f002 ff01 	bl	80040c0 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(mod->CS_Port, mod->CS_Pin, GPIO_PIN_SET);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6818      	ldr	r0, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	889b      	ldrh	r3, [r3, #4]
 80012c6:	2201      	movs	r2, #1
 80012c8:	4619      	mov	r1, r3
 80012ca:	f001 ff14 	bl	80030f6 <HAL_GPIO_WritePin>
    return rxByte;
 80012ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000254 	.word	0x20000254

080012dc <LoRa_WriteReg>:

void LoRa_WriteReg(LoRa_Module* mod, uint8_t addr, uint8_t val) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
 80012e8:	4613      	mov	r3, r2
 80012ea:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2] = { addr | 0x80, val };
 80012ec:	78fb      	ldrb	r3, [r7, #3]
 80012ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	733b      	strb	r3, [r7, #12]
 80012f6:	78bb      	ldrb	r3, [r7, #2]
 80012f8:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(mod->CS_Port, mod->CS_Pin, GPIO_PIN_RESET);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	889b      	ldrh	r3, [r3, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	4619      	mov	r1, r3
 8001306:	f001 fef6 	bl	80030f6 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, data, 2, 100);
 800130a:	f107 010c 	add.w	r1, r7, #12
 800130e:	2364      	movs	r3, #100	@ 0x64
 8001310:	2202      	movs	r2, #2
 8001312:	4807      	ldr	r0, [pc, #28]	@ (8001330 <LoRa_WriteReg+0x54>)
 8001314:	f002 fd90 	bl	8003e38 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(mod->CS_Port, mod->CS_Pin, GPIO_PIN_SET);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6818      	ldr	r0, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	889b      	ldrh	r3, [r3, #4]
 8001320:	2201      	movs	r2, #1
 8001322:	4619      	mov	r1, r3
 8001324:	f001 fee7 	bl	80030f6 <HAL_GPIO_WritePin>
}
 8001328:	bf00      	nop
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000254 	.word	0x20000254

08001334 <LoRa_Init>:

void LoRa_Init(LoRa_Module* mod) {
 8001334:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
    // Reset
    HAL_GPIO_WritePin(mod->RST_Port, mod->RST_Pin, GPIO_PIN_RESET);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6898      	ldr	r0, [r3, #8]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	899b      	ldrh	r3, [r3, #12]
 8001346:	2200      	movs	r2, #0
 8001348:	4619      	mov	r1, r3
 800134a:	f001 fed4 	bl	80030f6 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800134e:	200a      	movs	r0, #10
 8001350:	f000 ffd8 	bl	8002304 <HAL_Delay>
    HAL_GPIO_WritePin(mod->RST_Port, mod->RST_Pin, GPIO_PIN_SET);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6898      	ldr	r0, [r3, #8]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	899b      	ldrh	r3, [r3, #12]
 800135c:	2201      	movs	r2, #1
 800135e:	4619      	mov	r1, r3
 8001360:	f001 fec9 	bl	80030f6 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001364:	200a      	movs	r0, #10
 8001366:	f000 ffcd 	bl	8002304 <HAL_Delay>

    LoRa_SetMode(mod, MODE_SLEEP);
 800136a:	2100      	movs	r1, #0
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 f867 	bl	8001440 <LoRa_SetMode>
    LoRa_WriteReg(mod, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8001372:	2280      	movs	r2, #128	@ 0x80
 8001374:	2101      	movs	r1, #1
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ffb0 	bl	80012dc <LoRa_WriteReg>

    // Czstotliwo
    uint64_t frf = ((uint64_t)mod->Frequency << 19) / 32000000;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	2200      	movs	r2, #0
 8001382:	461c      	mov	r4, r3
 8001384:	4615      	mov	r5, r2
 8001386:	ea4f 3954 	mov.w	r9, r4, lsr #13
 800138a:	ea4f 48c4 	mov.w	r8, r4, lsl #19
 800138e:	4a2b      	ldr	r2, [pc, #172]	@ (800143c <LoRa_Init+0x108>)
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	4640      	mov	r0, r8
 8001396:	4649      	mov	r1, r9
 8001398:	f7ff fdd4 	bl	8000f44 <__aeabi_uldivmod>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    LoRa_WriteReg(mod, REG_FRF_MSB, (uint8_t)(frf >> 16));
 80013a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	0c02      	lsrs	r2, r0, #16
 80013b2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013b6:	0c0b      	lsrs	r3, r1, #16
 80013b8:	b2d3      	uxtb	r3, r2
 80013ba:	461a      	mov	r2, r3
 80013bc:	2106      	movs	r1, #6
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ff8c 	bl	80012dc <LoRa_WriteReg>
    LoRa_WriteReg(mod, REG_FRF_MSB + 1, (uint8_t)(frf >> 8));
 80013c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	f04f 0300 	mov.w	r3, #0
 80013d0:	0a02      	lsrs	r2, r0, #8
 80013d2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80013d6:	0a0b      	lsrs	r3, r1, #8
 80013d8:	b2d3      	uxtb	r3, r2
 80013da:	461a      	mov	r2, r3
 80013dc:	2107      	movs	r1, #7
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7ff ff7c 	bl	80012dc <LoRa_WriteReg>
    LoRa_WriteReg(mod, REG_FRF_MSB + 2, (uint8_t)(frf >> 0));
 80013e4:	7c3b      	ldrb	r3, [r7, #16]
 80013e6:	461a      	mov	r2, r3
 80013e8:	2108      	movs	r1, #8
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ff76 	bl	80012dc <LoRa_WriteReg>

    // Config: BW=125kHz (7), CR=4/7 (3) -> Reg 0x76
    uint8_t config1 = (7 << 4) | (LORA_CR << 1);
 80013f0:	2376      	movs	r3, #118	@ 0x76
 80013f2:	73fb      	strb	r3, [r7, #15]
    LoRa_WriteReg(mod, REG_MODEM_CONFIG_1, config1);
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	461a      	mov	r2, r3
 80013f8:	211d      	movs	r1, #29
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff ff6e 	bl	80012dc <LoRa_WriteReg>

    // SF=9, CRC ON
    LoRa_WriteReg(mod, REG_MODEM_CONFIG_2, (LORA_SF << 4) | 0x04);
 8001400:	2294      	movs	r2, #148	@ 0x94
 8001402:	211e      	movs	r1, #30
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff69 	bl	80012dc <LoRa_WriteReg>

    // Max Power
    LoRa_WriteReg(mod, REG_PA_CONFIG, 0xFF);
 800140a:	22ff      	movs	r2, #255	@ 0xff
 800140c:	2109      	movs	r1, #9
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff ff64 	bl	80012dc <LoRa_WriteReg>

    LoRa_WriteReg(mod, REG_FIFO_TX_BASE_ADDR, 0);
 8001414:	2200      	movs	r2, #0
 8001416:	210e      	movs	r1, #14
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ff5f 	bl	80012dc <LoRa_WriteReg>
    LoRa_WriteReg(mod, REG_FIFO_RX_BASE_ADDR, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	210f      	movs	r1, #15
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ff5a 	bl	80012dc <LoRa_WriteReg>

    LoRa_SetMode(mod, MODE_STDBY);
 8001428:	2101      	movs	r1, #1
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f808 	bl	8001440 <LoRa_SetMode>
}
 8001430:	bf00      	nop
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800143a:	bf00      	nop
 800143c:	01e84800 	.word	0x01e84800

08001440 <LoRa_SetMode>:

void LoRa_SetMode(LoRa_Module* mod, uint8_t mode) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	70fb      	strb	r3, [r7, #3]
    LoRa_WriteReg(mod, REG_OP_MODE, MODE_LONG_RANGE_MODE | mode);
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001452:	b2db      	uxtb	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	2101      	movs	r1, #1
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7ff ff3f 	bl	80012dc <LoRa_WriteReg>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <LoRa_Send>:

void LoRa_Send(LoRa_Module* mod, uint8_t* data, uint8_t len) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	4613      	mov	r3, r2
 8001474:	71fb      	strb	r3, [r7, #7]
    // 1. Wybudzamy radio (przejcie ze SLEEP do STDBY)
    LoRa_SetMode(mod, MODE_STDBY);
 8001476:	2101      	movs	r1, #1
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f7ff ffe1 	bl	8001440 <LoRa_SetMode>

    // !!! WANE: Dajemy czas na ustabilizowanie si oscylatora (Warm-up)
    // Bez tego zapis do FIFO moe si nie uda zaraz po wybudzeniu.
    HAL_Delay(2);
 800147e:	2002      	movs	r0, #2
 8001480:	f000 ff40 	bl	8002304 <HAL_Delay>

    // 2. Wypeniamy bufor
    LoRa_WriteReg(mod, REG_FIFO_ADDR_PTR, 0);
 8001484:	2200      	movs	r2, #0
 8001486:	210d      	movs	r1, #13
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff ff27 	bl	80012dc <LoRa_WriteReg>
    for(int i=0; i<len; i++) {
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	e00b      	b.n	80014ac <LoRa_Send+0x44>
        LoRa_WriteReg(mod, REG_FIFO, data[i]);
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	461a      	mov	r2, r3
 800149e:	2100      	movs	r1, #0
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f7ff ff1b 	bl	80012dc <LoRa_WriteReg>
    for(int i=0; i<len; i++) {
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	3301      	adds	r3, #1
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	dbef      	blt.n	8001494 <LoRa_Send+0x2c>
    }

    // 3. Rozpoczynamy nadawanie
    LoRa_WriteReg(mod, 0x22, len);
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	461a      	mov	r2, r3
 80014b8:	2122      	movs	r1, #34	@ 0x22
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f7ff ff0e 	bl	80012dc <LoRa_WriteReg>
    LoRa_SetMode(mod, MODE_TX);
 80014c0:	2103      	movs	r1, #3
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	f7ff ffbc 	bl	8001440 <LoRa_SetMode>

    // 4. Czekamy na koniec TX
    uint32_t start = HAL_GetTick();
 80014c8:	f000 ff12 	bl	80022f0 <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]
    while((LoRa_ReadReg(mod, REG_IRQ_FLAGS) & 0x08) == 0) {
 80014ce:	e00a      	b.n	80014e6 <LoRa_Send+0x7e>
        if(HAL_GetTick() - start > 2000) break;
 80014d0:	f000 ff0e 	bl	80022f0 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80014de:	d80c      	bhi.n	80014fa <LoRa_Send+0x92>
        HAL_IWDG_Refresh(&hiwdg);
 80014e0:	480d      	ldr	r0, [pc, #52]	@ (8001518 <LoRa_Send+0xb0>)
 80014e2:	f001 fe7d 	bl	80031e0 <HAL_IWDG_Refresh>
    while((LoRa_ReadReg(mod, REG_IRQ_FLAGS) & 0x08) == 0) {
 80014e6:	2112      	movs	r1, #18
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f7ff fec5 	bl	8001278 <LoRa_ReadReg>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0eb      	beq.n	80014d0 <LoRa_Send+0x68>
 80014f8:	e000      	b.n	80014fc <LoRa_Send+0x94>
        if(HAL_GetTick() - start > 2000) break;
 80014fa:	bf00      	nop
    }

    // 5. Czycimy flagi
    LoRa_WriteReg(mod, REG_IRQ_FLAGS, 0xFF);
 80014fc:	22ff      	movs	r2, #255	@ 0xff
 80014fe:	2112      	movs	r1, #18
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f7ff feeb 	bl	80012dc <LoRa_WriteReg>

    // 6. Idziemy spa zamiast czuwa (zmiana STDBY -> SLEEP)
    LoRa_SetMode(mod, MODE_SLEEP);
 8001506:	2100      	movs	r1, #0
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f7ff ff99 	bl	8001440 <LoRa_SetMode>
}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000248 	.word	0x20000248

0800151c <LoRa_Receive>:

uint8_t LoRa_Receive(LoRa_Module* mod, uint8_t* buffer) {
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
    uint8_t irq = LoRa_ReadReg(mod, REG_IRQ_FLAGS);
 8001526:	2112      	movs	r1, #18
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff fea5 	bl	8001278 <LoRa_ReadReg>
 800152e:	4603      	mov	r3, r0
 8001530:	72fb      	strb	r3, [r7, #11]
    if(irq & 0x40) { // RxDone
 8001532:	7afb      	ldrb	r3, [r7, #11]
 8001534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001538:	2b00      	cmp	r3, #0
 800153a:	d030      	beq.n	800159e <LoRa_Receive+0x82>
        if(!(irq & 0x20)) { // CRC OK
 800153c:	7afb      	ldrb	r3, [r7, #11]
 800153e:	f003 0320 	and.w	r3, r3, #32
 8001542:	2b00      	cmp	r3, #0
 8001544:	d12b      	bne.n	800159e <LoRa_Receive+0x82>
            uint8_t len = LoRa_ReadReg(mod, REG_RX_NB_BYTES);
 8001546:	2113      	movs	r1, #19
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff fe95 	bl	8001278 <LoRa_ReadReg>
 800154e:	4603      	mov	r3, r0
 8001550:	72bb      	strb	r3, [r7, #10]
            uint8_t currentAddr = LoRa_ReadReg(mod, REG_FIFO_RX_CURRENT_ADDR);
 8001552:	2110      	movs	r1, #16
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff fe8f 	bl	8001278 <LoRa_ReadReg>
 800155a:	4603      	mov	r3, r0
 800155c:	727b      	strb	r3, [r7, #9]
            LoRa_WriteReg(mod, REG_FIFO_ADDR_PTR, currentAddr);
 800155e:	7a7b      	ldrb	r3, [r7, #9]
 8001560:	461a      	mov	r2, r3
 8001562:	210d      	movs	r1, #13
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff feb9 	bl	80012dc <LoRa_WriteReg>
            for(int i=0; i<len; i++) {
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	e00b      	b.n	8001588 <LoRa_Receive+0x6c>
                buffer[i] = LoRa_ReadReg(mod, REG_FIFO);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	18d4      	adds	r4, r2, r3
 8001576:	2100      	movs	r1, #0
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff fe7d 	bl	8001278 <LoRa_ReadReg>
 800157e:	4603      	mov	r3, r0
 8001580:	7023      	strb	r3, [r4, #0]
            for(int i=0; i<len; i++) {
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	3301      	adds	r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	7abb      	ldrb	r3, [r7, #10]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	429a      	cmp	r2, r3
 800158e:	dbef      	blt.n	8001570 <LoRa_Receive+0x54>
            }
            LoRa_WriteReg(mod, REG_IRQ_FLAGS, 0xFF);
 8001590:	22ff      	movs	r2, #255	@ 0xff
 8001592:	2112      	movs	r1, #18
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fea1 	bl	80012dc <LoRa_WriteReg>
            return len;
 800159a:	7abb      	ldrb	r3, [r7, #10]
 800159c:	e005      	b.n	80015aa <LoRa_Receive+0x8e>
        }
    }
    LoRa_WriteReg(mod, REG_IRQ_FLAGS, 0xFF);
 800159e:	22ff      	movs	r2, #255	@ 0xff
 80015a0:	2112      	movs	r1, #18
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fe9a 	bl	80012dc <LoRa_WriteReg>
    return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}
	...

080015b4 <DebugPrint>:

void DebugPrint(const char *format, ...) {
 80015b4:	b40f      	push	{r0, r1, r2, r3}
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b0a2      	sub	sp, #136	@ 0x88
 80015ba:	af00      	add	r7, sp, #0
    // Debug aktywny gdy PB12 zwarty do masy
    if(HAL_GPIO_ReadPin(DEBUG_PIN_PORT, DEBUG_PIN) == GPIO_PIN_RESET) {
 80015bc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015c0:	4811      	ldr	r0, [pc, #68]	@ (8001608 <DebugPrint+0x54>)
 80015c2:	f001 fd81 	bl	80030c8 <HAL_GPIO_ReadPin>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d116      	bne.n	80015fa <DebugPrint+0x46>
        char buffer[128];
        va_list args;
        va_start(args, format);
 80015cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80015d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        vsnprintf(buffer, sizeof(buffer), format, args);
 80015d4:	1d38      	adds	r0, r7, #4
 80015d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80015da:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80015de:	2180      	movs	r1, #128	@ 0x80
 80015e0:	f004 f910 	bl	8005804 <vsniprintf>
        va_end(args);
        HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 100);
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe fdb2 	bl	8000150 <strlen>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	1d39      	adds	r1, r7, #4
 80015f2:	2364      	movs	r3, #100	@ 0x64
 80015f4:	4805      	ldr	r0, [pc, #20]	@ (800160c <DebugPrint+0x58>)
 80015f6:	f003 f980 	bl	80048fa <HAL_UART_Transmit>
    }
}
 80015fa:	bf00      	nop
 80015fc:	3788      	adds	r7, #136	@ 0x88
 80015fe:	46bd      	mov	sp, r7
 8001600:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001604:	b004      	add	sp, #16
 8001606:	4770      	bx	lr
 8001608:	40010c00 	.word	0x40010c00
 800160c:	200002ac 	.word	0x200002ac

08001610 <Queue_Push>:

void Queue_Push(uint8_t* data, uint8_t len) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	70fb      	strb	r3, [r7, #3]
    uint8_t nextHead = (queueHead + 1) % QUEUE_SIZE;
 800161c:	4b1e      	ldr	r3, [pc, #120]	@ (8001698 <Queue_Push+0x88>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	4b1e      	ldr	r3, [pc, #120]	@ (800169c <Queue_Push+0x8c>)
 8001624:	fb83 1302 	smull	r1, r3, r3, r2
 8001628:	1059      	asrs	r1, r3, #1
 800162a:	17d3      	asrs	r3, r2, #31
 800162c:	1ac9      	subs	r1, r1, r3
 800162e:	460b      	mov	r3, r1
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	1ad1      	subs	r1, r2, r3
 8001636:	460b      	mov	r3, r1
 8001638:	73fb      	strb	r3, [r7, #15]
    if(nextHead != queueTail) {
 800163a:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <Queue_Push+0x90>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	7bfa      	ldrb	r2, [r7, #15]
 8001640:	429a      	cmp	r2, r3
 8001642:	d021      	beq.n	8001688 <Queue_Push+0x78>
        memcpy(txQueue[queueHead].data, data, len);
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <Queue_Push+0x88>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4613      	mov	r3, r2
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	4413      	add	r3, r2
 8001650:	4a14      	ldr	r2, [pc, #80]	@ (80016a4 <Queue_Push+0x94>)
 8001652:	4413      	add	r3, r2
 8001654:	78fa      	ldrb	r2, [r7, #3]
 8001656:	6879      	ldr	r1, [r7, #4]
 8001658:	4618      	mov	r0, r3
 800165a:	f004 f96e 	bl	800593a <memcpy>
        txQueue[queueHead].len = len;
 800165e:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <Queue_Push+0x88>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	4619      	mov	r1, r3
 8001664:	4a0f      	ldr	r2, [pc, #60]	@ (80016a4 <Queue_Push+0x94>)
 8001666:	460b      	mov	r3, r1
 8001668:	021b      	lsls	r3, r3, #8
 800166a:	440b      	add	r3, r1
 800166c:	4413      	add	r3, r2
 800166e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001672:	78fa      	ldrb	r2, [r7, #3]
 8001674:	701a      	strb	r2, [r3, #0]
        queueHead = nextHead;
 8001676:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <Queue_Push+0x88>)
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	7013      	strb	r3, [r2, #0]
        DebugPrint("QUEUE: Dodano pakiet (%d B)\r\n", len);
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	4619      	mov	r1, r3
 8001680:	4809      	ldr	r0, [pc, #36]	@ (80016a8 <Queue_Push+0x98>)
 8001682:	f7ff ff97 	bl	80015b4 <DebugPrint>
    } else {
        DebugPrint("QUEUE: FULL!\r\n");
    }
}
 8001686:	e002      	b.n	800168e <Queue_Push+0x7e>
        DebugPrint("QUEUE: FULL!\r\n");
 8001688:	4808      	ldr	r0, [pc, #32]	@ (80016ac <Queue_Push+0x9c>)
 800168a:	f7ff ff93 	bl	80015b4 <DebugPrint>
}
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	200007f9 	.word	0x200007f9
 800169c:	66666667 	.word	0x66666667
 80016a0:	200007fa 	.word	0x200007fa
 80016a4:	200002f4 	.word	0x200002f4
 80016a8:	080079e8 	.word	0x080079e8
 80016ac:	08007a08 	.word	0x08007a08

080016b0 <Queue_Pop>:

int Queue_Pop(uint8_t* buffer) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
    if(queueHead == queueTail) return 0;
 80016b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <Queue_Pop+0x74>)
 80016ba:	781a      	ldrb	r2, [r3, #0]
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <Queue_Pop+0x78>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d101      	bne.n	80016c8 <Queue_Pop+0x18>
 80016c4:	2300      	movs	r3, #0
 80016c6:	e029      	b.n	800171c <Queue_Pop+0x6c>

    int len = txQueue[queueTail].len;
 80016c8:	4b17      	ldr	r3, [pc, #92]	@ (8001728 <Queue_Pop+0x78>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	4619      	mov	r1, r3
 80016ce:	4a17      	ldr	r2, [pc, #92]	@ (800172c <Queue_Pop+0x7c>)
 80016d0:	460b      	mov	r3, r1
 80016d2:	021b      	lsls	r3, r3, #8
 80016d4:	440b      	add	r3, r1
 80016d6:	4413      	add	r3, r2
 80016d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	60fb      	str	r3, [r7, #12]
    memcpy(buffer, txQueue[queueTail].data, len);
 80016e0:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <Queue_Pop+0x78>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4613      	mov	r3, r2
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	4413      	add	r3, r2
 80016ec:	4a0f      	ldr	r2, [pc, #60]	@ (800172c <Queue_Pop+0x7c>)
 80016ee:	4413      	add	r3, r2
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	4619      	mov	r1, r3
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f004 f920 	bl	800593a <memcpy>
    queueTail = (queueTail + 1) % QUEUE_SIZE;
 80016fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <Queue_Pop+0x78>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <Queue_Pop+0x80>)
 8001702:	fb83 1302 	smull	r1, r3, r3, r2
 8001706:	1059      	asrs	r1, r3, #1
 8001708:	17d3      	asrs	r3, r2, #31
 800170a:	1ac9      	subs	r1, r1, r3
 800170c:	460b      	mov	r3, r1
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	440b      	add	r3, r1
 8001712:	1ad1      	subs	r1, r2, r3
 8001714:	b2ca      	uxtb	r2, r1
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <Queue_Pop+0x78>)
 8001718:	701a      	strb	r2, [r3, #0]
    return len;
 800171a:	68fb      	ldr	r3, [r7, #12]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	200007f9 	.word	0x200007f9
 8001728:	200007fa 	.word	0x200007fa
 800172c:	200002f4 	.word	0x200002f4
 8001730:	66666667 	.word	0x66666667

08001734 <GetInternalVoltage>:

float GetInternalVoltage(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 800173a:	4812      	ldr	r0, [pc, #72]	@ (8001784 <GetInternalVoltage+0x50>)
 800173c:	f000 fede 	bl	80024fc <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001740:	2164      	movs	r1, #100	@ 0x64
 8001742:	4810      	ldr	r0, [pc, #64]	@ (8001784 <GetInternalVoltage+0x50>)
 8001744:	f000 ff88 	bl	8002658 <HAL_ADC_PollForConversion>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d113      	bne.n	8001776 <GetInternalVoltage+0x42>
        uint32_t adcVal = HAL_ADC_GetValue(&hadc1);
 800174e:	480d      	ldr	r0, [pc, #52]	@ (8001784 <GetInternalVoltage+0x50>)
 8001750:	f001 f888 	bl	8002864 <HAL_ADC_GetValue>
 8001754:	6078      	str	r0, [r7, #4]
        if(adcVal == 0) return 0.0;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d102      	bne.n	8001762 <GetInternalVoltage+0x2e>
 800175c:	f04f 0300 	mov.w	r3, #0
 8001760:	e00b      	b.n	800177a <GetInternalVoltage+0x46>
        // VREFINT typowo 1.20V
        return (1.20f * 4095.0f) / (float)adcVal;
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff fa46 	bl	8000bf4 <__aeabi_ui2f>
 8001768:	4603      	mov	r3, r0
 800176a:	4619      	mov	r1, r3
 800176c:	4806      	ldr	r0, [pc, #24]	@ (8001788 <GetInternalVoltage+0x54>)
 800176e:	f7ff fb4d 	bl	8000e0c <__aeabi_fdiv>
 8001772:	4603      	mov	r3, r0
 8001774:	e001      	b.n	800177a <GetInternalVoltage+0x46>
    }
    return 0.0;
 8001776:	f04f 0300 	mov.w	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000218 	.word	0x20000218
 8001788:	45999000 	.word	0x45999000

0800178c <SendTelemetry>:

void SendTelemetry(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b0b8      	sub	sp, #224	@ 0xe0
 8001790:	af04      	add	r7, sp, #16
    char packet[200]; // 128-> 200 zwikszam bufor dla bezpieczestwa
    float voltage = GetInternalVoltage();
 8001792:	f7ff ffcf 	bl	8001734 <GetInternalVoltage>
 8001796:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    // Format penej ramki LoRa APRS:
    // 1. Nagwek LoRa: < (0x3C), 0xFF, 0x01
    // 2. Nagwek AX.25: rdo>Cel,cieka:
    // 3. Dane APRS: !Lat/Lon#Komentarz
    sprintf(packet, "\x3c\xff\x01%s>APRS,WIDE1-1:%s#%s BAT:%.2fV", APRS_CALLSIGN, APRS_COORDS, APRS_CALLSIGN, voltage);
 800179a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 800179e:	f7fe fe43 	bl	8000428 <__aeabi_f2d>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	1d38      	adds	r0, r7, #4
 80017a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <SendTelemetry+0x58>)
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <SendTelemetry+0x5c>)
 80017b2:	4a0c      	ldr	r2, [pc, #48]	@ (80017e4 <SendTelemetry+0x58>)
 80017b4:	490d      	ldr	r1, [pc, #52]	@ (80017ec <SendTelemetry+0x60>)
 80017b6:	f003 ff91 	bl	80056dc <siprintf>

    DebugPrint("TELEMETRY: %s\r\n", packet + 3); // +3 eby nie wywietla krzakw w logu
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	3303      	adds	r3, #3
 80017be:	4619      	mov	r1, r3
 80017c0:	480b      	ldr	r0, [pc, #44]	@ (80017f0 <SendTelemetry+0x64>)
 80017c2:	f7ff fef7 	bl	80015b4 <DebugPrint>
    Queue_Push((uint8_t*)packet, strlen(packet)); // Wysyamy cao (z krzakami)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe fcc1 	bl	8000150 <strlen>
 80017ce:	4603      	mov	r3, r0
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	4611      	mov	r1, r2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff1a 	bl	8001610 <Queue_Push>
}
 80017dc:	bf00      	nop
 80017de:	37d0      	adds	r7, #208	@ 0xd0
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	08007a2c 	.word	0x08007a2c
 80017e8:	08007a18 	.word	0x08007a18
 80017ec:	08007a34 	.word	0x08007a34
 80017f0:	08007a58 	.word	0x08007a58

080017f4 <HAL_GPIO_EXTI_Callback>:

// Przerwanie EXTI (dla RX DIO0 - PB1)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_1) {
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	2b02      	cmp	r3, #2
 8001802:	d102      	bne.n	800180a <HAL_GPIO_EXTI_Callback+0x16>
        packetReceivedFlag = 1;
 8001804:	4b03      	ldr	r3, [pc, #12]	@ (8001814 <HAL_GPIO_EXTI_Callback+0x20>)
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
    }
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	20000800 	.word	0x20000800

08001818 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	f5ad 7d0a 	sub.w	sp, sp, #552	@ 0x228
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001820:	f000 fd0e 	bl	8002240 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001824:	f000 f95a 	bl	8001adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001828:	f000 fa62 	bl	8001cf0 <MX_GPIO_Init>
  MX_SPI1_Init();
 800182c:	f000 fa00 	bl	8001c30 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001830:	f000 fa34 	bl	8001c9c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001834:	f000 f9a4 	bl	8001b80 <MX_ADC1_Init>
  MX_IWDG_Init();
 8001838:	f000 f9e0 	bl	8001bfc <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  DebugPrint("SYS: Booting...\r\n");
 800183c:	4891      	ldr	r0, [pc, #580]	@ (8001a84 <main+0x26c>)
 800183e:	f7ff feb9 	bl	80015b4 <DebugPrint>

  // Inicjalizacja RX (434.855 MHz)
  LoRa_Init(&loraRX);
 8001842:	4891      	ldr	r0, [pc, #580]	@ (8001a88 <main+0x270>)
 8001844:	f7ff fd76 	bl	8001334 <LoRa_Init>
  // Mapowanie DIO0 na RxDone (00)
  LoRa_WriteReg(&loraRX, REG_DIO_MAPPING_1, 0x00);
 8001848:	2200      	movs	r2, #0
 800184a:	2140      	movs	r1, #64	@ 0x40
 800184c:	488e      	ldr	r0, [pc, #568]	@ (8001a88 <main+0x270>)
 800184e:	f7ff fd45 	bl	80012dc <LoRa_WriteReg>
  LoRa_SetMode(&loraRX, MODE_RX_CONTINUOUS);
 8001852:	2105      	movs	r1, #5
 8001854:	488c      	ldr	r0, [pc, #560]	@ (8001a88 <main+0x270>)
 8001856:	f7ff fdf3 	bl	8001440 <LoRa_SetMode>
  DebugPrint("SYS: RX Init OK\r\n");
 800185a:	488c      	ldr	r0, [pc, #560]	@ (8001a8c <main+0x274>)
 800185c:	f7ff feaa 	bl	80015b4 <DebugPrint>

  // Inicjalizacja TX (434.955 MHz)
  LoRa_Init(&loraTX);
 8001860:	488b      	ldr	r0, [pc, #556]	@ (8001a90 <main+0x278>)
 8001862:	f7ff fd67 	bl	8001334 <LoRa_Init>
  LoRa_SetMode(&loraTX, MODE_SLEEP);
 8001866:	2100      	movs	r1, #0
 8001868:	4889      	ldr	r0, [pc, #548]	@ (8001a90 <main+0x278>)
 800186a:	f7ff fde9 	bl	8001440 <LoRa_SetMode>
  DebugPrint("SYS: TX Init OK (Sleeping)\r\n");
 800186e:	4889      	ldr	r0, [pc, #548]	@ (8001a94 <main+0x27c>)
 8001870:	f7ff fea0 	bl	80015b4 <DebugPrint>

  // Led na start
  // LED ON (PC13 Low), delay, LED OFF (PC13 High)
  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800187a:	4887      	ldr	r0, [pc, #540]	@ (8001a98 <main+0x280>)
 800187c:	f001 fc3b 	bl	80030f6 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001880:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001884:	f000 fd3e 	bl	8002304 <HAL_Delay>
  HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800188e:	4882      	ldr	r0, [pc, #520]	@ (8001a98 <main+0x280>)
 8001890:	f001 fc31 	bl	80030f6 <HAL_GPIO_WritePin>

  // Telemetria na start
  SendTelemetry();
 8001894:	f7ff ff7a 	bl	800178c <SendTelemetry>
  lastTelemetryTime = HAL_GetTick();
 8001898:	f000 fd2a 	bl	80022f0 <HAL_GetTick>
 800189c:	4603      	mov	r3, r0
 800189e:	4a7f      	ldr	r2, [pc, #508]	@ (8001a9c <main+0x284>)
 80018a0:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // 1. Watchdog
    HAL_IWDG_Refresh(&hiwdg);
 80018a2:	487f      	ldr	r0, [pc, #508]	@ (8001aa0 <main+0x288>)
 80018a4:	f001 fc9c 	bl	80031e0 <HAL_IWDG_Refresh>

    // 2. Obsuga odbioru
    if(packetReceivedFlag) {
 80018a8:	4b7e      	ldr	r3, [pc, #504]	@ (8001aa4 <main+0x28c>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d073      	beq.n	800199a <main+0x182>
		packetReceivedFlag = 0;
 80018b2:	4b7c      	ldr	r3, [pc, #496]	@ (8001aa4 <main+0x28c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
		uint8_t rxBuffer[MAX_PKT_LEN];
		uint8_t len = LoRa_Receive(&loraRX, rxBuffer);
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	4619      	mov	r1, r3
 80018bc:	4872      	ldr	r0, [pc, #456]	@ (8001a88 <main+0x270>)
 80018be:	f7ff fe2d 	bl	800151c <LoRa_Receive>
 80018c2:	4603      	mov	r3, r0
 80018c4:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223

		if(len > 0) {
 80018c8:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d060      	beq.n	8001992 <main+0x17a>
			DebugPrint("RX: Recv %d bytes\r\n", len);
 80018d0:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80018d4:	4619      	mov	r1, r3
 80018d6:	4874      	ldr	r0, [pc, #464]	@ (8001aa8 <main+0x290>)
 80018d8:	f7ff fe6c 	bl	80015b4 <DebugPrint>

			// --- DEBUG: Podgld odebranych danych ---
			// Sprawdzamy czy Debug Switch jest wczony (zwarty do masy)
			if(HAL_GPIO_ReadPin(DEBUG_PIN_PORT, DEBUG_PIN) == GPIO_PIN_RESET) {
 80018dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018e0:	4872      	ldr	r0, [pc, #456]	@ (8001aac <main+0x294>)
 80018e2:	f001 fbf1 	bl	80030c8 <HAL_GPIO_ReadPin>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d14b      	bne.n	8001984 <main+0x16c>

				// 1. Wywietlanie jako tekst (dla APRS)
				char debugMsg[MAX_PKT_LEN + 1];
				int safeLen = (len < MAX_PKT_LEN) ? len : MAX_PKT_LEN;
 80018ec:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80018f0:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
				memcpy(debugMsg, rxBuffer, safeLen);
 80018f4:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 80018f8:	1d39      	adds	r1, r7, #4
 80018fa:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80018fe:	4618      	mov	r0, r3
 8001900:	f004 f81b 	bl	800593a <memcpy>
				debugMsg[safeLen] = '\0'; // Bezpiecznik stringa
 8001904:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001908:	f5a3 7292 	sub.w	r2, r3, #292	@ 0x124
 800190c:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8001910:	4413      	add	r3, r2
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
				DebugPrint("RX CONTENT (TXT): %s\r\n", debugMsg);
 8001916:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800191a:	4619      	mov	r1, r3
 800191c:	4864      	ldr	r0, [pc, #400]	@ (8001ab0 <main+0x298>)
 800191e:	f7ff fe49 	bl	80015b4 <DebugPrint>

				// 2. Wywietlanie jako HEX (gdyby tekst by krzakami)
				char hexBuf[10];
				DebugPrint("RX HEX: ");
 8001922:	4864      	ldr	r0, [pc, #400]	@ (8001ab4 <main+0x29c>)
 8001924:	f7ff fe46 	bl	80015b4 <DebugPrint>
				for(int i=0; i<safeLen; i++) {
 8001928:	2300      	movs	r3, #0
 800192a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800192e:	e020      	b.n	8001972 <main+0x15a>
					sprintf(hexBuf, "%02X ", rxBuffer[i]);
 8001930:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001934:	f5a3 7209 	sub.w	r2, r3, #548	@ 0x224
 8001938:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 800193c:	4413      	add	r3, r2
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	461a      	mov	r2, r3
 8001942:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001946:	495c      	ldr	r1, [pc, #368]	@ (8001ab8 <main+0x2a0>)
 8001948:	4618      	mov	r0, r3
 800194a:	f003 fec7 	bl	80056dc <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t*)hexBuf, strlen(hexBuf), 10);
 800194e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fbfc 	bl	8000150 <strlen>
 8001958:	4603      	mov	r3, r0
 800195a:	b29a      	uxth	r2, r3
 800195c:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8001960:	230a      	movs	r3, #10
 8001962:	4856      	ldr	r0, [pc, #344]	@ (8001abc <main+0x2a4>)
 8001964:	f002 ffc9 	bl	80048fa <HAL_UART_Transmit>
				for(int i=0; i<safeLen; i++) {
 8001968:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 800196c:	3301      	adds	r3, #1
 800196e:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8001972:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 8001976:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800197a:	429a      	cmp	r2, r3
 800197c:	dbd8      	blt.n	8001930 <main+0x118>
				}
				DebugPrint("\r\n");
 800197e:	4850      	ldr	r0, [pc, #320]	@ (8001ac0 <main+0x2a8>)
 8001980:	f7ff fe18 	bl	80015b4 <DebugPrint>
			}
			// ----------------------------------------

			Queue_Push(rxBuffer, len);
 8001984:	f897 2223 	ldrb.w	r2, [r7, #547]	@ 0x223
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fe3f 	bl	8001610 <Queue_Push>
		}

		// Restart RX Continuous
		LoRa_SetMode(&loraRX, MODE_RX_CONTINUOUS);
 8001992:	2105      	movs	r1, #5
 8001994:	483c      	ldr	r0, [pc, #240]	@ (8001a88 <main+0x270>)
 8001996:	f7ff fd53 	bl	8001440 <LoRa_SetMode>
	}

    // 3. Obsuga nadawania
    if(queueHead != queueTail) {
 800199a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ac4 <main+0x2ac>)
 800199c:	781a      	ldrb	r2, [r3, #0]
 800199e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ac8 <main+0x2b0>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d04b      	beq.n	8001a3e <main+0x226>
		uint8_t txBuffer[MAX_PKT_LEN];
		int len = Queue_Pop(txBuffer);
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fe81 	bl	80016b0 <Queue_Pop>
 80019ae:	f8c7 0218 	str.w	r0, [r7, #536]	@ 0x218

		if(len > 0) {
 80019b2:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	dd41      	ble.n	8001a3e <main+0x226>
			DebugPrint("TX: Preparing to send...\r\n");
 80019ba:	4844      	ldr	r0, [pc, #272]	@ (8001acc <main+0x2b4>)
 80019bc:	f7ff fdfa 	bl	80015b4 <DebugPrint>

			// --- NOWE: Podgld treci ramki APRS w Debugu ---
			// Sprawdzamy pin rcznie, aby nie traci czasu procesora na memcpy, gdy debug jest wyczony
			if(HAL_GPIO_ReadPin(DEBUG_PIN_PORT, DEBUG_PIN) == GPIO_PIN_RESET) {
 80019c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019c4:	4839      	ldr	r0, [pc, #228]	@ (8001aac <main+0x294>)
 80019c6:	f001 fb7f 	bl	80030c8 <HAL_GPIO_ReadPin>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d11f      	bne.n	8001a10 <main+0x1f8>
				char debugMsg[MAX_PKT_LEN + 1]; // +1 na znak koca stringa

				// Zabezpieczenie przed przepenieniem
				int safeLen = (len < MAX_PKT_LEN) ? len : MAX_PKT_LEN;
 80019d0:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80019d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019d8:	bfa8      	it	ge
 80019da:	f44f 7380 	movge.w	r3, #256	@ 0x100
 80019de:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

				memcpy(debugMsg, txBuffer, safeLen);
 80019e2:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 80019e6:	1d39      	adds	r1, r7, #4
 80019e8:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80019ec:	4618      	mov	r0, r3
 80019ee:	f003 ffa4 	bl	800593a <memcpy>
				debugMsg[safeLen] = '\0'; // Dodajemy terminator null
 80019f2:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80019f6:	f5a3 7292 	sub.w	r2, r3, #292	@ 0x124
 80019fa:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80019fe:	4413      	add	r3, r2
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]

				DebugPrint("APRS CONTENT: %s\r\n", debugMsg);
 8001a04:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4831      	ldr	r0, [pc, #196]	@ (8001ad0 <main+0x2b8>)
 8001a0c:	f7ff fdd2 	bl	80015b4 <DebugPrint>
			}
			// -----------------------------------------------

			// LED ON (PC13 Low)
			HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a16:	4820      	ldr	r0, [pc, #128]	@ (8001a98 <main+0x280>)
 8001a18:	f001 fb6d 	bl	80030f6 <HAL_GPIO_WritePin>

			LoRa_Send(&loraTX, txBuffer, len);
 8001a1c:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	4619      	mov	r1, r3
 8001a26:	481a      	ldr	r0, [pc, #104]	@ (8001a90 <main+0x278>)
 8001a28:	f7ff fd1e 	bl	8001468 <LoRa_Send>

			// LED OFF (PC13 High)
			HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a32:	4819      	ldr	r0, [pc, #100]	@ (8001a98 <main+0x280>)
 8001a34:	f001 fb5f 	bl	80030f6 <HAL_GPIO_WritePin>
			DebugPrint("TX: Done.\r\n");
 8001a38:	4826      	ldr	r0, [pc, #152]	@ (8001ad4 <main+0x2bc>)
 8001a3a:	f7ff fdbb 	bl	80015b4 <DebugPrint>
		}
	}

    // 4. Telemetria
    if(HAL_GetTick() - lastTelemetryTime > TELEMETRY_INTERVAL) {
 8001a3e:	f000 fc57 	bl	80022f0 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <main+0x284>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	4a23      	ldr	r2, [pc, #140]	@ (8001ad8 <main+0x2c0>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d906      	bls.n	8001a5e <main+0x246>
        SendTelemetry();
 8001a50:	f7ff fe9c 	bl	800178c <SendTelemetry>
        lastTelemetryTime = HAL_GetTick();
 8001a54:	f000 fc4c 	bl	80022f0 <HAL_GetTick>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	4a10      	ldr	r2, [pc, #64]	@ (8001a9c <main+0x284>)
 8001a5c:	6013      	str	r3, [r2, #0]
    }

    // 5. Sleep (tylko jeli nic nie robimy)
    if(queueHead == queueTail && !packetReceivedFlag) {
 8001a5e:	4b19      	ldr	r3, [pc, #100]	@ (8001ac4 <main+0x2ac>)
 8001a60:	781a      	ldrb	r2, [r3, #0]
 8001a62:	4b19      	ldr	r3, [pc, #100]	@ (8001ac8 <main+0x2b0>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	f47f af1b 	bne.w	80018a2 <main+0x8a>
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <main+0x28c>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f47f af15 	bne.w	80018a2 <main+0x8a>
        // Zatrzymanie Tick, aby nie budzi si co 1ms, ale EXTI LoRa obudzi MCU
        // Uwaga: IWDG dziaa niezalenie, wic MCU i tak zresetuje si jeli za dugo popi.
        // IWDG Reload jest ustawiony na ~4 sekundy, wic musimy si budzi czciej.
        // Bezpieczniej nie uywa SuspendTick przy IWDG bez dokadnego wyliczania.
        // Uywamy zwykego WFI - budzi nas SysTick (1ms) lub LoRa EXTI.
        HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001a78:	2101      	movs	r1, #1
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f001 fbc0 	bl	8003200 <HAL_PWR_EnterSLEEPMode>
    HAL_IWDG_Refresh(&hiwdg);
 8001a80:	e70f      	b.n	80018a2 <main+0x8a>
 8001a82:	bf00      	nop
 8001a84:	08007a68 	.word	0x08007a68
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	08007a7c 	.word	0x08007a7c
 8001a90:	20000014 	.word	0x20000014
 8001a94:	08007a90 	.word	0x08007a90
 8001a98:	40011000 	.word	0x40011000
 8001a9c:	200007fc 	.word	0x200007fc
 8001aa0:	20000248 	.word	0x20000248
 8001aa4:	20000800 	.word	0x20000800
 8001aa8:	08007ab0 	.word	0x08007ab0
 8001aac:	40010c00 	.word	0x40010c00
 8001ab0:	08007ac4 	.word	0x08007ac4
 8001ab4:	08007adc 	.word	0x08007adc
 8001ab8:	08007ae8 	.word	0x08007ae8
 8001abc:	200002ac 	.word	0x200002ac
 8001ac0:	08007af0 	.word	0x08007af0
 8001ac4:	200007f9 	.word	0x200007f9
 8001ac8:	200007fa 	.word	0x200007fa
 8001acc:	08007af4 	.word	0x08007af4
 8001ad0:	08007b10 	.word	0x08007b10
 8001ad4:	08007b24 	.word	0x08007b24
 8001ad8:	0036ee80 	.word	0x0036ee80

08001adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b094      	sub	sp, #80	@ 0x50
 8001ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ae2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ae6:	2228      	movs	r2, #40	@ 0x28
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f003 fe98 	bl	8005820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001b0c:	230a      	movs	r3, #10
 8001b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b10:	2301      	movs	r3, #1
 8001b12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b14:	2310      	movs	r3, #16
 8001b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b24:	4618      	mov	r0, r3
 8001b26:	f001 fb87 	bl	8003238 <HAL_RCC_OscConfig>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b30:	f000 f97a 	bl	8001e28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b34:	230f      	movs	r3, #15
 8001b36:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f001 fdf4 	bl	800373c <HAL_RCC_ClockConfig>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b5a:	f000 f965 	bl	8001e28 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f001 ff75 	bl	8003a58 <HAL_RCCEx_PeriphCLKConfig>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001b74:	f000 f958 	bl	8001e28 <Error_Handler>
  }
}
 8001b78:	bf00      	nop
 8001b7a:	3750      	adds	r7, #80	@ 0x50
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b86:	1d3b      	adds	r3, r7, #4
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b90:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001b92:	4a19      	ldr	r2, [pc, #100]	@ (8001bf8 <MX_ADC1_Init+0x78>)
 8001b94:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b96:	4b17      	ldr	r3, [pc, #92]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b9c:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001baa:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001bae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bb0:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bbc:	480d      	ldr	r0, [pc, #52]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001bbe:	f000 fbc5 	bl	800234c <HAL_ADC_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001bc8:	f000 f92e 	bl	8001e28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001bcc:	2311      	movs	r3, #17
 8001bce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <MX_ADC1_Init+0x74>)
 8001bde:	f000 fe4d 	bl	800287c <HAL_ADC_ConfigChannel>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001be8:	f000 f91e 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000218 	.word	0x20000218
 8001bf8:	40012400 	.word	0x40012400

08001bfc <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001c00:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <MX_IWDG_Init+0x2c>)
 8001c02:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <MX_IWDG_Init+0x30>)
 8001c04:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001c06:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <MX_IWDG_Init+0x2c>)
 8001c08:	2204      	movs	r2, #4
 8001c0a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8001c0c:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <MX_IWDG_Init+0x2c>)
 8001c0e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001c12:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001c14:	4804      	ldr	r0, [pc, #16]	@ (8001c28 <MX_IWDG_Init+0x2c>)
 8001c16:	f001 fa9f 	bl	8003158 <HAL_IWDG_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001c20:	f000 f902 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000248 	.word	0x20000248
 8001c2c:	40003000 	.word	0x40003000

08001c30 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c34:	4b17      	ldr	r3, [pc, #92]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c36:	4a18      	ldr	r2, [pc, #96]	@ (8001c98 <MX_SPI1_Init+0x68>)
 8001c38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c3a:	4b16      	ldr	r3, [pc, #88]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c3c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c48:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c4e:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c54:	4b0f      	ldr	r3, [pc, #60]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c60:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001c62:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c64:	2238      	movs	r2, #56	@ 0x38
 8001c66:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c68:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c6e:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c74:	4b07      	ldr	r3, [pc, #28]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c7a:	4b06      	ldr	r3, [pc, #24]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c7c:	220a      	movs	r2, #10
 8001c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c80:	4804      	ldr	r0, [pc, #16]	@ (8001c94 <MX_SPI1_Init+0x64>)
 8001c82:	f002 f855 	bl	8003d30 <HAL_SPI_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c8c:	f000 f8cc 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20000254 	.word	0x20000254
 8001c98:	40013000 	.word	0x40013000

08001c9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001ca2:	4a12      	ldr	r2, [pc, #72]	@ (8001cec <MX_USART1_UART_Init+0x50>)
 8001ca4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ca6:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001ca8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cd2:	4805      	ldr	r0, [pc, #20]	@ (8001ce8 <MX_USART1_UART_Init+0x4c>)
 8001cd4:	f002 fdc1 	bl	800485a <HAL_UART_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cde:	f000 f8a3 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200002ac 	.word	0x200002ac
 8001cec:	40013800 	.word	0x40013800

08001cf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b088      	sub	sp, #32
 8001cf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf6:	f107 0310 	add.w	r3, r7, #16
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	605a      	str	r2, [r3, #4]
 8001d00:	609a      	str	r2, [r3, #8]
 8001d02:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d04:	4b43      	ldr	r3, [pc, #268]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	4a42      	ldr	r2, [pc, #264]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d0a:	f043 0310 	orr.w	r3, r3, #16
 8001d0e:	6193      	str	r3, [r2, #24]
 8001d10:	4b40      	ldr	r3, [pc, #256]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f003 0310 	and.w	r3, r3, #16
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	4a3c      	ldr	r2, [pc, #240]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d22:	f043 0304 	orr.w	r3, r3, #4
 8001d26:	6193      	str	r3, [r2, #24]
 8001d28:	4b3a      	ldr	r3, [pc, #232]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d34:	4b37      	ldr	r3, [pc, #220]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	4a36      	ldr	r2, [pc, #216]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	6193      	str	r3, [r2, #24]
 8001d40:	4b34      	ldr	r3, [pc, #208]	@ (8001e14 <MX_GPIO_Init+0x124>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d52:	4831      	ldr	r0, [pc, #196]	@ (8001e18 <MX_GPIO_Init+0x128>)
 8001d54:	f001 f9cf 	bl	80030f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TX_CS_Pin|LORA_CS_Pin, GPIO_PIN_SET);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	2118      	movs	r1, #24
 8001d5c:	482f      	ldr	r0, [pc, #188]	@ (8001e1c <MX_GPIO_Init+0x12c>)
 8001d5e:	f001 f9ca 	bl	80030f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_RST_Pin|TX_RST_Pin, GPIO_PIN_SET);
 8001d62:	2201      	movs	r2, #1
 8001d64:	f240 4101 	movw	r1, #1025	@ 0x401
 8001d68:	482d      	ldr	r0, [pc, #180]	@ (8001e20 <MX_GPIO_Init+0x130>)
 8001d6a:	f001 f9c4 	bl	80030f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d74:	2301      	movs	r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	4619      	mov	r1, r3
 8001d86:	4824      	ldr	r0, [pc, #144]	@ (8001e18 <MX_GPIO_Init+0x128>)
 8001d88:	f001 f81a 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TX_CS_Pin LORA_CS_Pin */
  GPIO_InitStruct.Pin = TX_CS_Pin|LORA_CS_Pin;
 8001d8c:	2318      	movs	r3, #24
 8001d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	481e      	ldr	r0, [pc, #120]	@ (8001e1c <MX_GPIO_Init+0x12c>)
 8001da4:	f001 f80c 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_RST_Pin TX_RST_Pin */
  GPIO_InitStruct.Pin = LORA_RST_Pin|TX_RST_Pin;
 8001da8:	f240 4301 	movw	r3, #1025	@ 0x401
 8001dac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2302      	movs	r3, #2
 8001db8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dba:	f107 0310 	add.w	r3, r7, #16
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4817      	ldr	r0, [pc, #92]	@ (8001e20 <MX_GPIO_Init+0x130>)
 8001dc2:	f000 fffd 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_DIO0_Pin TX_DIO0_Pin */
  GPIO_InitStruct.Pin = LORA_DIO0_Pin|TX_DIO0_Pin;
 8001dc6:	f640 0302 	movw	r3, #2050	@ 0x802
 8001dca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dcc:	4b15      	ldr	r3, [pc, #84]	@ (8001e24 <MX_GPIO_Init+0x134>)
 8001dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4811      	ldr	r0, [pc, #68]	@ (8001e20 <MX_GPIO_Init+0x130>)
 8001ddc:	f000 fff0 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001de0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dea:	2301      	movs	r3, #1
 8001dec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 0310 	add.w	r3, r7, #16
 8001df2:	4619      	mov	r1, r3
 8001df4:	480a      	ldr	r0, [pc, #40]	@ (8001e20 <MX_GPIO_Init+0x130>)
 8001df6:	f000 ffe3 	bl	8002dc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2105      	movs	r1, #5
 8001dfe:	2007      	movs	r0, #7
 8001e00:	f000 ffa7 	bl	8002d52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001e04:	2007      	movs	r0, #7
 8001e06:	f000 ffc0 	bl	8002d8a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e0a:	bf00      	nop
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40011000 	.word	0x40011000
 8001e1c:	40010800 	.word	0x40010800
 8001e20:	40010c00 	.word	0x40010c00
 8001e24:	10110000 	.word	0x10110000

08001e28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e2c:	b672      	cpsid	i
}
 8001e2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <Error_Handler+0x8>

08001e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <HAL_MspInit+0x5c>)
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	4a14      	ldr	r2, [pc, #80]	@ (8001e90 <HAL_MspInit+0x5c>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6193      	str	r3, [r2, #24]
 8001e46:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_MspInit+0x5c>)
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	60bb      	str	r3, [r7, #8]
 8001e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e52:	4b0f      	ldr	r3, [pc, #60]	@ (8001e90 <HAL_MspInit+0x5c>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	4a0e      	ldr	r2, [pc, #56]	@ (8001e90 <HAL_MspInit+0x5c>)
 8001e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e5c:	61d3      	str	r3, [r2, #28]
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <HAL_MspInit+0x5c>)
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <HAL_MspInit+0x60>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	4a04      	ldr	r2, [pc, #16]	@ (8001e94 <HAL_MspInit+0x60>)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e86:	bf00      	nop
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40010000 	.word	0x40010000

08001e98 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a09      	ldr	r2, [pc, #36]	@ (8001ecc <HAL_ADC_MspInit+0x34>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d10b      	bne.n	8001ec2 <HAL_ADC_MspInit+0x2a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eaa:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <HAL_ADC_MspInit+0x38>)
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	4a08      	ldr	r2, [pc, #32]	@ (8001ed0 <HAL_ADC_MspInit+0x38>)
 8001eb0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eb4:	6193      	str	r3, [r2, #24]
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_ADC_MspInit+0x38>)
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ec2:	bf00      	nop
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr
 8001ecc:	40012400 	.word	0x40012400
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a1b      	ldr	r2, [pc, #108]	@ (8001f5c <HAL_SPI_MspInit+0x88>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d12f      	bne.n	8001f54 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f60 <HAL_SPI_MspInit+0x8c>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	4a19      	ldr	r2, [pc, #100]	@ (8001f60 <HAL_SPI_MspInit+0x8c>)
 8001efa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001efe:	6193      	str	r3, [r2, #24]
 8001f00:	4b17      	ldr	r3, [pc, #92]	@ (8001f60 <HAL_SPI_MspInit+0x8c>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0c:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <HAL_SPI_MspInit+0x8c>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	4a13      	ldr	r2, [pc, #76]	@ (8001f60 <HAL_SPI_MspInit+0x8c>)
 8001f12:	f043 0304 	orr.w	r3, r3, #4
 8001f16:	6193      	str	r3, [r2, #24]
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <HAL_SPI_MspInit+0x8c>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MOSI_Pin;
 8001f24:	23a0      	movs	r3, #160	@ 0xa0
 8001f26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f30:	f107 0310 	add.w	r3, r7, #16
 8001f34:	4619      	mov	r1, r3
 8001f36:	480b      	ldr	r0, [pc, #44]	@ (8001f64 <HAL_SPI_MspInit+0x90>)
 8001f38:	f000 ff42 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin;
 8001f3c:	2340      	movs	r3, #64	@ 0x40
 8001f3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LORA_MISO_GPIO_Port, &GPIO_InitStruct);
 8001f48:	f107 0310 	add.w	r3, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4805      	ldr	r0, [pc, #20]	@ (8001f64 <HAL_SPI_MspInit+0x90>)
 8001f50:	f000 ff36 	bl	8002dc0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f54:	bf00      	nop
 8001f56:	3720      	adds	r7, #32
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40013000 	.word	0x40013000
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40010800 	.word	0x40010800

08001f68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b088      	sub	sp, #32
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f70:	f107 0310 	add.w	r3, r7, #16
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
 8001f78:	605a      	str	r2, [r3, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff4 <HAL_UART_MspInit+0x8c>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d131      	bne.n	8001fec <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f88:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff8 <HAL_UART_MspInit+0x90>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff8 <HAL_UART_MspInit+0x90>)
 8001f8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f92:	6193      	str	r3, [r2, #24]
 8001f94:	4b18      	ldr	r3, [pc, #96]	@ (8001ff8 <HAL_UART_MspInit+0x90>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f9c:	60fb      	str	r3, [r7, #12]
 8001f9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa0:	4b15      	ldr	r3, [pc, #84]	@ (8001ff8 <HAL_UART_MspInit+0x90>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	4a14      	ldr	r2, [pc, #80]	@ (8001ff8 <HAL_UART_MspInit+0x90>)
 8001fa6:	f043 0304 	orr.w	r3, r3, #4
 8001faa:	6193      	str	r3, [r2, #24]
 8001fac:	4b12      	ldr	r3, [pc, #72]	@ (8001ff8 <HAL_UART_MspInit+0x90>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc6:	f107 0310 	add.w	r3, r7, #16
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480b      	ldr	r0, [pc, #44]	@ (8001ffc <HAL_UART_MspInit+0x94>)
 8001fce:	f000 fef7 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe0:	f107 0310 	add.w	r3, r7, #16
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <HAL_UART_MspInit+0x94>)
 8001fe8:	f000 feea 	bl	8002dc0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001fec:	bf00      	nop
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40013800 	.word	0x40013800
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40010800 	.word	0x40010800

08002000 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <NMI_Handler+0x4>

08002008 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <HardFault_Handler+0x4>

08002010 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <MemManage_Handler+0x4>

08002018 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <BusFault_Handler+0x4>

08002020 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <UsageFault_Handler+0x4>

08002028 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002050:	f000 f93c 	bl	80022cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}

08002058 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_DIO0_Pin);
 800205c:	2002      	movs	r0, #2
 800205e:	f001 f863 	bl	8003128 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}

08002066 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0
  return 1;
 800206a:	2301      	movs	r3, #1
}
 800206c:	4618      	mov	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr

08002074 <_kill>:

int _kill(int pid, int sig)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800207e:	f003 fc21 	bl	80058c4 <__errno>
 8002082:	4603      	mov	r3, r0
 8002084:	2216      	movs	r2, #22
 8002086:	601a      	str	r2, [r3, #0]
  return -1;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <_exit>:

void _exit (int status)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800209c:	f04f 31ff 	mov.w	r1, #4294967295
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffe7 	bl	8002074 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020a6:	bf00      	nop
 80020a8:	e7fd      	b.n	80020a6 <_exit+0x12>

080020aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b086      	sub	sp, #24
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	e00a      	b.n	80020d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020bc:	f3af 8000 	nop.w
 80020c0:	4601      	mov	r1, r0
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	60ba      	str	r2, [r7, #8]
 80020c8:	b2ca      	uxtb	r2, r1
 80020ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	3301      	adds	r3, #1
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	dbf0      	blt.n	80020bc <_read+0x12>
  }

  return len;
 80020da:	687b      	ldr	r3, [r7, #4]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3718      	adds	r7, #24
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	e009      	b.n	800210a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	1c5a      	adds	r2, r3, #1
 80020fa:	60ba      	str	r2, [r7, #8]
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	3301      	adds	r3, #1
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	429a      	cmp	r2, r3
 8002110:	dbf1      	blt.n	80020f6 <_write+0x12>
  }
  return len;
 8002112:	687b      	ldr	r3, [r7, #4]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <_close>:

int _close(int file)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002124:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002128:	4618      	mov	r0, r3
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr

08002132 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002142:	605a      	str	r2, [r3, #4]
  return 0;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <_isatty>:

int _isatty(int file)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002158:	2301      	movs	r3, #1
}
 800215a:	4618      	mov	r0, r3
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr

08002164 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr

0800217c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002184:	4a14      	ldr	r2, [pc, #80]	@ (80021d8 <_sbrk+0x5c>)
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <_sbrk+0x60>)
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002190:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <_sbrk+0x64>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d102      	bne.n	800219e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002198:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <_sbrk+0x64>)
 800219a:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <_sbrk+0x68>)
 800219c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800219e:	4b10      	ldr	r3, [pc, #64]	@ (80021e0 <_sbrk+0x64>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d207      	bcs.n	80021bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021ac:	f003 fb8a 	bl	80058c4 <__errno>
 80021b0:	4603      	mov	r3, r0
 80021b2:	220c      	movs	r2, #12
 80021b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021b6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ba:	e009      	b.n	80021d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021bc:	4b08      	ldr	r3, [pc, #32]	@ (80021e0 <_sbrk+0x64>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021c2:	4b07      	ldr	r3, [pc, #28]	@ (80021e0 <_sbrk+0x64>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4413      	add	r3, r2
 80021ca:	4a05      	ldr	r2, [pc, #20]	@ (80021e0 <_sbrk+0x64>)
 80021cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ce:	68fb      	ldr	r3, [r7, #12]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20005000 	.word	0x20005000
 80021dc:	00000400 	.word	0x00000400
 80021e0:	20000804 	.word	0x20000804
 80021e4:	20000958 	.word	0x20000958

080021e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021f4:	f7ff fff8 	bl	80021e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f8:	480b      	ldr	r0, [pc, #44]	@ (8002228 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021fa:	490c      	ldr	r1, [pc, #48]	@ (800222c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021fc:	4a0c      	ldr	r2, [pc, #48]	@ (8002230 <LoopFillZerobss+0x16>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a09      	ldr	r2, [pc, #36]	@ (8002234 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002210:	4c09      	ldr	r4, [pc, #36]	@ (8002238 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800221e:	f003 fb57 	bl	80058d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002222:	f7ff faf9 	bl	8001818 <main>
  bx lr
 8002226:	4770      	bx	lr
  ldr r0, =_sdata
 8002228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800222c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002230:	08007ef4 	.word	0x08007ef4
  ldr r2, =_sbss
 8002234:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8002238:	20000958 	.word	0x20000958

0800223c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800223c:	e7fe      	b.n	800223c <ADC1_2_IRQHandler>
	...

08002240 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <HAL_Init+0x28>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a07      	ldr	r2, [pc, #28]	@ (8002268 <HAL_Init+0x28>)
 800224a:	f043 0310 	orr.w	r3, r3, #16
 800224e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002250:	2003      	movs	r0, #3
 8002252:	f000 fd73 	bl	8002d3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002256:	200f      	movs	r0, #15
 8002258:	f000 f808 	bl	800226c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800225c:	f7ff fdea 	bl	8001e34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40022000 	.word	0x40022000

0800226c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <HAL_InitTick+0x54>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_InitTick+0x58>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	4619      	mov	r1, r3
 800227e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002282:	fbb3 f3f1 	udiv	r3, r3, r1
 8002286:	fbb2 f3f3 	udiv	r3, r2, r3
 800228a:	4618      	mov	r0, r3
 800228c:	f000 fd8b 	bl	8002da6 <HAL_SYSTICK_Config>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e00e      	b.n	80022b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b0f      	cmp	r3, #15
 800229e:	d80a      	bhi.n	80022b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a0:	2200      	movs	r2, #0
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	f04f 30ff 	mov.w	r0, #4294967295
 80022a8:	f000 fd53 	bl	8002d52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022ac:	4a06      	ldr	r2, [pc, #24]	@ (80022c8 <HAL_InitTick+0x5c>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e000      	b.n	80022b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000028 	.word	0x20000028
 80022c4:	20000030 	.word	0x20000030
 80022c8:	2000002c 	.word	0x2000002c

080022cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d0:	4b05      	ldr	r3, [pc, #20]	@ (80022e8 <HAL_IncTick+0x1c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b05      	ldr	r3, [pc, #20]	@ (80022ec <HAL_IncTick+0x20>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4413      	add	r3, r2
 80022dc:	4a03      	ldr	r2, [pc, #12]	@ (80022ec <HAL_IncTick+0x20>)
 80022de:	6013      	str	r3, [r2, #0]
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	20000030 	.word	0x20000030
 80022ec:	20000808 	.word	0x20000808

080022f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return uwTick;
 80022f4:	4b02      	ldr	r3, [pc, #8]	@ (8002300 <HAL_GetTick+0x10>)
 80022f6:	681b      	ldr	r3, [r3, #0]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr
 8002300:	20000808 	.word	0x20000808

08002304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800230c:	f7ff fff0 	bl	80022f0 <HAL_GetTick>
 8002310:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231c:	d005      	beq.n	800232a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800231e:	4b0a      	ldr	r3, [pc, #40]	@ (8002348 <HAL_Delay+0x44>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	461a      	mov	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	4413      	add	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800232a:	bf00      	nop
 800232c:	f7ff ffe0 	bl	80022f0 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	429a      	cmp	r2, r3
 800233a:	d8f7      	bhi.n	800232c <HAL_Delay+0x28>
  {
  }
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000030 	.word	0x20000030

0800234c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002354:	2300      	movs	r3, #0
 8002356:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800235c:	2300      	movs	r3, #0
 800235e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e0be      	b.n	80024ec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002378:	2b00      	cmp	r3, #0
 800237a:	d109      	bne.n	8002390 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff fd84 	bl	8001e98 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 fbc5 	bl	8002b20 <ADC_ConversionStop_Disable>
 8002396:	4603      	mov	r3, r0
 8002398:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239e:	f003 0310 	and.w	r3, r3, #16
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f040 8099 	bne.w	80024da <HAL_ADC_Init+0x18e>
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f040 8095 	bne.w	80024da <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023b8:	f023 0302 	bic.w	r3, r3, #2
 80023bc:	f043 0202 	orr.w	r2, r3, #2
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023cc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	7b1b      	ldrb	r3, [r3, #12]
 80023d2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023d4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	4313      	orrs	r3, r2
 80023da:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e4:	d003      	beq.n	80023ee <HAL_ADC_Init+0xa2>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d102      	bne.n	80023f4 <HAL_ADC_Init+0xa8>
 80023ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023f2:	e000      	b.n	80023f6 <HAL_ADC_Init+0xaa>
 80023f4:	2300      	movs	r3, #0
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	7d1b      	ldrb	r3, [r3, #20]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d119      	bne.n	8002438 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7b1b      	ldrb	r3, [r3, #12]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d109      	bne.n	8002420 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	3b01      	subs	r3, #1
 8002412:	035a      	lsls	r2, r3, #13
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	e00b      	b.n	8002438 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002424:	f043 0220 	orr.w	r2, r3, #32
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002430:	f043 0201 	orr.w	r2, r3, #1
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	430a      	orrs	r2, r1
 800244a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	4b28      	ldr	r3, [pc, #160]	@ (80024f4 <HAL_ADC_Init+0x1a8>)
 8002454:	4013      	ands	r3, r2
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	430b      	orrs	r3, r1
 800245e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002468:	d003      	beq.n	8002472 <HAL_ADC_Init+0x126>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d104      	bne.n	800247c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	3b01      	subs	r3, #1
 8002478:	051b      	lsls	r3, r3, #20
 800247a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002482:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	430a      	orrs	r2, r1
 800248e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	4b18      	ldr	r3, [pc, #96]	@ (80024f8 <HAL_ADC_Init+0x1ac>)
 8002498:	4013      	ands	r3, r2
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	429a      	cmp	r2, r3
 800249e:	d10b      	bne.n	80024b8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024aa:	f023 0303 	bic.w	r3, r3, #3
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024b6:	e018      	b.n	80024ea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024bc:	f023 0312 	bic.w	r3, r3, #18
 80024c0:	f043 0210 	orr.w	r2, r3, #16
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024cc:	f043 0201 	orr.w	r2, r3, #1
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024d8:	e007      	b.n	80024ea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024de:	f043 0210 	orr.w	r2, r3, #16
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	ffe1f7fd 	.word	0xffe1f7fd
 80024f8:	ff1f0efe 	.word	0xff1f0efe

080024fc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800250e:	2b01      	cmp	r3, #1
 8002510:	d101      	bne.n	8002516 <HAL_ADC_Start+0x1a>
 8002512:	2302      	movs	r3, #2
 8002514:	e098      	b.n	8002648 <HAL_ADC_Start+0x14c>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 faa4 	bl	8002a6c <ADC_Enable>
 8002524:	4603      	mov	r3, r0
 8002526:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	2b00      	cmp	r3, #0
 800252c:	f040 8087 	bne.w	800263e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002534:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002538:	f023 0301 	bic.w	r3, r3, #1
 800253c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a41      	ldr	r2, [pc, #260]	@ (8002650 <HAL_ADC_Start+0x154>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d105      	bne.n	800255a <HAL_ADC_Start+0x5e>
 800254e:	4b41      	ldr	r3, [pc, #260]	@ (8002654 <HAL_ADC_Start+0x158>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d115      	bne.n	8002586 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002570:	2b00      	cmp	r3, #0
 8002572:	d026      	beq.n	80025c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800257c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002584:	e01d      	b.n	80025c2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a2f      	ldr	r2, [pc, #188]	@ (8002654 <HAL_ADC_Start+0x158>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d004      	beq.n	80025a6 <HAL_ADC_Start+0xaa>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002650 <HAL_ADC_Start+0x154>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d10d      	bne.n	80025c2 <HAL_ADC_Start+0xc6>
 80025a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002654 <HAL_ADC_Start+0x158>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025ba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d006      	beq.n	80025dc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d2:	f023 0206 	bic.w	r2, r3, #6
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025da:	e002      	b.n	80025e2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f06f 0202 	mvn.w	r2, #2
 80025f2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025fe:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002602:	d113      	bne.n	800262c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002608:	4a11      	ldr	r2, [pc, #68]	@ (8002650 <HAL_ADC_Start+0x154>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d105      	bne.n	800261a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800260e:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <HAL_ADC_Start+0x158>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002616:	2b00      	cmp	r3, #0
 8002618:	d108      	bne.n	800262c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002628:	609a      	str	r2, [r3, #8]
 800262a:	e00c      	b.n	8002646 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800263a:	609a      	str	r2, [r3, #8]
 800263c:	e003      	b.n	8002646 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002646:	7bfb      	ldrb	r3, [r7, #15]
}
 8002648:	4618      	mov	r0, r3
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40012800 	.word	0x40012800
 8002654:	40012400 	.word	0x40012400

08002658 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800266e:	f7ff fe3f 	bl	80022f0 <HAL_GetTick>
 8002672:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00b      	beq.n	800269a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002686:	f043 0220 	orr.w	r2, r3, #32
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e0d3      	b.n	8002842 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d131      	bne.n	800270c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ae:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d12a      	bne.n	800270c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026b6:	e021      	b.n	80026fc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026be:	d01d      	beq.n	80026fc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d007      	beq.n	80026d6 <HAL_ADC_PollForConversion+0x7e>
 80026c6:	f7ff fe13 	bl	80022f0 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d212      	bcs.n	80026fc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10b      	bne.n	80026fc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e8:	f043 0204 	orr.w	r2, r3, #4
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e0a2      	b.n	8002842 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0d6      	beq.n	80026b8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800270a:	e070      	b.n	80027ee <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800270c:	4b4f      	ldr	r3, [pc, #316]	@ (800284c <HAL_ADC_PollForConversion+0x1f4>)
 800270e:	681c      	ldr	r4, [r3, #0]
 8002710:	2002      	movs	r0, #2
 8002712:	f001 fa57 	bl	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002716:	4603      	mov	r3, r0
 8002718:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6919      	ldr	r1, [r3, #16]
 8002722:	4b4b      	ldr	r3, [pc, #300]	@ (8002850 <HAL_ADC_PollForConversion+0x1f8>)
 8002724:	400b      	ands	r3, r1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d118      	bne.n	800275c <HAL_ADC_PollForConversion+0x104>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68d9      	ldr	r1, [r3, #12]
 8002730:	4b48      	ldr	r3, [pc, #288]	@ (8002854 <HAL_ADC_PollForConversion+0x1fc>)
 8002732:	400b      	ands	r3, r1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d111      	bne.n	800275c <HAL_ADC_PollForConversion+0x104>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6919      	ldr	r1, [r3, #16]
 800273e:	4b46      	ldr	r3, [pc, #280]	@ (8002858 <HAL_ADC_PollForConversion+0x200>)
 8002740:	400b      	ands	r3, r1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d108      	bne.n	8002758 <HAL_ADC_PollForConversion+0x100>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68d9      	ldr	r1, [r3, #12]
 800274c:	4b43      	ldr	r3, [pc, #268]	@ (800285c <HAL_ADC_PollForConversion+0x204>)
 800274e:	400b      	ands	r3, r1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_ADC_PollForConversion+0x100>
 8002754:	2314      	movs	r3, #20
 8002756:	e020      	b.n	800279a <HAL_ADC_PollForConversion+0x142>
 8002758:	2329      	movs	r3, #41	@ 0x29
 800275a:	e01e      	b.n	800279a <HAL_ADC_PollForConversion+0x142>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6919      	ldr	r1, [r3, #16]
 8002762:	4b3d      	ldr	r3, [pc, #244]	@ (8002858 <HAL_ADC_PollForConversion+0x200>)
 8002764:	400b      	ands	r3, r1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_ADC_PollForConversion+0x120>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68d9      	ldr	r1, [r3, #12]
 8002770:	4b3a      	ldr	r3, [pc, #232]	@ (800285c <HAL_ADC_PollForConversion+0x204>)
 8002772:	400b      	ands	r3, r1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00d      	beq.n	8002794 <HAL_ADC_PollForConversion+0x13c>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6919      	ldr	r1, [r3, #16]
 800277e:	4b38      	ldr	r3, [pc, #224]	@ (8002860 <HAL_ADC_PollForConversion+0x208>)
 8002780:	400b      	ands	r3, r1
 8002782:	2b00      	cmp	r3, #0
 8002784:	d108      	bne.n	8002798 <HAL_ADC_PollForConversion+0x140>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68d9      	ldr	r1, [r3, #12]
 800278c:	4b34      	ldr	r3, [pc, #208]	@ (8002860 <HAL_ADC_PollForConversion+0x208>)
 800278e:	400b      	ands	r3, r1
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <HAL_ADC_PollForConversion+0x140>
 8002794:	2354      	movs	r3, #84	@ 0x54
 8002796:	e000      	b.n	800279a <HAL_ADC_PollForConversion+0x142>
 8002798:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027a0:	e021      	b.n	80027e6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a8:	d01a      	beq.n	80027e0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d007      	beq.n	80027c0 <HAL_ADC_PollForConversion+0x168>
 80027b0:	f7ff fd9e 	bl	80022f0 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d20f      	bcs.n	80027e0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d90b      	bls.n	80027e0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027cc:	f043 0204 	orr.w	r2, r3, #4
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e030      	b.n	8002842 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	3301      	adds	r3, #1
 80027e4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d8d9      	bhi.n	80027a2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f06f 0212 	mvn.w	r2, #18
 80027f6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800280e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002812:	d115      	bne.n	8002840 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002818:	2b00      	cmp	r3, #0
 800281a:	d111      	bne.n	8002840 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d105      	bne.n	8002840 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002838:	f043 0201 	orr.w	r2, r3, #1
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	371c      	adds	r7, #28
 8002846:	46bd      	mov	sp, r7
 8002848:	bd90      	pop	{r4, r7, pc}
 800284a:	bf00      	nop
 800284c:	20000028 	.word	0x20000028
 8002850:	24924924 	.word	0x24924924
 8002854:	00924924 	.word	0x00924924
 8002858:	12492492 	.word	0x12492492
 800285c:	00492492 	.word	0x00492492
 8002860:	00249249 	.word	0x00249249

08002864 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002894:	2b01      	cmp	r3, #1
 8002896:	d101      	bne.n	800289c <HAL_ADC_ConfigChannel+0x20>
 8002898:	2302      	movs	r3, #2
 800289a:	e0dc      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x1da>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b06      	cmp	r3, #6
 80028aa:	d81c      	bhi.n	80028e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	4613      	mov	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4413      	add	r3, r2
 80028bc:	3b05      	subs	r3, #5
 80028be:	221f      	movs	r2, #31
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	4019      	ands	r1, r3
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	3b05      	subs	r3, #5
 80028d8:	fa00 f203 	lsl.w	r2, r0, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80028e4:	e03c      	b.n	8002960 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d81c      	bhi.n	8002928 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	3b23      	subs	r3, #35	@ 0x23
 8002900:	221f      	movs	r2, #31
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	4019      	ands	r1, r3
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	3b23      	subs	r3, #35	@ 0x23
 800291a:	fa00 f203 	lsl.w	r2, r0, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	631a      	str	r2, [r3, #48]	@ 0x30
 8002926:	e01b      	b.n	8002960 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	3b41      	subs	r3, #65	@ 0x41
 800293a:	221f      	movs	r2, #31
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	4019      	ands	r1, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6818      	ldr	r0, [r3, #0]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	4413      	add	r3, r2
 8002952:	3b41      	subs	r3, #65	@ 0x41
 8002954:	fa00 f203 	lsl.w	r2, r0, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b09      	cmp	r3, #9
 8002966:	d91c      	bls.n	80029a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68d9      	ldr	r1, [r3, #12]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4613      	mov	r3, r2
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	4413      	add	r3, r2
 8002978:	3b1e      	subs	r3, #30
 800297a:	2207      	movs	r2, #7
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	4019      	ands	r1, r3
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	6898      	ldr	r0, [r3, #8]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	3b1e      	subs	r3, #30
 8002994:	fa00 f203 	lsl.w	r2, r0, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	60da      	str	r2, [r3, #12]
 80029a0:	e019      	b.n	80029d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6919      	ldr	r1, [r3, #16]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4613      	mov	r3, r2
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	4413      	add	r3, r2
 80029b2:	2207      	movs	r2, #7
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	4019      	ands	r1, r3
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	6898      	ldr	r0, [r3, #8]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	fa00 f203 	lsl.w	r2, r0, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b10      	cmp	r3, #16
 80029dc:	d003      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029e2:	2b11      	cmp	r3, #17
 80029e4:	d132      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002a60 <HAL_ADC_ConfigChannel+0x1e4>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d125      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d126      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a0c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2b10      	cmp	r3, #16
 8002a14:	d11a      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a16:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a13      	ldr	r2, [pc, #76]	@ (8002a68 <HAL_ADC_ConfigChannel+0x1ec>)
 8002a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a20:	0c9a      	lsrs	r2, r3, #18
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a2c:	e002      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f9      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x1b2>
 8002a3a:	e007      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	40012400 	.word	0x40012400
 8002a64:	20000028 	.word	0x20000028
 8002a68:	431bde83 	.word	0x431bde83

08002a6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d040      	beq.n	8002b0c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 0201 	orr.w	r2, r2, #1
 8002a98:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b18 <ADC_Enable+0xac>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b1c <ADC_Enable+0xb0>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	0c9b      	lsrs	r3, r3, #18
 8002aa6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002aa8:	e002      	b.n	8002ab0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f9      	bne.n	8002aaa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ab6:	f7ff fc1b 	bl	80022f0 <HAL_GetTick>
 8002aba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002abc:	e01f      	b.n	8002afe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002abe:	f7ff fc17 	bl	80022f0 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d918      	bls.n	8002afe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d011      	beq.n	8002afe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	f043 0210 	orr.w	r2, r3, #16
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	f043 0201 	orr.w	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e007      	b.n	8002b0e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d1d8      	bne.n	8002abe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000028 	.word	0x20000028
 8002b1c:	431bde83 	.word	0x431bde83

08002b20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d12e      	bne.n	8002b98 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0201 	bic.w	r2, r2, #1
 8002b48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b4a:	f7ff fbd1 	bl	80022f0 <HAL_GetTick>
 8002b4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b50:	e01b      	b.n	8002b8a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b52:	f7ff fbcd 	bl	80022f0 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d914      	bls.n	8002b8a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d10d      	bne.n	8002b8a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b72:	f043 0210 	orr.w	r2, r3, #16
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	f043 0201 	orr.w	r2, r3, #1
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e007      	b.n	8002b9a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 0301 	and.w	r3, r3, #1
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d0dc      	beq.n	8002b52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bd6:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	60d3      	str	r3, [r2, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bf0:	4b04      	ldr	r3, [pc, #16]	@ (8002c04 <__NVIC_GetPriorityGrouping+0x18>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	0a1b      	lsrs	r3, r3, #8
 8002bf6:	f003 0307 	and.w	r3, r3, #7
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	db0b      	blt.n	8002c32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	f003 021f 	and.w	r2, r3, #31
 8002c20:	4906      	ldr	r1, [pc, #24]	@ (8002c3c <__NVIC_EnableIRQ+0x34>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	2001      	movs	r0, #1
 8002c2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	e000e100 	.word	0xe000e100

08002c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	6039      	str	r1, [r7, #0]
 8002c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	db0a      	blt.n	8002c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	490c      	ldr	r1, [pc, #48]	@ (8002c8c <__NVIC_SetPriority+0x4c>)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	0112      	lsls	r2, r2, #4
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	440b      	add	r3, r1
 8002c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c68:	e00a      	b.n	8002c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	4908      	ldr	r1, [pc, #32]	@ (8002c90 <__NVIC_SetPriority+0x50>)
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	3b04      	subs	r3, #4
 8002c78:	0112      	lsls	r2, r2, #4
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	761a      	strb	r2, [r3, #24]
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000e100 	.word	0xe000e100
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b089      	sub	sp, #36	@ 0x24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	f1c3 0307 	rsb	r3, r3, #7
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	bf28      	it	cs
 8002cb2:	2304      	movcs	r3, #4
 8002cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	2b06      	cmp	r3, #6
 8002cbc:	d902      	bls.n	8002cc4 <NVIC_EncodePriority+0x30>
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	3b03      	subs	r3, #3
 8002cc2:	e000      	b.n	8002cc6 <NVIC_EncodePriority+0x32>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43da      	mvns	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	43d9      	mvns	r1, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cec:	4313      	orrs	r3, r2
         );
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3724      	adds	r7, #36	@ 0x24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr

08002cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d08:	d301      	bcc.n	8002d0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e00f      	b.n	8002d2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d38 <SysTick_Config+0x40>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d16:	210f      	movs	r1, #15
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	f7ff ff90 	bl	8002c40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d20:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <SysTick_Config+0x40>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d26:	4b04      	ldr	r3, [pc, #16]	@ (8002d38 <SysTick_Config+0x40>)
 8002d28:	2207      	movs	r2, #7
 8002d2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	e000e010 	.word	0xe000e010

08002d3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff ff2d 	bl	8002ba4 <__NVIC_SetPriorityGrouping>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b086      	sub	sp, #24
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d64:	f7ff ff42 	bl	8002bec <__NVIC_GetPriorityGrouping>
 8002d68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	6978      	ldr	r0, [r7, #20]
 8002d70:	f7ff ff90 	bl	8002c94 <NVIC_EncodePriority>
 8002d74:	4602      	mov	r2, r0
 8002d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff ff5f 	bl	8002c40 <__NVIC_SetPriority>
}
 8002d82:	bf00      	nop
 8002d84:	3718      	adds	r7, #24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b082      	sub	sp, #8
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	4603      	mov	r3, r0
 8002d92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff ff35 	bl	8002c08 <__NVIC_EnableIRQ>
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff ffa2 	bl	8002cf8 <SysTick_Config>
 8002db4:	4603      	mov	r3, r0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
	...

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b08b      	sub	sp, #44	@ 0x2c
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dd2:	e169      	b.n	80030a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	4013      	ands	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	f040 8158 	bne.w	80030a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	4a9a      	ldr	r2, [pc, #616]	@ (8003060 <HAL_GPIO_Init+0x2a0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d05e      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002dfc:	4a98      	ldr	r2, [pc, #608]	@ (8003060 <HAL_GPIO_Init+0x2a0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d875      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e02:	4a98      	ldr	r2, [pc, #608]	@ (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d058      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e08:	4a96      	ldr	r2, [pc, #600]	@ (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d86f      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e0e:	4a96      	ldr	r2, [pc, #600]	@ (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d052      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e14:	4a94      	ldr	r2, [pc, #592]	@ (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d869      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e1a:	4a94      	ldr	r2, [pc, #592]	@ (800306c <HAL_GPIO_Init+0x2ac>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d04c      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e20:	4a92      	ldr	r2, [pc, #584]	@ (800306c <HAL_GPIO_Init+0x2ac>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d863      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e26:	4a92      	ldr	r2, [pc, #584]	@ (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d046      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e2c:	4a90      	ldr	r2, [pc, #576]	@ (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d85d      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e32:	2b12      	cmp	r3, #18
 8002e34:	d82a      	bhi.n	8002e8c <HAL_GPIO_Init+0xcc>
 8002e36:	2b12      	cmp	r3, #18
 8002e38:	d859      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e40 <HAL_GPIO_Init+0x80>)
 8002e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e40:	08002ebb 	.word	0x08002ebb
 8002e44:	08002e95 	.word	0x08002e95
 8002e48:	08002ea7 	.word	0x08002ea7
 8002e4c:	08002ee9 	.word	0x08002ee9
 8002e50:	08002eef 	.word	0x08002eef
 8002e54:	08002eef 	.word	0x08002eef
 8002e58:	08002eef 	.word	0x08002eef
 8002e5c:	08002eef 	.word	0x08002eef
 8002e60:	08002eef 	.word	0x08002eef
 8002e64:	08002eef 	.word	0x08002eef
 8002e68:	08002eef 	.word	0x08002eef
 8002e6c:	08002eef 	.word	0x08002eef
 8002e70:	08002eef 	.word	0x08002eef
 8002e74:	08002eef 	.word	0x08002eef
 8002e78:	08002eef 	.word	0x08002eef
 8002e7c:	08002eef 	.word	0x08002eef
 8002e80:	08002eef 	.word	0x08002eef
 8002e84:	08002e9d 	.word	0x08002e9d
 8002e88:	08002eb1 	.word	0x08002eb1
 8002e8c:	4a79      	ldr	r2, [pc, #484]	@ (8003074 <HAL_GPIO_Init+0x2b4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d013      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e92:	e02c      	b.n	8002eee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	623b      	str	r3, [r7, #32]
          break;
 8002e9a:	e029      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	623b      	str	r3, [r7, #32]
          break;
 8002ea4:	e024      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	3308      	adds	r3, #8
 8002eac:	623b      	str	r3, [r7, #32]
          break;
 8002eae:	e01f      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	623b      	str	r3, [r7, #32]
          break;
 8002eb8:	e01a      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d102      	bne.n	8002ec8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	623b      	str	r3, [r7, #32]
          break;
 8002ec6:	e013      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d105      	bne.n	8002edc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ed0:	2308      	movs	r3, #8
 8002ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	611a      	str	r2, [r3, #16]
          break;
 8002eda:	e009      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002edc:	2308      	movs	r3, #8
 8002ede:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	615a      	str	r2, [r3, #20]
          break;
 8002ee6:	e003      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
          break;
 8002eec:	e000      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          break;
 8002eee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	2bff      	cmp	r3, #255	@ 0xff
 8002ef4:	d801      	bhi.n	8002efa <HAL_GPIO_Init+0x13a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	e001      	b.n	8002efe <HAL_GPIO_Init+0x13e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	2bff      	cmp	r3, #255	@ 0xff
 8002f04:	d802      	bhi.n	8002f0c <HAL_GPIO_Init+0x14c>
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	e002      	b.n	8002f12 <HAL_GPIO_Init+0x152>
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0e:	3b08      	subs	r3, #8
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	210f      	movs	r1, #15
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	401a      	ands	r2, r3
 8002f24:	6a39      	ldr	r1, [r7, #32]
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 80b1 	beq.w	80030a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f40:	4b4d      	ldr	r3, [pc, #308]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	4a4c      	ldr	r2, [pc, #304]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	6193      	str	r3, [r2, #24]
 8002f4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f58:	4a48      	ldr	r2, [pc, #288]	@ (800307c <HAL_GPIO_Init+0x2bc>)
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a40      	ldr	r2, [pc, #256]	@ (8003080 <HAL_GPIO_Init+0x2c0>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d013      	beq.n	8002fac <HAL_GPIO_Init+0x1ec>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a3f      	ldr	r2, [pc, #252]	@ (8003084 <HAL_GPIO_Init+0x2c4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_GPIO_Init+0x1e8>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a3e      	ldr	r2, [pc, #248]	@ (8003088 <HAL_GPIO_Init+0x2c8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d007      	beq.n	8002fa4 <HAL_GPIO_Init+0x1e4>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a3d      	ldr	r2, [pc, #244]	@ (800308c <HAL_GPIO_Init+0x2cc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d101      	bne.n	8002fa0 <HAL_GPIO_Init+0x1e0>
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e006      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	e004      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fac:	2300      	movs	r3, #0
 8002fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb0:	f002 0203 	and.w	r2, r2, #3
 8002fb4:	0092      	lsls	r2, r2, #2
 8002fb6:	4093      	lsls	r3, r2
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fbe:	492f      	ldr	r1, [pc, #188]	@ (800307c <HAL_GPIO_Init+0x2bc>)
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d006      	beq.n	8002fe6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	492c      	ldr	r1, [pc, #176]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	608b      	str	r3, [r1, #8]
 8002fe4:	e006      	b.n	8002ff4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	4928      	ldr	r1, [pc, #160]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003000:	4b23      	ldr	r3, [pc, #140]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	4922      	ldr	r1, [pc, #136]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	60cb      	str	r3, [r1, #12]
 800300c:	e006      	b.n	800301c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800300e:	4b20      	ldr	r3, [pc, #128]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	43db      	mvns	r3, r3
 8003016:	491e      	ldr	r1, [pc, #120]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003018:	4013      	ands	r3, r2
 800301a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003028:	4b19      	ldr	r3, [pc, #100]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	4918      	ldr	r1, [pc, #96]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	604b      	str	r3, [r1, #4]
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003036:	4b16      	ldr	r3, [pc, #88]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	43db      	mvns	r3, r3
 800303e:	4914      	ldr	r1, [pc, #80]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003040:	4013      	ands	r3, r2
 8003042:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d021      	beq.n	8003094 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003050:	4b0f      	ldr	r3, [pc, #60]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	490e      	ldr	r1, [pc, #56]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	600b      	str	r3, [r1, #0]
 800305c:	e021      	b.n	80030a2 <HAL_GPIO_Init+0x2e2>
 800305e:	bf00      	nop
 8003060:	10320000 	.word	0x10320000
 8003064:	10310000 	.word	0x10310000
 8003068:	10220000 	.word	0x10220000
 800306c:	10210000 	.word	0x10210000
 8003070:	10120000 	.word	0x10120000
 8003074:	10110000 	.word	0x10110000
 8003078:	40021000 	.word	0x40021000
 800307c:	40010000 	.word	0x40010000
 8003080:	40010800 	.word	0x40010800
 8003084:	40010c00 	.word	0x40010c00
 8003088:	40011000 	.word	0x40011000
 800308c:	40011400 	.word	0x40011400
 8003090:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_GPIO_Init+0x304>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	43db      	mvns	r3, r3
 800309c:	4909      	ldr	r1, [pc, #36]	@ (80030c4 <HAL_GPIO_Init+0x304>)
 800309e:	4013      	ands	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	3301      	adds	r3, #1
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f47f ae8e 	bne.w	8002dd4 <HAL_GPIO_Init+0x14>
  }
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	372c      	adds	r7, #44	@ 0x2c
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr
 80030c4:	40010400 	.word	0x40010400

080030c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	887b      	ldrh	r3, [r7, #2]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030e0:	2301      	movs	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
 80030e4:	e001      	b.n	80030ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]
 8003102:	4613      	mov	r3, r2
 8003104:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003106:	787b      	ldrb	r3, [r7, #1]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310c:	887a      	ldrh	r2, [r7, #2]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003112:	e003      	b.n	800311c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	041a      	lsls	r2, r3, #16
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	611a      	str	r2, [r3, #16]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
	...

08003128 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003132:	4b08      	ldr	r3, [pc, #32]	@ (8003154 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	88fb      	ldrh	r3, [r7, #6]
 8003138:	4013      	ands	r3, r2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d006      	beq.n	800314c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800313e:	4a05      	ldr	r2, [pc, #20]	@ (8003154 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003140:	88fb      	ldrh	r3, [r7, #6]
 8003142:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003144:	88fb      	ldrh	r3, [r7, #6]
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe fb54 	bl	80017f4 <HAL_GPIO_EXTI_Callback>
  }
}
 800314c:	bf00      	nop
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40010400 	.word	0x40010400

08003158 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e036      	b.n	80031d8 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003172:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f245 5255 	movw	r2, #21845	@ 0x5555
 800317c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6852      	ldr	r2, [r2, #4]
 8003186:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6892      	ldr	r2, [r2, #8]
 8003190:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003192:	f7ff f8ad 	bl	80022f0 <HAL_GetTick>
 8003196:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003198:	e011      	b.n	80031be <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800319a:	f7ff f8a9 	bl	80022f0 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	f241 323c 	movw	r2, #4924	@ 0x133c
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d908      	bls.n	80031be <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e00c      	b.n	80031d8 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1e6      	bne.n	800319a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80031d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80031f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr
	...

08003200 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	460b      	mov	r3, r1
 800320a:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800320c:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <HAL_PWR_EnterSLEEPMode+0x34>)
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	4a08      	ldr	r2, [pc, #32]	@ (8003234 <HAL_PWR_EnterSLEEPMode+0x34>)
 8003212:	f023 0304 	bic.w	r3, r3, #4
 8003216:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003218:	78fb      	ldrb	r3, [r7, #3]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d101      	bne.n	8003222 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800321e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003220:	e002      	b.n	8003228 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8003222:	bf40      	sev
    __WFE();
 8003224:	bf20      	wfe
    __WFE();
 8003226:	bf20      	wfe
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	e000ed00 	.word	0xe000ed00

08003238 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e272      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 8087 	beq.w	8003366 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003258:	4b92      	ldr	r3, [pc, #584]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 030c 	and.w	r3, r3, #12
 8003260:	2b04      	cmp	r3, #4
 8003262:	d00c      	beq.n	800327e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003264:	4b8f      	ldr	r3, [pc, #572]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 030c 	and.w	r3, r3, #12
 800326c:	2b08      	cmp	r3, #8
 800326e:	d112      	bne.n	8003296 <HAL_RCC_OscConfig+0x5e>
 8003270:	4b8c      	ldr	r3, [pc, #560]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800327c:	d10b      	bne.n	8003296 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800327e:	4b89      	ldr	r3, [pc, #548]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d06c      	beq.n	8003364 <HAL_RCC_OscConfig+0x12c>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d168      	bne.n	8003364 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e24c      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800329e:	d106      	bne.n	80032ae <HAL_RCC_OscConfig+0x76>
 80032a0:	4b80      	ldr	r3, [pc, #512]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a7f      	ldr	r2, [pc, #508]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032aa:	6013      	str	r3, [r2, #0]
 80032ac:	e02e      	b.n	800330c <HAL_RCC_OscConfig+0xd4>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCC_OscConfig+0x98>
 80032b6:	4b7b      	ldr	r3, [pc, #492]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a7a      	ldr	r2, [pc, #488]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	4b78      	ldr	r3, [pc, #480]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a77      	ldr	r2, [pc, #476]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032cc:	6013      	str	r3, [r2, #0]
 80032ce:	e01d      	b.n	800330c <HAL_RCC_OscConfig+0xd4>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032d8:	d10c      	bne.n	80032f4 <HAL_RCC_OscConfig+0xbc>
 80032da:	4b72      	ldr	r3, [pc, #456]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a71      	ldr	r2, [pc, #452]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032e4:	6013      	str	r3, [r2, #0]
 80032e6:	4b6f      	ldr	r3, [pc, #444]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a6e      	ldr	r2, [pc, #440]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	e00b      	b.n	800330c <HAL_RCC_OscConfig+0xd4>
 80032f4:	4b6b      	ldr	r3, [pc, #428]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a6a      	ldr	r2, [pc, #424]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80032fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032fe:	6013      	str	r3, [r2, #0]
 8003300:	4b68      	ldr	r3, [pc, #416]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a67      	ldr	r2, [pc, #412]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003306:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800330a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d013      	beq.n	800333c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003314:	f7fe ffec 	bl	80022f0 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800331c:	f7fe ffe8 	bl	80022f0 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b64      	cmp	r3, #100	@ 0x64
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e200      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332e:	4b5d      	ldr	r3, [pc, #372]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0f0      	beq.n	800331c <HAL_RCC_OscConfig+0xe4>
 800333a:	e014      	b.n	8003366 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333c:	f7fe ffd8 	bl	80022f0 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003344:	f7fe ffd4 	bl	80022f0 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b64      	cmp	r3, #100	@ 0x64
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e1ec      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003356:	4b53      	ldr	r3, [pc, #332]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f0      	bne.n	8003344 <HAL_RCC_OscConfig+0x10c>
 8003362:	e000      	b.n	8003366 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003364:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d063      	beq.n	800343a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003372:	4b4c      	ldr	r3, [pc, #304]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00b      	beq.n	8003396 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800337e:	4b49      	ldr	r3, [pc, #292]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 030c 	and.w	r3, r3, #12
 8003386:	2b08      	cmp	r3, #8
 8003388:	d11c      	bne.n	80033c4 <HAL_RCC_OscConfig+0x18c>
 800338a:	4b46      	ldr	r3, [pc, #280]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d116      	bne.n	80033c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003396:	4b43      	ldr	r3, [pc, #268]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d005      	beq.n	80033ae <HAL_RCC_OscConfig+0x176>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d001      	beq.n	80033ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e1c0      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ae:	4b3d      	ldr	r3, [pc, #244]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4939      	ldr	r1, [pc, #228]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033c2:	e03a      	b.n	800343a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d020      	beq.n	800340e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033cc:	4b36      	ldr	r3, [pc, #216]	@ (80034a8 <HAL_RCC_OscConfig+0x270>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d2:	f7fe ff8d 	bl	80022f0 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033da:	f7fe ff89 	bl	80022f0 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e1a1      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ec:	4b2d      	ldr	r3, [pc, #180]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f8:	4b2a      	ldr	r3, [pc, #168]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	4927      	ldr	r1, [pc, #156]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003408:	4313      	orrs	r3, r2
 800340a:	600b      	str	r3, [r1, #0]
 800340c:	e015      	b.n	800343a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800340e:	4b26      	ldr	r3, [pc, #152]	@ (80034a8 <HAL_RCC_OscConfig+0x270>)
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003414:	f7fe ff6c 	bl	80022f0 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800341c:	f7fe ff68 	bl	80022f0 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e180      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800342e:	4b1d      	ldr	r3, [pc, #116]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0308 	and.w	r3, r3, #8
 8003442:	2b00      	cmp	r3, #0
 8003444:	d03a      	beq.n	80034bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d019      	beq.n	8003482 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800344e:	4b17      	ldr	r3, [pc, #92]	@ (80034ac <HAL_RCC_OscConfig+0x274>)
 8003450:	2201      	movs	r2, #1
 8003452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003454:	f7fe ff4c 	bl	80022f0 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800345c:	f7fe ff48 	bl	80022f0 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e160      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800346e:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <HAL_RCC_OscConfig+0x26c>)
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800347a:	2001      	movs	r0, #1
 800347c:	f000 face 	bl	8003a1c <RCC_Delay>
 8003480:	e01c      	b.n	80034bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003482:	4b0a      	ldr	r3, [pc, #40]	@ (80034ac <HAL_RCC_OscConfig+0x274>)
 8003484:	2200      	movs	r2, #0
 8003486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003488:	f7fe ff32 	bl	80022f0 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800348e:	e00f      	b.n	80034b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003490:	f7fe ff2e 	bl	80022f0 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d908      	bls.n	80034b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e146      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000
 80034a8:	42420000 	.word	0x42420000
 80034ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034b0:	4b92      	ldr	r3, [pc, #584]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e9      	bne.n	8003490 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80a6 	beq.w	8003616 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ca:	2300      	movs	r3, #0
 80034cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ce:	4b8b      	ldr	r3, [pc, #556]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10d      	bne.n	80034f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034da:	4b88      	ldr	r3, [pc, #544]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	4a87      	ldr	r2, [pc, #540]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80034e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e4:	61d3      	str	r3, [r2, #28]
 80034e6:	4b85      	ldr	r3, [pc, #532]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ee:	60bb      	str	r3, [r7, #8]
 80034f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f2:	2301      	movs	r3, #1
 80034f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f6:	4b82      	ldr	r3, [pc, #520]	@ (8003700 <HAL_RCC_OscConfig+0x4c8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d118      	bne.n	8003534 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003502:	4b7f      	ldr	r3, [pc, #508]	@ (8003700 <HAL_RCC_OscConfig+0x4c8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a7e      	ldr	r2, [pc, #504]	@ (8003700 <HAL_RCC_OscConfig+0x4c8>)
 8003508:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800350c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800350e:	f7fe feef 	bl	80022f0 <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003514:	e008      	b.n	8003528 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003516:	f7fe feeb 	bl	80022f0 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b64      	cmp	r3, #100	@ 0x64
 8003522:	d901      	bls.n	8003528 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e103      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003528:	4b75      	ldr	r3, [pc, #468]	@ (8003700 <HAL_RCC_OscConfig+0x4c8>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0f0      	beq.n	8003516 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d106      	bne.n	800354a <HAL_RCC_OscConfig+0x312>
 800353c:	4b6f      	ldr	r3, [pc, #444]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	4a6e      	ldr	r2, [pc, #440]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003542:	f043 0301 	orr.w	r3, r3, #1
 8003546:	6213      	str	r3, [r2, #32]
 8003548:	e02d      	b.n	80035a6 <HAL_RCC_OscConfig+0x36e>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10c      	bne.n	800356c <HAL_RCC_OscConfig+0x334>
 8003552:	4b6a      	ldr	r3, [pc, #424]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	4a69      	ldr	r2, [pc, #420]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003558:	f023 0301 	bic.w	r3, r3, #1
 800355c:	6213      	str	r3, [r2, #32]
 800355e:	4b67      	ldr	r3, [pc, #412]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	4a66      	ldr	r2, [pc, #408]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003564:	f023 0304 	bic.w	r3, r3, #4
 8003568:	6213      	str	r3, [r2, #32]
 800356a:	e01c      	b.n	80035a6 <HAL_RCC_OscConfig+0x36e>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	2b05      	cmp	r3, #5
 8003572:	d10c      	bne.n	800358e <HAL_RCC_OscConfig+0x356>
 8003574:	4b61      	ldr	r3, [pc, #388]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	4a60      	ldr	r2, [pc, #384]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 800357a:	f043 0304 	orr.w	r3, r3, #4
 800357e:	6213      	str	r3, [r2, #32]
 8003580:	4b5e      	ldr	r3, [pc, #376]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	4a5d      	ldr	r2, [pc, #372]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	6213      	str	r3, [r2, #32]
 800358c:	e00b      	b.n	80035a6 <HAL_RCC_OscConfig+0x36e>
 800358e:	4b5b      	ldr	r3, [pc, #364]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	4a5a      	ldr	r2, [pc, #360]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003594:	f023 0301 	bic.w	r3, r3, #1
 8003598:	6213      	str	r3, [r2, #32]
 800359a:	4b58      	ldr	r3, [pc, #352]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	4a57      	ldr	r2, [pc, #348]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80035a0:	f023 0304 	bic.w	r3, r3, #4
 80035a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d015      	beq.n	80035da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ae:	f7fe fe9f 	bl	80022f0 <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b4:	e00a      	b.n	80035cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b6:	f7fe fe9b 	bl	80022f0 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e0b1      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035cc:	4b4b      	ldr	r3, [pc, #300]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0ee      	beq.n	80035b6 <HAL_RCC_OscConfig+0x37e>
 80035d8:	e014      	b.n	8003604 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035da:	f7fe fe89 	bl	80022f0 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035e0:	e00a      	b.n	80035f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e2:	f7fe fe85 	bl	80022f0 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e09b      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035f8:	4b40      	ldr	r3, [pc, #256]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1ee      	bne.n	80035e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d105      	bne.n	8003616 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800360a:	4b3c      	ldr	r3, [pc, #240]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	4a3b      	ldr	r2, [pc, #236]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003610:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003614:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	2b00      	cmp	r3, #0
 800361c:	f000 8087 	beq.w	800372e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003620:	4b36      	ldr	r3, [pc, #216]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 030c 	and.w	r3, r3, #12
 8003628:	2b08      	cmp	r3, #8
 800362a:	d061      	beq.n	80036f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	2b02      	cmp	r3, #2
 8003632:	d146      	bne.n	80036c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003634:	4b33      	ldr	r3, [pc, #204]	@ (8003704 <HAL_RCC_OscConfig+0x4cc>)
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363a:	f7fe fe59 	bl	80022f0 <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003642:	f7fe fe55 	bl	80022f0 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e06d      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003654:	4b29      	ldr	r3, [pc, #164]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f0      	bne.n	8003642 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003668:	d108      	bne.n	800367c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800366a:	4b24      	ldr	r3, [pc, #144]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	4921      	ldr	r1, [pc, #132]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003678:	4313      	orrs	r3, r2
 800367a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800367c:	4b1f      	ldr	r3, [pc, #124]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a19      	ldr	r1, [r3, #32]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368c:	430b      	orrs	r3, r1
 800368e:	491b      	ldr	r1, [pc, #108]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 8003690:	4313      	orrs	r3, r2
 8003692:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003694:	4b1b      	ldr	r3, [pc, #108]	@ (8003704 <HAL_RCC_OscConfig+0x4cc>)
 8003696:	2201      	movs	r2, #1
 8003698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369a:	f7fe fe29 	bl	80022f0 <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a2:	f7fe fe25 	bl	80022f0 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e03d      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036b4:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f0      	beq.n	80036a2 <HAL_RCC_OscConfig+0x46a>
 80036c0:	e035      	b.n	800372e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036c2:	4b10      	ldr	r3, [pc, #64]	@ (8003704 <HAL_RCC_OscConfig+0x4cc>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c8:	f7fe fe12 	bl	80022f0 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d0:	f7fe fe0e 	bl	80022f0 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e026      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036e2:	4b06      	ldr	r3, [pc, #24]	@ (80036fc <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f0      	bne.n	80036d0 <HAL_RCC_OscConfig+0x498>
 80036ee:	e01e      	b.n	800372e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	69db      	ldr	r3, [r3, #28]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d107      	bne.n	8003708 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e019      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
 80036fc:	40021000 	.word	0x40021000
 8003700:	40007000 	.word	0x40007000
 8003704:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003708:	4b0b      	ldr	r3, [pc, #44]	@ (8003738 <HAL_RCC_OscConfig+0x500>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	429a      	cmp	r2, r3
 800371a:	d106      	bne.n	800372a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003726:	429a      	cmp	r2, r3
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40021000 	.word	0x40021000

0800373c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e0d0      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003750:	4b6a      	ldr	r3, [pc, #424]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0307 	and.w	r3, r3, #7
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	429a      	cmp	r2, r3
 800375c:	d910      	bls.n	8003780 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800375e:	4b67      	ldr	r3, [pc, #412]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f023 0207 	bic.w	r2, r3, #7
 8003766:	4965      	ldr	r1, [pc, #404]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	4313      	orrs	r3, r2
 800376c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800376e:	4b63      	ldr	r3, [pc, #396]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d001      	beq.n	8003780 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0b8      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d020      	beq.n	80037ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d005      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003798:	4b59      	ldr	r3, [pc, #356]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	4a58      	ldr	r2, [pc, #352]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 800379e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80037a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037b0:	4b53      	ldr	r3, [pc, #332]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	4a52      	ldr	r2, [pc, #328]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80037b6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80037ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037bc:	4b50      	ldr	r3, [pc, #320]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	494d      	ldr	r1, [pc, #308]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d040      	beq.n	800385c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d107      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e2:	4b47      	ldr	r3, [pc, #284]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d115      	bne.n	800381a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e07f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d107      	bne.n	800380a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037fa:	4b41      	ldr	r3, [pc, #260]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d109      	bne.n	800381a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e073      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800380a:	4b3d      	ldr	r3, [pc, #244]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e06b      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800381a:	4b39      	ldr	r3, [pc, #228]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f023 0203 	bic.w	r2, r3, #3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	4936      	ldr	r1, [pc, #216]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800382c:	f7fe fd60 	bl	80022f0 <HAL_GetTick>
 8003830:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003832:	e00a      	b.n	800384a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003834:	f7fe fd5c 	bl	80022f0 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003842:	4293      	cmp	r3, r2
 8003844:	d901      	bls.n	800384a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e053      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800384a:	4b2d      	ldr	r3, [pc, #180]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f003 020c 	and.w	r2, r3, #12
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	429a      	cmp	r2, r3
 800385a:	d1eb      	bne.n	8003834 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800385c:	4b27      	ldr	r3, [pc, #156]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d210      	bcs.n	800388c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800386a:	4b24      	ldr	r3, [pc, #144]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f023 0207 	bic.w	r2, r3, #7
 8003872:	4922      	ldr	r1, [pc, #136]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	4313      	orrs	r3, r2
 8003878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800387a:	4b20      	ldr	r3, [pc, #128]	@ (80038fc <HAL_RCC_ClockConfig+0x1c0>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	429a      	cmp	r2, r3
 8003886:	d001      	beq.n	800388c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e032      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003898:	4b19      	ldr	r3, [pc, #100]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	4916      	ldr	r1, [pc, #88]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d009      	beq.n	80038ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038b6:	4b12      	ldr	r3, [pc, #72]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	490e      	ldr	r1, [pc, #56]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038ca:	f000 f821 	bl	8003910 <HAL_RCC_GetSysClockFreq>
 80038ce:	4602      	mov	r2, r0
 80038d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003900 <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	490a      	ldr	r1, [pc, #40]	@ (8003904 <HAL_RCC_ClockConfig+0x1c8>)
 80038dc:	5ccb      	ldrb	r3, [r1, r3]
 80038de:	fa22 f303 	lsr.w	r3, r2, r3
 80038e2:	4a09      	ldr	r2, [pc, #36]	@ (8003908 <HAL_RCC_ClockConfig+0x1cc>)
 80038e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038e6:	4b09      	ldr	r3, [pc, #36]	@ (800390c <HAL_RCC_ClockConfig+0x1d0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fcbe 	bl	800226c <HAL_InitTick>

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40022000 	.word	0x40022000
 8003900:	40021000 	.word	0x40021000
 8003904:	08007b30 	.word	0x08007b30
 8003908:	20000028 	.word	0x20000028
 800390c:	2000002c 	.word	0x2000002c

08003910 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003910:	b480      	push	{r7}
 8003912:	b087      	sub	sp, #28
 8003914:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	2300      	movs	r3, #0
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	2300      	movs	r3, #0
 8003924:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003926:	2300      	movs	r3, #0
 8003928:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800392a:	4b1e      	ldr	r3, [pc, #120]	@ (80039a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 030c 	and.w	r3, r3, #12
 8003936:	2b04      	cmp	r3, #4
 8003938:	d002      	beq.n	8003940 <HAL_RCC_GetSysClockFreq+0x30>
 800393a:	2b08      	cmp	r3, #8
 800393c:	d003      	beq.n	8003946 <HAL_RCC_GetSysClockFreq+0x36>
 800393e:	e027      	b.n	8003990 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003940:	4b19      	ldr	r3, [pc, #100]	@ (80039a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003942:	613b      	str	r3, [r7, #16]
      break;
 8003944:	e027      	b.n	8003996 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	0c9b      	lsrs	r3, r3, #18
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	4a17      	ldr	r2, [pc, #92]	@ (80039ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8003950:	5cd3      	ldrb	r3, [r2, r3]
 8003952:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d010      	beq.n	8003980 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800395e:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	0c5b      	lsrs	r3, r3, #17
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	4a11      	ldr	r2, [pc, #68]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800396a:	5cd3      	ldrb	r3, [r2, r3]
 800396c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a0d      	ldr	r2, [pc, #52]	@ (80039a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003972:	fb03 f202 	mul.w	r2, r3, r2
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	fbb2 f3f3 	udiv	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e004      	b.n	800398a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a0c      	ldr	r2, [pc, #48]	@ (80039b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003984:	fb02 f303 	mul.w	r3, r2, r3
 8003988:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	613b      	str	r3, [r7, #16]
      break;
 800398e:	e002      	b.n	8003996 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003990:	4b05      	ldr	r3, [pc, #20]	@ (80039a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003992:	613b      	str	r3, [r7, #16]
      break;
 8003994:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003996:	693b      	ldr	r3, [r7, #16]
}
 8003998:	4618      	mov	r0, r3
 800399a:	371c      	adds	r7, #28
 800399c:	46bd      	mov	sp, r7
 800399e:	bc80      	pop	{r7}
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	40021000 	.word	0x40021000
 80039a8:	007a1200 	.word	0x007a1200
 80039ac:	08007b48 	.word	0x08007b48
 80039b0:	08007b58 	.word	0x08007b58
 80039b4:	003d0900 	.word	0x003d0900

080039b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039bc:	4b02      	ldr	r3, [pc, #8]	@ (80039c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80039be:	681b      	ldr	r3, [r3, #0]
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bc80      	pop	{r7}
 80039c6:	4770      	bx	lr
 80039c8:	20000028 	.word	0x20000028

080039cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039d0:	f7ff fff2 	bl	80039b8 <HAL_RCC_GetHCLKFreq>
 80039d4:	4602      	mov	r2, r0
 80039d6:	4b05      	ldr	r3, [pc, #20]	@ (80039ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	0a1b      	lsrs	r3, r3, #8
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	4903      	ldr	r1, [pc, #12]	@ (80039f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039e2:	5ccb      	ldrb	r3, [r1, r3]
 80039e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40021000 	.word	0x40021000
 80039f0:	08007b40 	.word	0x08007b40

080039f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039f8:	f7ff ffde 	bl	80039b8 <HAL_RCC_GetHCLKFreq>
 80039fc:	4602      	mov	r2, r0
 80039fe:	4b05      	ldr	r3, [pc, #20]	@ (8003a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	0adb      	lsrs	r3, r3, #11
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	4903      	ldr	r1, [pc, #12]	@ (8003a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a0a:	5ccb      	ldrb	r3, [r1, r3]
 8003a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40021000 	.word	0x40021000
 8003a18:	08007b40 	.word	0x08007b40

08003a1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a24:	4b0a      	ldr	r3, [pc, #40]	@ (8003a50 <RCC_Delay+0x34>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a0a      	ldr	r2, [pc, #40]	@ (8003a54 <RCC_Delay+0x38>)
 8003a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2e:	0a5b      	lsrs	r3, r3, #9
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	fb02 f303 	mul.w	r3, r2, r3
 8003a36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a38:	bf00      	nop
  }
  while (Delay --);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1e5a      	subs	r2, r3, #1
 8003a3e:	60fa      	str	r2, [r7, #12]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1f9      	bne.n	8003a38 <RCC_Delay+0x1c>
}
 8003a44:	bf00      	nop
 8003a46:	bf00      	nop
 8003a48:	3714      	adds	r7, #20
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr
 8003a50:	20000028 	.word	0x20000028
 8003a54:	10624dd3 	.word	0x10624dd3

08003a58 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	613b      	str	r3, [r7, #16]
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d07d      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003a74:	2300      	movs	r3, #0
 8003a76:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a78:	4b4f      	ldr	r3, [pc, #316]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a7a:	69db      	ldr	r3, [r3, #28]
 8003a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10d      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a84:	4b4c      	ldr	r3, [pc, #304]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	4a4b      	ldr	r2, [pc, #300]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8e:	61d3      	str	r3, [r2, #28]
 8003a90:	4b49      	ldr	r3, [pc, #292]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa0:	4b46      	ldr	r3, [pc, #280]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d118      	bne.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aac:	4b43      	ldr	r3, [pc, #268]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a42      	ldr	r2, [pc, #264]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ab6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab8:	f7fe fc1a 	bl	80022f0 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abe:	e008      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ac0:	f7fe fc16 	bl	80022f0 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b64      	cmp	r3, #100	@ 0x64
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e06d      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad2:	4b3a      	ldr	r3, [pc, #232]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ade:	4b36      	ldr	r3, [pc, #216]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d02e      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d027      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003afc:	4b2e      	ldr	r3, [pc, #184]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b06:	4b2e      	ldr	r3, [pc, #184]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b0c:	4b2c      	ldr	r3, [pc, #176]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b12:	4a29      	ldr	r2, [pc, #164]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d014      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b22:	f7fe fbe5 	bl	80022f0 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b28:	e00a      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2a:	f7fe fbe1 	bl	80022f0 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e036      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b40:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0ee      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4917      	ldr	r1, [pc, #92]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b5e:	7dfb      	ldrb	r3, [r7, #23]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d105      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b64:	4b14      	ldr	r3, [pc, #80]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	4a13      	ldr	r2, [pc, #76]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d008      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	490b      	ldr	r1, [pc, #44]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0310 	and.w	r3, r3, #16
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d008      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b9a:	4b07      	ldr	r3, [pc, #28]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	4904      	ldr	r1, [pc, #16]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3718      	adds	r7, #24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	40007000 	.word	0x40007000
 8003bc0:	42420440 	.word	0x42420440

08003bc4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b088      	sub	sp, #32
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	61fb      	str	r3, [r7, #28]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b10      	cmp	r3, #16
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b10      	cmp	r3, #16
 8003bea:	f200 808a 	bhi.w	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d045      	beq.n	8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d075      	beq.n	8003ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003bfa:	e082      	b.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003bfc:	4b46      	ldr	r3, [pc, #280]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003c02:	4b45      	ldr	r3, [pc, #276]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d07b      	beq.n	8003d06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	0c9b      	lsrs	r3, r3, #18
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	4a41      	ldr	r2, [pc, #260]	@ (8003d1c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003c18:	5cd3      	ldrb	r3, [r2, r3]
 8003c1a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d015      	beq.n	8003c52 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c26:	4b3c      	ldr	r3, [pc, #240]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	0c5b      	lsrs	r3, r3, #17
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	4a3b      	ldr	r2, [pc, #236]	@ (8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003c32:	5cd3      	ldrb	r3, [r2, r3]
 8003c34:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00d      	beq.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003c40:	4a38      	ldr	r2, [pc, #224]	@ (8003d24 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	fb02 f303 	mul.w	r3, r2, r3
 8003c4e:	61fb      	str	r3, [r7, #28]
 8003c50:	e004      	b.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	4a34      	ldr	r2, [pc, #208]	@ (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003c56:	fb02 f303 	mul.w	r3, r2, r3
 8003c5a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c68:	d102      	bne.n	8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	61bb      	str	r3, [r7, #24]
      break;
 8003c6e:	e04a      	b.n	8003d06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	4a2d      	ldr	r2, [pc, #180]	@ (8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c76:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7a:	085b      	lsrs	r3, r3, #1
 8003c7c:	61bb      	str	r3, [r7, #24]
      break;
 8003c7e:	e042      	b.n	8003d06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003c80:	4b25      	ldr	r3, [pc, #148]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c90:	d108      	bne.n	8003ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003c9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ca0:	61bb      	str	r3, [r7, #24]
 8003ca2:	e01f      	b.n	8003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003caa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cae:	d109      	bne.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003cb0:	4b19      	ldr	r3, [pc, #100]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003cbc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003cc0:	61bb      	str	r3, [r7, #24]
 8003cc2:	e00f      	b.n	8003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cce:	d11c      	bne.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003cd0:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d016      	beq.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003cdc:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003ce0:	61bb      	str	r3, [r7, #24]
      break;
 8003ce2:	e012      	b.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003ce4:	e011      	b.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003ce6:	f7ff fe85 	bl	80039f4 <HAL_RCC_GetPCLK2Freq>
 8003cea:	4602      	mov	r2, r0
 8003cec:	4b0a      	ldr	r3, [pc, #40]	@ (8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	0b9b      	lsrs	r3, r3, #14
 8003cf2:	f003 0303 	and.w	r3, r3, #3
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfe:	61bb      	str	r3, [r7, #24]
      break;
 8003d00:	e004      	b.n	8003d0c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003d02:	bf00      	nop
 8003d04:	e002      	b.n	8003d0c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003d06:	bf00      	nop
 8003d08:	e000      	b.n	8003d0c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003d0a:	bf00      	nop
    }
  }
  return (frequency);
 8003d0c:	69bb      	ldr	r3, [r7, #24]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3720      	adds	r7, #32
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	08007b5c 	.word	0x08007b5c
 8003d20:	08007b6c 	.word	0x08007b6c
 8003d24:	007a1200 	.word	0x007a1200
 8003d28:	003d0900 	.word	0x003d0900
 8003d2c:	aaaaaaab 	.word	0xaaaaaaab

08003d30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e076      	b.n	8003e30 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d108      	bne.n	8003d5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d52:	d009      	beq.n	8003d68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	61da      	str	r2, [r3, #28]
 8003d5a:	e005      	b.n	8003d68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d106      	bne.n	8003d88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7fe f8a6 	bl	8001ed4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d9e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003db0:	431a      	orrs	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dec:	ea42 0103 	orr.w	r1, r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	0c1a      	lsrs	r2, r3, #16
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f002 0204 	and.w	r2, r2, #4
 8003e0e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	69da      	ldr	r2, [r3, #28]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e1e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	603b      	str	r3, [r7, #0]
 8003e44:	4613      	mov	r3, r2
 8003e46:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e48:	f7fe fa52 	bl	80022f0 <HAL_GetTick>
 8003e4c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d001      	beq.n	8003e62 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e12a      	b.n	80040b8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <HAL_SPI_Transmit+0x36>
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e122      	b.n	80040b8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d101      	bne.n	8003e80 <HAL_SPI_Transmit+0x48>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	e11b      	b.n	80040b8 <HAL_SPI_Transmit+0x280>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2203      	movs	r2, #3
 8003e8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	88fa      	ldrh	r2, [r7, #6]
 8003ea0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	88fa      	ldrh	r2, [r7, #6]
 8003ea6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ece:	d10f      	bne.n	8003ef0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ede:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003efa:	2b40      	cmp	r3, #64	@ 0x40
 8003efc:	d007      	beq.n	8003f0e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f16:	d152      	bne.n	8003fbe <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <HAL_SPI_Transmit+0xee>
 8003f20:	8b7b      	ldrh	r3, [r7, #26]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d145      	bne.n	8003fb2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	881a      	ldrh	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	1c9a      	adds	r2, r3, #2
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	3b01      	subs	r3, #1
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f4a:	e032      	b.n	8003fb2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d112      	bne.n	8003f80 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	881a      	ldrh	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	1c9a      	adds	r2, r3, #2
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	3b01      	subs	r3, #1
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f7e:	e018      	b.n	8003fb2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f80:	f7fe f9b6 	bl	80022f0 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d803      	bhi.n	8003f98 <HAL_SPI_Transmit+0x160>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f96:	d102      	bne.n	8003f9e <HAL_SPI_Transmit+0x166>
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d109      	bne.n	8003fb2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e082      	b.n	80040b8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1c7      	bne.n	8003f4c <HAL_SPI_Transmit+0x114>
 8003fbc:	e053      	b.n	8004066 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d002      	beq.n	8003fcc <HAL_SPI_Transmit+0x194>
 8003fc6:	8b7b      	ldrh	r3, [r7, #26]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d147      	bne.n	800405c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	330c      	adds	r3, #12
 8003fd6:	7812      	ldrb	r2, [r2, #0]
 8003fd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ff2:	e033      	b.n	800405c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d113      	bne.n	800402a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	330c      	adds	r3, #12
 800400c:	7812      	ldrb	r2, [r2, #0]
 800400e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800401e:	b29b      	uxth	r3, r3
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004028:	e018      	b.n	800405c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800402a:	f7fe f961 	bl	80022f0 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d803      	bhi.n	8004042 <HAL_SPI_Transmit+0x20a>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004040:	d102      	bne.n	8004048 <HAL_SPI_Transmit+0x210>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d109      	bne.n	800405c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e02d      	b.n	80040b8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1c6      	bne.n	8003ff4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004066:	69fa      	ldr	r2, [r7, #28]
 8004068:	6839      	ldr	r1, [r7, #0]
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f000 fbc4 	bl	80047f8 <SPI_EndRxTxTransaction>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2220      	movs	r2, #32
 800407a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10a      	bne.n	800409a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e000      	b.n	80040b8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80040b6:	2300      	movs	r3, #0
  }
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3720      	adds	r7, #32
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b088      	sub	sp, #32
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d001      	beq.n	80040e0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
 80040de:	e104      	b.n	80042ea <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040e8:	d112      	bne.n	8004110 <HAL_SPI_Receive+0x50>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10e      	bne.n	8004110 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2204      	movs	r2, #4
 80040f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80040fa:	88fa      	ldrh	r2, [r7, #6]
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 f8f3 	bl	80042f2 <HAL_SPI_TransmitReceive>
 800410c:	4603      	mov	r3, r0
 800410e:	e0ec      	b.n	80042ea <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004110:	f7fe f8ee 	bl	80022f0 <HAL_GetTick>
 8004114:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d002      	beq.n	8004122 <HAL_SPI_Receive+0x62>
 800411c:	88fb      	ldrh	r3, [r7, #6]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e0e1      	b.n	80042ea <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800412c:	2b01      	cmp	r3, #1
 800412e:	d101      	bne.n	8004134 <HAL_SPI_Receive+0x74>
 8004130:	2302      	movs	r3, #2
 8004132:	e0da      	b.n	80042ea <HAL_SPI_Receive+0x22a>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2204      	movs	r2, #4
 8004140:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	88fa      	ldrh	r2, [r7, #6]
 8004154:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	88fa      	ldrh	r2, [r7, #6]
 800415a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004182:	d10f      	bne.n	80041a4 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004192:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041a2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ae:	2b40      	cmp	r3, #64	@ 0x40
 80041b0:	d007      	beq.n	80041c2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d170      	bne.n	80042ac <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80041ca:	e035      	b.n	8004238 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d115      	bne.n	8004206 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f103 020c 	add.w	r2, r3, #12
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004204:	e018      	b.n	8004238 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004206:	f7fe f873 	bl	80022f0 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	429a      	cmp	r2, r3
 8004214:	d803      	bhi.n	800421e <HAL_SPI_Receive+0x15e>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800421c:	d102      	bne.n	8004224 <HAL_SPI_Receive+0x164>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d109      	bne.n	8004238 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e058      	b.n	80042ea <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1c4      	bne.n	80041cc <HAL_SPI_Receive+0x10c>
 8004242:	e038      	b.n	80042b6 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b01      	cmp	r3, #1
 8004250:	d113      	bne.n	800427a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68da      	ldr	r2, [r3, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425c:	b292      	uxth	r2, r2
 800425e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	1c9a      	adds	r2, r3, #2
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800426e:	b29b      	uxth	r3, r3
 8004270:	3b01      	subs	r3, #1
 8004272:	b29a      	uxth	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004278:	e018      	b.n	80042ac <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800427a:	f7fe f839 	bl	80022f0 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d803      	bhi.n	8004292 <HAL_SPI_Receive+0x1d2>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004290:	d102      	bne.n	8004298 <HAL_SPI_Receive+0x1d8>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d109      	bne.n	80042ac <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e01e      	b.n	80042ea <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1c6      	bne.n	8004244 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	6839      	ldr	r1, [r7, #0]
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f000 fa4a 	bl	8004754 <SPI_EndRxTransaction>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d002      	beq.n	80042cc <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2220      	movs	r2, #32
 80042ca:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80042e8:	2300      	movs	r3, #0
  }
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b08a      	sub	sp, #40	@ 0x28
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]
 80042fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004300:	2301      	movs	r3, #1
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004304:	f7fd fff4 	bl	80022f0 <HAL_GetTick>
 8004308:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004310:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004318:	887b      	ldrh	r3, [r7, #2]
 800431a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800431c:	7ffb      	ldrb	r3, [r7, #31]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d00c      	beq.n	800433c <HAL_SPI_TransmitReceive+0x4a>
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004328:	d106      	bne.n	8004338 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d102      	bne.n	8004338 <HAL_SPI_TransmitReceive+0x46>
 8004332:	7ffb      	ldrb	r3, [r7, #31]
 8004334:	2b04      	cmp	r3, #4
 8004336:	d001      	beq.n	800433c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004338:	2302      	movs	r3, #2
 800433a:	e17f      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d005      	beq.n	800434e <HAL_SPI_TransmitReceive+0x5c>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <HAL_SPI_TransmitReceive+0x5c>
 8004348:	887b      	ldrh	r3, [r7, #2]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e174      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_SPI_TransmitReceive+0x6e>
 800435c:	2302      	movs	r3, #2
 800435e:	e16d      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800436e:	b2db      	uxtb	r3, r3
 8004370:	2b04      	cmp	r3, #4
 8004372:	d003      	beq.n	800437c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2205      	movs	r2, #5
 8004378:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	887a      	ldrh	r2, [r7, #2]
 800438c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	887a      	ldrh	r2, [r7, #2]
 8004392:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	887a      	ldrh	r2, [r7, #2]
 800439e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043bc:	2b40      	cmp	r3, #64	@ 0x40
 80043be:	d007      	beq.n	80043d0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d8:	d17e      	bne.n	80044d8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <HAL_SPI_TransmitReceive+0xf6>
 80043e2:	8afb      	ldrh	r3, [r7, #22]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d16c      	bne.n	80044c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ec:	881a      	ldrh	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f8:	1c9a      	adds	r2, r3, #2
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004402:	b29b      	uxth	r3, r3
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800440c:	e059      	b.n	80044c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b02      	cmp	r3, #2
 800441a:	d11b      	bne.n	8004454 <HAL_SPI_TransmitReceive+0x162>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d016      	beq.n	8004454 <HAL_SPI_TransmitReceive+0x162>
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	2b01      	cmp	r3, #1
 800442a:	d113      	bne.n	8004454 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004430:	881a      	ldrh	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800443c:	1c9a      	adds	r2, r3, #2
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b01      	cmp	r3, #1
 8004460:	d119      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x1a4>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d014      	beq.n	8004496 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004476:	b292      	uxth	r2, r2
 8004478:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447e:	1c9a      	adds	r2, r3, #2
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004488:	b29b      	uxth	r3, r3
 800448a:	3b01      	subs	r3, #1
 800448c:	b29a      	uxth	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004492:	2301      	movs	r3, #1
 8004494:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004496:	f7fd ff2b 	bl	80022f0 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d80d      	bhi.n	80044c2 <HAL_SPI_TransmitReceive+0x1d0>
 80044a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ac:	d009      	beq.n	80044c2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e0bc      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1a0      	bne.n	800440e <HAL_SPI_TransmitReceive+0x11c>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d19b      	bne.n	800440e <HAL_SPI_TransmitReceive+0x11c>
 80044d6:	e082      	b.n	80045de <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <HAL_SPI_TransmitReceive+0x1f4>
 80044e0:	8afb      	ldrh	r3, [r7, #22]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d171      	bne.n	80045ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	330c      	adds	r3, #12
 80044f0:	7812      	ldrb	r2, [r2, #0]
 80044f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004502:	b29b      	uxth	r3, r3
 8004504:	3b01      	subs	r3, #1
 8004506:	b29a      	uxth	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800450c:	e05d      	b.n	80045ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b02      	cmp	r3, #2
 800451a:	d11c      	bne.n	8004556 <HAL_SPI_TransmitReceive+0x264>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004520:	b29b      	uxth	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d017      	beq.n	8004556 <HAL_SPI_TransmitReceive+0x264>
 8004526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004528:	2b01      	cmp	r3, #1
 800452a:	d114      	bne.n	8004556 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	330c      	adds	r3, #12
 8004536:	7812      	ldrb	r2, [r2, #0]
 8004538:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b01      	cmp	r3, #1
 8004562:	d119      	bne.n	8004598 <HAL_SPI_TransmitReceive+0x2a6>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d014      	beq.n	8004598 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004578:	b2d2      	uxtb	r2, r2
 800457a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004594:	2301      	movs	r3, #1
 8004596:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004598:	f7fd feaa 	bl	80022f0 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d803      	bhi.n	80045b0 <HAL_SPI_TransmitReceive+0x2be>
 80045a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ae:	d102      	bne.n	80045b6 <HAL_SPI_TransmitReceive+0x2c4>
 80045b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d109      	bne.n	80045ca <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e038      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d19c      	bne.n	800450e <HAL_SPI_TransmitReceive+0x21c>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d197      	bne.n	800450e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045de:	6a3a      	ldr	r2, [r7, #32]
 80045e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 f908 	bl	80047f8 <SPI_EndRxTxTransaction>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d008      	beq.n	8004600 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2220      	movs	r2, #32
 80045f2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e01d      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10a      	bne.n	800461e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004608:	2300      	movs	r3, #0
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800463a:	2300      	movs	r3, #0
  }
}
 800463c:	4618      	mov	r0, r3
 800463e:	3728      	adds	r7, #40	@ 0x28
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b088      	sub	sp, #32
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	603b      	str	r3, [r7, #0]
 8004650:	4613      	mov	r3, r2
 8004652:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004654:	f7fd fe4c 	bl	80022f0 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800465c:	1a9b      	subs	r3, r3, r2
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	4413      	add	r3, r2
 8004662:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004664:	f7fd fe44 	bl	80022f0 <HAL_GetTick>
 8004668:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800466a:	4b39      	ldr	r3, [pc, #228]	@ (8004750 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	015b      	lsls	r3, r3, #5
 8004670:	0d1b      	lsrs	r3, r3, #20
 8004672:	69fa      	ldr	r2, [r7, #28]
 8004674:	fb02 f303 	mul.w	r3, r2, r3
 8004678:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800467a:	e054      	b.n	8004726 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d050      	beq.n	8004726 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004684:	f7fd fe34 	bl	80022f0 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	69fa      	ldr	r2, [r7, #28]
 8004690:	429a      	cmp	r2, r3
 8004692:	d902      	bls.n	800469a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d13d      	bne.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046b2:	d111      	bne.n	80046d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046bc:	d004      	beq.n	80046c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c6:	d107      	bne.n	80046d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e0:	d10f      	bne.n	8004702 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046f0:	601a      	str	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004700:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e017      	b.n	8004746 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d101      	bne.n	8004720 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	3b01      	subs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689a      	ldr	r2, [r3, #8]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	4013      	ands	r3, r2
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	429a      	cmp	r2, r3
 8004734:	bf0c      	ite	eq
 8004736:	2301      	moveq	r3, #1
 8004738:	2300      	movne	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	461a      	mov	r2, r3
 800473e:	79fb      	ldrb	r3, [r7, #7]
 8004740:	429a      	cmp	r2, r3
 8004742:	d19b      	bne.n	800467c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3720      	adds	r7, #32
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	20000028 	.word	0x20000028

08004754 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af02      	add	r7, sp, #8
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004768:	d111      	bne.n	800478e <SPI_EndRxTransaction+0x3a>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004772:	d004      	beq.n	800477e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477c:	d107      	bne.n	800478e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800478c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004796:	d117      	bne.n	80047c8 <SPI_EndRxTransaction+0x74>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a0:	d112      	bne.n	80047c8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2200      	movs	r2, #0
 80047aa:	2101      	movs	r1, #1
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7ff ff49 	bl	8004644 <SPI_WaitFlagStateUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01a      	beq.n	80047ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047bc:	f043 0220 	orr.w	r2, r3, #32
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e013      	b.n	80047f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2200      	movs	r2, #0
 80047d0:	2180      	movs	r1, #128	@ 0x80
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f7ff ff36 	bl	8004644 <SPI_WaitFlagStateUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d007      	beq.n	80047ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e2:	f043 0220 	orr.w	r2, r3, #32
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e000      	b.n	80047f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2201      	movs	r2, #1
 800480c:	2102      	movs	r1, #2
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f7ff ff18 	bl	8004644 <SPI_WaitFlagStateUntilTimeout>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d007      	beq.n	800482a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481e:	f043 0220 	orr.w	r2, r3, #32
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e013      	b.n	8004852 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2200      	movs	r2, #0
 8004832:	2180      	movs	r1, #128	@ 0x80
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff ff05 	bl	8004644 <SPI_WaitFlagStateUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d007      	beq.n	8004850 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004844:	f043 0220 	orr.w	r2, r3, #32
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e000      	b.n	8004852 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b082      	sub	sp, #8
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d101      	bne.n	800486c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e042      	b.n	80048f2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d106      	bne.n	8004886 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7fd fb71 	bl	8001f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2224      	movs	r2, #36	@ 0x24
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800489c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f972 	bl	8004b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691a      	ldr	r2, [r3, #16]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048b2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695a      	ldr	r2, [r3, #20]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048c2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68da      	ldr	r2, [r3, #12]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048d2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2220      	movs	r2, #32
 80048de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b08a      	sub	sp, #40	@ 0x28
 80048fe:	af02      	add	r7, sp, #8
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	603b      	str	r3, [r7, #0]
 8004906:	4613      	mov	r3, r2
 8004908:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800490a:	2300      	movs	r3, #0
 800490c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b20      	cmp	r3, #32
 8004918:	d175      	bne.n	8004a06 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d002      	beq.n	8004926 <HAL_UART_Transmit+0x2c>
 8004920:	88fb      	ldrh	r3, [r7, #6]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e06e      	b.n	8004a08 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2221      	movs	r2, #33	@ 0x21
 8004934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004938:	f7fd fcda 	bl	80022f0 <HAL_GetTick>
 800493c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	88fa      	ldrh	r2, [r7, #6]
 8004942:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	88fa      	ldrh	r2, [r7, #6]
 8004948:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004952:	d108      	bne.n	8004966 <HAL_UART_Transmit+0x6c>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d104      	bne.n	8004966 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800495c:	2300      	movs	r3, #0
 800495e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	61bb      	str	r3, [r7, #24]
 8004964:	e003      	b.n	800496e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800496a:	2300      	movs	r3, #0
 800496c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800496e:	e02e      	b.n	80049ce <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	2200      	movs	r2, #0
 8004978:	2180      	movs	r1, #128	@ 0x80
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f848 	bl	8004a10 <UART_WaitOnFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d005      	beq.n	8004992 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2220      	movs	r2, #32
 800498a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e03a      	b.n	8004a08 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10b      	bne.n	80049b0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	881b      	ldrh	r3, [r3, #0]
 800499c:	461a      	mov	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049a6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	3302      	adds	r3, #2
 80049ac:	61bb      	str	r3, [r7, #24]
 80049ae:	e007      	b.n	80049c0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	3301      	adds	r3, #1
 80049be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1cb      	bne.n	8004970 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2200      	movs	r2, #0
 80049e0:	2140      	movs	r1, #64	@ 0x40
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 f814 	bl	8004a10 <UART_WaitOnFlagUntilTimeout>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d005      	beq.n	80049fa <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e006      	b.n	8004a08 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2220      	movs	r2, #32
 80049fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004a02:	2300      	movs	r3, #0
 8004a04:	e000      	b.n	8004a08 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004a06:	2302      	movs	r3, #2
  }
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3720      	adds	r7, #32
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a20:	e03b      	b.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a28:	d037      	beq.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a2a:	f7fd fc61 	bl	80022f0 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	6a3a      	ldr	r2, [r7, #32]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d302      	bcc.n	8004a40 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d101      	bne.n	8004a44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e03a      	b.n	8004aba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f003 0304 	and.w	r3, r3, #4
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d023      	beq.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2b80      	cmp	r3, #128	@ 0x80
 8004a56:	d020      	beq.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b40      	cmp	r3, #64	@ 0x40
 8004a5c:	d01d      	beq.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0308 	and.w	r3, r3, #8
 8004a68:	2b08      	cmp	r3, #8
 8004a6a:	d116      	bne.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 f81d 	bl	8004ac2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2208      	movs	r2, #8
 8004a8c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e00f      	b.n	8004aba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	bf0c      	ite	eq
 8004aaa:	2301      	moveq	r3, #1
 8004aac:	2300      	movne	r3, #0
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	79fb      	ldrb	r3, [r7, #7]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d0b4      	beq.n	8004a22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b095      	sub	sp, #84	@ 0x54
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	330c      	adds	r3, #12
 8004ad0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004adc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004aea:	643a      	str	r2, [r7, #64]	@ 0x40
 8004aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004af0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004af2:	e841 2300 	strex	r3, r2, [r1]
 8004af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e5      	bne.n	8004aca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	3314      	adds	r3, #20
 8004b04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	e853 3f00 	ldrex	r3, [r3]
 8004b0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3314      	adds	r3, #20
 8004b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e5      	bne.n	8004afe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d119      	bne.n	8004b6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	330c      	adds	r3, #12
 8004b40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	e853 3f00 	ldrex	r3, [r3]
 8004b48:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f023 0310 	bic.w	r3, r3, #16
 8004b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	330c      	adds	r3, #12
 8004b58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b5a:	61ba      	str	r2, [r7, #24]
 8004b5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5e:	6979      	ldr	r1, [r7, #20]
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	613b      	str	r3, [r7, #16]
   return(result);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1e5      	bne.n	8004b3a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b7c:	bf00      	nop
 8004b7e:	3754      	adds	r7, #84	@ 0x54
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr
	...

08004b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689a      	ldr	r2, [r3, #8]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004bc2:	f023 030c 	bic.w	r3, r3, #12
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	68b9      	ldr	r1, [r7, #8]
 8004bcc:	430b      	orrs	r3, r1
 8004bce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699a      	ldr	r2, [r3, #24]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a2c      	ldr	r2, [pc, #176]	@ (8004c9c <UART_SetConfig+0x114>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d103      	bne.n	8004bf8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004bf0:	f7fe ff00 	bl	80039f4 <HAL_RCC_GetPCLK2Freq>
 8004bf4:	60f8      	str	r0, [r7, #12]
 8004bf6:	e002      	b.n	8004bfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004bf8:	f7fe fee8 	bl	80039cc <HAL_RCC_GetPCLK1Freq>
 8004bfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	4613      	mov	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	009a      	lsls	r2, r3, #2
 8004c08:	441a      	add	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c14:	4a22      	ldr	r2, [pc, #136]	@ (8004ca0 <UART_SetConfig+0x118>)
 8004c16:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	0119      	lsls	r1, r3, #4
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4613      	mov	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	009a      	lsls	r2, r3, #2
 8004c28:	441a      	add	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca0 <UART_SetConfig+0x118>)
 8004c36:	fba3 0302 	umull	r0, r3, r3, r2
 8004c3a:	095b      	lsrs	r3, r3, #5
 8004c3c:	2064      	movs	r0, #100	@ 0x64
 8004c3e:	fb00 f303 	mul.w	r3, r0, r3
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	3332      	adds	r3, #50	@ 0x32
 8004c48:	4a15      	ldr	r2, [pc, #84]	@ (8004ca0 <UART_SetConfig+0x118>)
 8004c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4e:	095b      	lsrs	r3, r3, #5
 8004c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c54:	4419      	add	r1, r3
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	4413      	add	r3, r2
 8004c5e:	009a      	lsls	r2, r3, #2
 8004c60:	441a      	add	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <UART_SetConfig+0x118>)
 8004c6e:	fba3 0302 	umull	r0, r3, r3, r2
 8004c72:	095b      	lsrs	r3, r3, #5
 8004c74:	2064      	movs	r0, #100	@ 0x64
 8004c76:	fb00 f303 	mul.w	r3, r0, r3
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	3332      	adds	r3, #50	@ 0x32
 8004c80:	4a07      	ldr	r2, [pc, #28]	@ (8004ca0 <UART_SetConfig+0x118>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	095b      	lsrs	r3, r3, #5
 8004c88:	f003 020f 	and.w	r2, r3, #15
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	440a      	add	r2, r1
 8004c92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004c94:	bf00      	nop
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40013800 	.word	0x40013800
 8004ca0:	51eb851f 	.word	0x51eb851f

08004ca4 <__cvt>:
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004caa:	461d      	mov	r5, r3
 8004cac:	bfbb      	ittet	lt
 8004cae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004cb2:	461d      	movlt	r5, r3
 8004cb4:	2300      	movge	r3, #0
 8004cb6:	232d      	movlt	r3, #45	@ 0x2d
 8004cb8:	b088      	sub	sp, #32
 8004cba:	4614      	mov	r4, r2
 8004cbc:	bfb8      	it	lt
 8004cbe:	4614      	movlt	r4, r2
 8004cc0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004cc2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004cc4:	7013      	strb	r3, [r2, #0]
 8004cc6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004cc8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004ccc:	f023 0820 	bic.w	r8, r3, #32
 8004cd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cd4:	d005      	beq.n	8004ce2 <__cvt+0x3e>
 8004cd6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004cda:	d100      	bne.n	8004cde <__cvt+0x3a>
 8004cdc:	3601      	adds	r6, #1
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e000      	b.n	8004ce4 <__cvt+0x40>
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	aa07      	add	r2, sp, #28
 8004ce6:	9204      	str	r2, [sp, #16]
 8004ce8:	aa06      	add	r2, sp, #24
 8004cea:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004cee:	e9cd 3600 	strd	r3, r6, [sp]
 8004cf2:	4622      	mov	r2, r4
 8004cf4:	462b      	mov	r3, r5
 8004cf6:	f000 feb7 	bl	8005a68 <_dtoa_r>
 8004cfa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004cfe:	4607      	mov	r7, r0
 8004d00:	d119      	bne.n	8004d36 <__cvt+0x92>
 8004d02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004d04:	07db      	lsls	r3, r3, #31
 8004d06:	d50e      	bpl.n	8004d26 <__cvt+0x82>
 8004d08:	eb00 0906 	add.w	r9, r0, r6
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2300      	movs	r3, #0
 8004d10:	4620      	mov	r0, r4
 8004d12:	4629      	mov	r1, r5
 8004d14:	f7fb fe48 	bl	80009a8 <__aeabi_dcmpeq>
 8004d18:	b108      	cbz	r0, 8004d1e <__cvt+0x7a>
 8004d1a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004d1e:	2230      	movs	r2, #48	@ 0x30
 8004d20:	9b07      	ldr	r3, [sp, #28]
 8004d22:	454b      	cmp	r3, r9
 8004d24:	d31e      	bcc.n	8004d64 <__cvt+0xc0>
 8004d26:	4638      	mov	r0, r7
 8004d28:	9b07      	ldr	r3, [sp, #28]
 8004d2a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004d2c:	1bdb      	subs	r3, r3, r7
 8004d2e:	6013      	str	r3, [r2, #0]
 8004d30:	b008      	add	sp, #32
 8004d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d36:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d3a:	eb00 0906 	add.w	r9, r0, r6
 8004d3e:	d1e5      	bne.n	8004d0c <__cvt+0x68>
 8004d40:	7803      	ldrb	r3, [r0, #0]
 8004d42:	2b30      	cmp	r3, #48	@ 0x30
 8004d44:	d10a      	bne.n	8004d5c <__cvt+0xb8>
 8004d46:	2200      	movs	r2, #0
 8004d48:	2300      	movs	r3, #0
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	f7fb fe2b 	bl	80009a8 <__aeabi_dcmpeq>
 8004d52:	b918      	cbnz	r0, 8004d5c <__cvt+0xb8>
 8004d54:	f1c6 0601 	rsb	r6, r6, #1
 8004d58:	f8ca 6000 	str.w	r6, [sl]
 8004d5c:	f8da 3000 	ldr.w	r3, [sl]
 8004d60:	4499      	add	r9, r3
 8004d62:	e7d3      	b.n	8004d0c <__cvt+0x68>
 8004d64:	1c59      	adds	r1, r3, #1
 8004d66:	9107      	str	r1, [sp, #28]
 8004d68:	701a      	strb	r2, [r3, #0]
 8004d6a:	e7d9      	b.n	8004d20 <__cvt+0x7c>

08004d6c <__exponent>:
 8004d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d6e:	2900      	cmp	r1, #0
 8004d70:	bfb6      	itet	lt
 8004d72:	232d      	movlt	r3, #45	@ 0x2d
 8004d74:	232b      	movge	r3, #43	@ 0x2b
 8004d76:	4249      	neglt	r1, r1
 8004d78:	2909      	cmp	r1, #9
 8004d7a:	7002      	strb	r2, [r0, #0]
 8004d7c:	7043      	strb	r3, [r0, #1]
 8004d7e:	dd29      	ble.n	8004dd4 <__exponent+0x68>
 8004d80:	f10d 0307 	add.w	r3, sp, #7
 8004d84:	461d      	mov	r5, r3
 8004d86:	270a      	movs	r7, #10
 8004d88:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	fb07 1416 	mls	r4, r7, r6, r1
 8004d92:	3430      	adds	r4, #48	@ 0x30
 8004d94:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d98:	460c      	mov	r4, r1
 8004d9a:	2c63      	cmp	r4, #99	@ 0x63
 8004d9c:	4631      	mov	r1, r6
 8004d9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004da2:	dcf1      	bgt.n	8004d88 <__exponent+0x1c>
 8004da4:	3130      	adds	r1, #48	@ 0x30
 8004da6:	1e94      	subs	r4, r2, #2
 8004da8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004dac:	4623      	mov	r3, r4
 8004dae:	1c41      	adds	r1, r0, #1
 8004db0:	42ab      	cmp	r3, r5
 8004db2:	d30a      	bcc.n	8004dca <__exponent+0x5e>
 8004db4:	f10d 0309 	add.w	r3, sp, #9
 8004db8:	1a9b      	subs	r3, r3, r2
 8004dba:	42ac      	cmp	r4, r5
 8004dbc:	bf88      	it	hi
 8004dbe:	2300      	movhi	r3, #0
 8004dc0:	3302      	adds	r3, #2
 8004dc2:	4403      	add	r3, r0
 8004dc4:	1a18      	subs	r0, r3, r0
 8004dc6:	b003      	add	sp, #12
 8004dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dca:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004dce:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004dd2:	e7ed      	b.n	8004db0 <__exponent+0x44>
 8004dd4:	2330      	movs	r3, #48	@ 0x30
 8004dd6:	3130      	adds	r1, #48	@ 0x30
 8004dd8:	7083      	strb	r3, [r0, #2]
 8004dda:	70c1      	strb	r1, [r0, #3]
 8004ddc:	1d03      	adds	r3, r0, #4
 8004dde:	e7f1      	b.n	8004dc4 <__exponent+0x58>

08004de0 <_printf_float>:
 8004de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de4:	b091      	sub	sp, #68	@ 0x44
 8004de6:	460c      	mov	r4, r1
 8004de8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004dec:	4616      	mov	r6, r2
 8004dee:	461f      	mov	r7, r3
 8004df0:	4605      	mov	r5, r0
 8004df2:	f000 fd1d 	bl	8005830 <_localeconv_r>
 8004df6:	6803      	ldr	r3, [r0, #0]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	9308      	str	r3, [sp, #32]
 8004dfc:	f7fb f9a8 	bl	8000150 <strlen>
 8004e00:	2300      	movs	r3, #0
 8004e02:	930e      	str	r3, [sp, #56]	@ 0x38
 8004e04:	f8d8 3000 	ldr.w	r3, [r8]
 8004e08:	9009      	str	r0, [sp, #36]	@ 0x24
 8004e0a:	3307      	adds	r3, #7
 8004e0c:	f023 0307 	bic.w	r3, r3, #7
 8004e10:	f103 0208 	add.w	r2, r3, #8
 8004e14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e18:	f8d4 b000 	ldr.w	fp, [r4]
 8004e1c:	f8c8 2000 	str.w	r2, [r8]
 8004e20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004e28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e2a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004e3a:	4b9c      	ldr	r3, [pc, #624]	@ (80050ac <_printf_float+0x2cc>)
 8004e3c:	f7fb fde6 	bl	8000a0c <__aeabi_dcmpun>
 8004e40:	bb70      	cbnz	r0, 8004ea0 <_printf_float+0xc0>
 8004e42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e46:	f04f 32ff 	mov.w	r2, #4294967295
 8004e4a:	4b98      	ldr	r3, [pc, #608]	@ (80050ac <_printf_float+0x2cc>)
 8004e4c:	f7fb fdc0 	bl	80009d0 <__aeabi_dcmple>
 8004e50:	bb30      	cbnz	r0, 8004ea0 <_printf_float+0xc0>
 8004e52:	2200      	movs	r2, #0
 8004e54:	2300      	movs	r3, #0
 8004e56:	4640      	mov	r0, r8
 8004e58:	4649      	mov	r1, r9
 8004e5a:	f7fb fdaf 	bl	80009bc <__aeabi_dcmplt>
 8004e5e:	b110      	cbz	r0, 8004e66 <_printf_float+0x86>
 8004e60:	232d      	movs	r3, #45	@ 0x2d
 8004e62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e66:	4a92      	ldr	r2, [pc, #584]	@ (80050b0 <_printf_float+0x2d0>)
 8004e68:	4b92      	ldr	r3, [pc, #584]	@ (80050b4 <_printf_float+0x2d4>)
 8004e6a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e6e:	bf8c      	ite	hi
 8004e70:	4690      	movhi	r8, r2
 8004e72:	4698      	movls	r8, r3
 8004e74:	2303      	movs	r3, #3
 8004e76:	f04f 0900 	mov.w	r9, #0
 8004e7a:	6123      	str	r3, [r4, #16]
 8004e7c:	f02b 0304 	bic.w	r3, fp, #4
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	4633      	mov	r3, r6
 8004e84:	4621      	mov	r1, r4
 8004e86:	4628      	mov	r0, r5
 8004e88:	9700      	str	r7, [sp, #0]
 8004e8a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004e8c:	f000 f9d4 	bl	8005238 <_printf_common>
 8004e90:	3001      	adds	r0, #1
 8004e92:	f040 8090 	bne.w	8004fb6 <_printf_float+0x1d6>
 8004e96:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9a:	b011      	add	sp, #68	@ 0x44
 8004e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea0:	4642      	mov	r2, r8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	f7fb fdb0 	bl	8000a0c <__aeabi_dcmpun>
 8004eac:	b148      	cbz	r0, 8004ec2 <_printf_float+0xe2>
 8004eae:	464b      	mov	r3, r9
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	bfb8      	it	lt
 8004eb4:	232d      	movlt	r3, #45	@ 0x2d
 8004eb6:	4a80      	ldr	r2, [pc, #512]	@ (80050b8 <_printf_float+0x2d8>)
 8004eb8:	bfb8      	it	lt
 8004eba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004ebe:	4b7f      	ldr	r3, [pc, #508]	@ (80050bc <_printf_float+0x2dc>)
 8004ec0:	e7d3      	b.n	8004e6a <_printf_float+0x8a>
 8004ec2:	6863      	ldr	r3, [r4, #4]
 8004ec4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	d13f      	bne.n	8004f4c <_printf_float+0x16c>
 8004ecc:	2306      	movs	r3, #6
 8004ece:	6063      	str	r3, [r4, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004ed6:	6023      	str	r3, [r4, #0]
 8004ed8:	9206      	str	r2, [sp, #24]
 8004eda:	aa0e      	add	r2, sp, #56	@ 0x38
 8004edc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004ee0:	aa0d      	add	r2, sp, #52	@ 0x34
 8004ee2:	9203      	str	r2, [sp, #12]
 8004ee4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004ee8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004eec:	6863      	ldr	r3, [r4, #4]
 8004eee:	4642      	mov	r2, r8
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	464b      	mov	r3, r9
 8004ef6:	910a      	str	r1, [sp, #40]	@ 0x28
 8004ef8:	f7ff fed4 	bl	8004ca4 <__cvt>
 8004efc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004efe:	4680      	mov	r8, r0
 8004f00:	2947      	cmp	r1, #71	@ 0x47
 8004f02:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004f04:	d128      	bne.n	8004f58 <_printf_float+0x178>
 8004f06:	1cc8      	adds	r0, r1, #3
 8004f08:	db02      	blt.n	8004f10 <_printf_float+0x130>
 8004f0a:	6863      	ldr	r3, [r4, #4]
 8004f0c:	4299      	cmp	r1, r3
 8004f0e:	dd40      	ble.n	8004f92 <_printf_float+0x1b2>
 8004f10:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f14:	fa5f fa8a 	uxtb.w	sl, sl
 8004f18:	4652      	mov	r2, sl
 8004f1a:	3901      	subs	r1, #1
 8004f1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f20:	910d      	str	r1, [sp, #52]	@ 0x34
 8004f22:	f7ff ff23 	bl	8004d6c <__exponent>
 8004f26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f28:	4681      	mov	r9, r0
 8004f2a:	1813      	adds	r3, r2, r0
 8004f2c:	2a01      	cmp	r2, #1
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	dc02      	bgt.n	8004f38 <_printf_float+0x158>
 8004f32:	6822      	ldr	r2, [r4, #0]
 8004f34:	07d2      	lsls	r2, r2, #31
 8004f36:	d501      	bpl.n	8004f3c <_printf_float+0x15c>
 8004f38:	3301      	adds	r3, #1
 8004f3a:	6123      	str	r3, [r4, #16]
 8004f3c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d09e      	beq.n	8004e82 <_printf_float+0xa2>
 8004f44:	232d      	movs	r3, #45	@ 0x2d
 8004f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f4a:	e79a      	b.n	8004e82 <_printf_float+0xa2>
 8004f4c:	2947      	cmp	r1, #71	@ 0x47
 8004f4e:	d1bf      	bne.n	8004ed0 <_printf_float+0xf0>
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1bd      	bne.n	8004ed0 <_printf_float+0xf0>
 8004f54:	2301      	movs	r3, #1
 8004f56:	e7ba      	b.n	8004ece <_printf_float+0xee>
 8004f58:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f5c:	d9dc      	bls.n	8004f18 <_printf_float+0x138>
 8004f5e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f62:	d118      	bne.n	8004f96 <_printf_float+0x1b6>
 8004f64:	2900      	cmp	r1, #0
 8004f66:	6863      	ldr	r3, [r4, #4]
 8004f68:	dd0b      	ble.n	8004f82 <_printf_float+0x1a2>
 8004f6a:	6121      	str	r1, [r4, #16]
 8004f6c:	b913      	cbnz	r3, 8004f74 <_printf_float+0x194>
 8004f6e:	6822      	ldr	r2, [r4, #0]
 8004f70:	07d0      	lsls	r0, r2, #31
 8004f72:	d502      	bpl.n	8004f7a <_printf_float+0x19a>
 8004f74:	3301      	adds	r3, #1
 8004f76:	440b      	add	r3, r1
 8004f78:	6123      	str	r3, [r4, #16]
 8004f7a:	f04f 0900 	mov.w	r9, #0
 8004f7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f80:	e7dc      	b.n	8004f3c <_printf_float+0x15c>
 8004f82:	b913      	cbnz	r3, 8004f8a <_printf_float+0x1aa>
 8004f84:	6822      	ldr	r2, [r4, #0]
 8004f86:	07d2      	lsls	r2, r2, #31
 8004f88:	d501      	bpl.n	8004f8e <_printf_float+0x1ae>
 8004f8a:	3302      	adds	r3, #2
 8004f8c:	e7f4      	b.n	8004f78 <_printf_float+0x198>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e7f2      	b.n	8004f78 <_printf_float+0x198>
 8004f92:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f98:	4299      	cmp	r1, r3
 8004f9a:	db05      	blt.n	8004fa8 <_printf_float+0x1c8>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	6121      	str	r1, [r4, #16]
 8004fa0:	07d8      	lsls	r0, r3, #31
 8004fa2:	d5ea      	bpl.n	8004f7a <_printf_float+0x19a>
 8004fa4:	1c4b      	adds	r3, r1, #1
 8004fa6:	e7e7      	b.n	8004f78 <_printf_float+0x198>
 8004fa8:	2900      	cmp	r1, #0
 8004faa:	bfcc      	ite	gt
 8004fac:	2201      	movgt	r2, #1
 8004fae:	f1c1 0202 	rsble	r2, r1, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	e7e0      	b.n	8004f78 <_printf_float+0x198>
 8004fb6:	6823      	ldr	r3, [r4, #0]
 8004fb8:	055a      	lsls	r2, r3, #21
 8004fba:	d407      	bmi.n	8004fcc <_printf_float+0x1ec>
 8004fbc:	6923      	ldr	r3, [r4, #16]
 8004fbe:	4642      	mov	r2, r8
 8004fc0:	4631      	mov	r1, r6
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	47b8      	blx	r7
 8004fc6:	3001      	adds	r0, #1
 8004fc8:	d12b      	bne.n	8005022 <_printf_float+0x242>
 8004fca:	e764      	b.n	8004e96 <_printf_float+0xb6>
 8004fcc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fd0:	f240 80dc 	bls.w	800518c <_printf_float+0x3ac>
 8004fd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2300      	movs	r3, #0
 8004fdc:	f7fb fce4 	bl	80009a8 <__aeabi_dcmpeq>
 8004fe0:	2800      	cmp	r0, #0
 8004fe2:	d033      	beq.n	800504c <_printf_float+0x26c>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	4631      	mov	r1, r6
 8004fe8:	4628      	mov	r0, r5
 8004fea:	4a35      	ldr	r2, [pc, #212]	@ (80050c0 <_printf_float+0x2e0>)
 8004fec:	47b8      	blx	r7
 8004fee:	3001      	adds	r0, #1
 8004ff0:	f43f af51 	beq.w	8004e96 <_printf_float+0xb6>
 8004ff4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004ff8:	4543      	cmp	r3, r8
 8004ffa:	db02      	blt.n	8005002 <_printf_float+0x222>
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	07d8      	lsls	r0, r3, #31
 8005000:	d50f      	bpl.n	8005022 <_printf_float+0x242>
 8005002:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	f43f af42 	beq.w	8004e96 <_printf_float+0xb6>
 8005012:	f04f 0900 	mov.w	r9, #0
 8005016:	f108 38ff 	add.w	r8, r8, #4294967295
 800501a:	f104 0a1a 	add.w	sl, r4, #26
 800501e:	45c8      	cmp	r8, r9
 8005020:	dc09      	bgt.n	8005036 <_printf_float+0x256>
 8005022:	6823      	ldr	r3, [r4, #0]
 8005024:	079b      	lsls	r3, r3, #30
 8005026:	f100 8102 	bmi.w	800522e <_printf_float+0x44e>
 800502a:	68e0      	ldr	r0, [r4, #12]
 800502c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800502e:	4298      	cmp	r0, r3
 8005030:	bfb8      	it	lt
 8005032:	4618      	movlt	r0, r3
 8005034:	e731      	b.n	8004e9a <_printf_float+0xba>
 8005036:	2301      	movs	r3, #1
 8005038:	4652      	mov	r2, sl
 800503a:	4631      	mov	r1, r6
 800503c:	4628      	mov	r0, r5
 800503e:	47b8      	blx	r7
 8005040:	3001      	adds	r0, #1
 8005042:	f43f af28 	beq.w	8004e96 <_printf_float+0xb6>
 8005046:	f109 0901 	add.w	r9, r9, #1
 800504a:	e7e8      	b.n	800501e <_printf_float+0x23e>
 800504c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800504e:	2b00      	cmp	r3, #0
 8005050:	dc38      	bgt.n	80050c4 <_printf_float+0x2e4>
 8005052:	2301      	movs	r3, #1
 8005054:	4631      	mov	r1, r6
 8005056:	4628      	mov	r0, r5
 8005058:	4a19      	ldr	r2, [pc, #100]	@ (80050c0 <_printf_float+0x2e0>)
 800505a:	47b8      	blx	r7
 800505c:	3001      	adds	r0, #1
 800505e:	f43f af1a 	beq.w	8004e96 <_printf_float+0xb6>
 8005062:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005066:	ea59 0303 	orrs.w	r3, r9, r3
 800506a:	d102      	bne.n	8005072 <_printf_float+0x292>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	07d9      	lsls	r1, r3, #31
 8005070:	d5d7      	bpl.n	8005022 <_printf_float+0x242>
 8005072:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005076:	4631      	mov	r1, r6
 8005078:	4628      	mov	r0, r5
 800507a:	47b8      	blx	r7
 800507c:	3001      	adds	r0, #1
 800507e:	f43f af0a 	beq.w	8004e96 <_printf_float+0xb6>
 8005082:	f04f 0a00 	mov.w	sl, #0
 8005086:	f104 0b1a 	add.w	fp, r4, #26
 800508a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800508c:	425b      	negs	r3, r3
 800508e:	4553      	cmp	r3, sl
 8005090:	dc01      	bgt.n	8005096 <_printf_float+0x2b6>
 8005092:	464b      	mov	r3, r9
 8005094:	e793      	b.n	8004fbe <_printf_float+0x1de>
 8005096:	2301      	movs	r3, #1
 8005098:	465a      	mov	r2, fp
 800509a:	4631      	mov	r1, r6
 800509c:	4628      	mov	r0, r5
 800509e:	47b8      	blx	r7
 80050a0:	3001      	adds	r0, #1
 80050a2:	f43f aef8 	beq.w	8004e96 <_printf_float+0xb6>
 80050a6:	f10a 0a01 	add.w	sl, sl, #1
 80050aa:	e7ee      	b.n	800508a <_printf_float+0x2aa>
 80050ac:	7fefffff 	.word	0x7fefffff
 80050b0:	08007b72 	.word	0x08007b72
 80050b4:	08007b6e 	.word	0x08007b6e
 80050b8:	08007b7a 	.word	0x08007b7a
 80050bc:	08007b76 	.word	0x08007b76
 80050c0:	08007b7e 	.word	0x08007b7e
 80050c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80050ca:	4553      	cmp	r3, sl
 80050cc:	bfa8      	it	ge
 80050ce:	4653      	movge	r3, sl
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	4699      	mov	r9, r3
 80050d4:	dc36      	bgt.n	8005144 <_printf_float+0x364>
 80050d6:	f04f 0b00 	mov.w	fp, #0
 80050da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050de:	f104 021a 	add.w	r2, r4, #26
 80050e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80050e6:	eba3 0309 	sub.w	r3, r3, r9
 80050ea:	455b      	cmp	r3, fp
 80050ec:	dc31      	bgt.n	8005152 <_printf_float+0x372>
 80050ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050f0:	459a      	cmp	sl, r3
 80050f2:	dc3a      	bgt.n	800516a <_printf_float+0x38a>
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	07da      	lsls	r2, r3, #31
 80050f8:	d437      	bmi.n	800516a <_printf_float+0x38a>
 80050fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050fc:	ebaa 0903 	sub.w	r9, sl, r3
 8005100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005102:	ebaa 0303 	sub.w	r3, sl, r3
 8005106:	4599      	cmp	r9, r3
 8005108:	bfa8      	it	ge
 800510a:	4699      	movge	r9, r3
 800510c:	f1b9 0f00 	cmp.w	r9, #0
 8005110:	dc33      	bgt.n	800517a <_printf_float+0x39a>
 8005112:	f04f 0800 	mov.w	r8, #0
 8005116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800511a:	f104 0b1a 	add.w	fp, r4, #26
 800511e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005120:	ebaa 0303 	sub.w	r3, sl, r3
 8005124:	eba3 0309 	sub.w	r3, r3, r9
 8005128:	4543      	cmp	r3, r8
 800512a:	f77f af7a 	ble.w	8005022 <_printf_float+0x242>
 800512e:	2301      	movs	r3, #1
 8005130:	465a      	mov	r2, fp
 8005132:	4631      	mov	r1, r6
 8005134:	4628      	mov	r0, r5
 8005136:	47b8      	blx	r7
 8005138:	3001      	adds	r0, #1
 800513a:	f43f aeac 	beq.w	8004e96 <_printf_float+0xb6>
 800513e:	f108 0801 	add.w	r8, r8, #1
 8005142:	e7ec      	b.n	800511e <_printf_float+0x33e>
 8005144:	4642      	mov	r2, r8
 8005146:	4631      	mov	r1, r6
 8005148:	4628      	mov	r0, r5
 800514a:	47b8      	blx	r7
 800514c:	3001      	adds	r0, #1
 800514e:	d1c2      	bne.n	80050d6 <_printf_float+0x2f6>
 8005150:	e6a1      	b.n	8004e96 <_printf_float+0xb6>
 8005152:	2301      	movs	r3, #1
 8005154:	4631      	mov	r1, r6
 8005156:	4628      	mov	r0, r5
 8005158:	920a      	str	r2, [sp, #40]	@ 0x28
 800515a:	47b8      	blx	r7
 800515c:	3001      	adds	r0, #1
 800515e:	f43f ae9a 	beq.w	8004e96 <_printf_float+0xb6>
 8005162:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005164:	f10b 0b01 	add.w	fp, fp, #1
 8005168:	e7bb      	b.n	80050e2 <_printf_float+0x302>
 800516a:	4631      	mov	r1, r6
 800516c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005170:	4628      	mov	r0, r5
 8005172:	47b8      	blx	r7
 8005174:	3001      	adds	r0, #1
 8005176:	d1c0      	bne.n	80050fa <_printf_float+0x31a>
 8005178:	e68d      	b.n	8004e96 <_printf_float+0xb6>
 800517a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800517c:	464b      	mov	r3, r9
 800517e:	4631      	mov	r1, r6
 8005180:	4628      	mov	r0, r5
 8005182:	4442      	add	r2, r8
 8005184:	47b8      	blx	r7
 8005186:	3001      	adds	r0, #1
 8005188:	d1c3      	bne.n	8005112 <_printf_float+0x332>
 800518a:	e684      	b.n	8004e96 <_printf_float+0xb6>
 800518c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005190:	f1ba 0f01 	cmp.w	sl, #1
 8005194:	dc01      	bgt.n	800519a <_printf_float+0x3ba>
 8005196:	07db      	lsls	r3, r3, #31
 8005198:	d536      	bpl.n	8005208 <_printf_float+0x428>
 800519a:	2301      	movs	r3, #1
 800519c:	4642      	mov	r2, r8
 800519e:	4631      	mov	r1, r6
 80051a0:	4628      	mov	r0, r5
 80051a2:	47b8      	blx	r7
 80051a4:	3001      	adds	r0, #1
 80051a6:	f43f ae76 	beq.w	8004e96 <_printf_float+0xb6>
 80051aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80051ae:	4631      	mov	r1, r6
 80051b0:	4628      	mov	r0, r5
 80051b2:	47b8      	blx	r7
 80051b4:	3001      	adds	r0, #1
 80051b6:	f43f ae6e 	beq.w	8004e96 <_printf_float+0xb6>
 80051ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80051be:	2200      	movs	r2, #0
 80051c0:	2300      	movs	r3, #0
 80051c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051c6:	f7fb fbef 	bl	80009a8 <__aeabi_dcmpeq>
 80051ca:	b9c0      	cbnz	r0, 80051fe <_printf_float+0x41e>
 80051cc:	4653      	mov	r3, sl
 80051ce:	f108 0201 	add.w	r2, r8, #1
 80051d2:	4631      	mov	r1, r6
 80051d4:	4628      	mov	r0, r5
 80051d6:	47b8      	blx	r7
 80051d8:	3001      	adds	r0, #1
 80051da:	d10c      	bne.n	80051f6 <_printf_float+0x416>
 80051dc:	e65b      	b.n	8004e96 <_printf_float+0xb6>
 80051de:	2301      	movs	r3, #1
 80051e0:	465a      	mov	r2, fp
 80051e2:	4631      	mov	r1, r6
 80051e4:	4628      	mov	r0, r5
 80051e6:	47b8      	blx	r7
 80051e8:	3001      	adds	r0, #1
 80051ea:	f43f ae54 	beq.w	8004e96 <_printf_float+0xb6>
 80051ee:	f108 0801 	add.w	r8, r8, #1
 80051f2:	45d0      	cmp	r8, sl
 80051f4:	dbf3      	blt.n	80051de <_printf_float+0x3fe>
 80051f6:	464b      	mov	r3, r9
 80051f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80051fc:	e6e0      	b.n	8004fc0 <_printf_float+0x1e0>
 80051fe:	f04f 0800 	mov.w	r8, #0
 8005202:	f104 0b1a 	add.w	fp, r4, #26
 8005206:	e7f4      	b.n	80051f2 <_printf_float+0x412>
 8005208:	2301      	movs	r3, #1
 800520a:	4642      	mov	r2, r8
 800520c:	e7e1      	b.n	80051d2 <_printf_float+0x3f2>
 800520e:	2301      	movs	r3, #1
 8005210:	464a      	mov	r2, r9
 8005212:	4631      	mov	r1, r6
 8005214:	4628      	mov	r0, r5
 8005216:	47b8      	blx	r7
 8005218:	3001      	adds	r0, #1
 800521a:	f43f ae3c 	beq.w	8004e96 <_printf_float+0xb6>
 800521e:	f108 0801 	add.w	r8, r8, #1
 8005222:	68e3      	ldr	r3, [r4, #12]
 8005224:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005226:	1a5b      	subs	r3, r3, r1
 8005228:	4543      	cmp	r3, r8
 800522a:	dcf0      	bgt.n	800520e <_printf_float+0x42e>
 800522c:	e6fd      	b.n	800502a <_printf_float+0x24a>
 800522e:	f04f 0800 	mov.w	r8, #0
 8005232:	f104 0919 	add.w	r9, r4, #25
 8005236:	e7f4      	b.n	8005222 <_printf_float+0x442>

08005238 <_printf_common>:
 8005238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800523c:	4616      	mov	r6, r2
 800523e:	4698      	mov	r8, r3
 8005240:	688a      	ldr	r2, [r1, #8]
 8005242:	690b      	ldr	r3, [r1, #16]
 8005244:	4607      	mov	r7, r0
 8005246:	4293      	cmp	r3, r2
 8005248:	bfb8      	it	lt
 800524a:	4613      	movlt	r3, r2
 800524c:	6033      	str	r3, [r6, #0]
 800524e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005252:	460c      	mov	r4, r1
 8005254:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005258:	b10a      	cbz	r2, 800525e <_printf_common+0x26>
 800525a:	3301      	adds	r3, #1
 800525c:	6033      	str	r3, [r6, #0]
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	0699      	lsls	r1, r3, #26
 8005262:	bf42      	ittt	mi
 8005264:	6833      	ldrmi	r3, [r6, #0]
 8005266:	3302      	addmi	r3, #2
 8005268:	6033      	strmi	r3, [r6, #0]
 800526a:	6825      	ldr	r5, [r4, #0]
 800526c:	f015 0506 	ands.w	r5, r5, #6
 8005270:	d106      	bne.n	8005280 <_printf_common+0x48>
 8005272:	f104 0a19 	add.w	sl, r4, #25
 8005276:	68e3      	ldr	r3, [r4, #12]
 8005278:	6832      	ldr	r2, [r6, #0]
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	42ab      	cmp	r3, r5
 800527e:	dc2b      	bgt.n	80052d8 <_printf_common+0xa0>
 8005280:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005284:	6822      	ldr	r2, [r4, #0]
 8005286:	3b00      	subs	r3, #0
 8005288:	bf18      	it	ne
 800528a:	2301      	movne	r3, #1
 800528c:	0692      	lsls	r2, r2, #26
 800528e:	d430      	bmi.n	80052f2 <_printf_common+0xba>
 8005290:	4641      	mov	r1, r8
 8005292:	4638      	mov	r0, r7
 8005294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005298:	47c8      	blx	r9
 800529a:	3001      	adds	r0, #1
 800529c:	d023      	beq.n	80052e6 <_printf_common+0xae>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	6922      	ldr	r2, [r4, #16]
 80052a2:	f003 0306 	and.w	r3, r3, #6
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	bf14      	ite	ne
 80052aa:	2500      	movne	r5, #0
 80052ac:	6833      	ldreq	r3, [r6, #0]
 80052ae:	f04f 0600 	mov.w	r6, #0
 80052b2:	bf08      	it	eq
 80052b4:	68e5      	ldreq	r5, [r4, #12]
 80052b6:	f104 041a 	add.w	r4, r4, #26
 80052ba:	bf08      	it	eq
 80052bc:	1aed      	subeq	r5, r5, r3
 80052be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80052c2:	bf08      	it	eq
 80052c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052c8:	4293      	cmp	r3, r2
 80052ca:	bfc4      	itt	gt
 80052cc:	1a9b      	subgt	r3, r3, r2
 80052ce:	18ed      	addgt	r5, r5, r3
 80052d0:	42b5      	cmp	r5, r6
 80052d2:	d11a      	bne.n	800530a <_printf_common+0xd2>
 80052d4:	2000      	movs	r0, #0
 80052d6:	e008      	b.n	80052ea <_printf_common+0xb2>
 80052d8:	2301      	movs	r3, #1
 80052da:	4652      	mov	r2, sl
 80052dc:	4641      	mov	r1, r8
 80052de:	4638      	mov	r0, r7
 80052e0:	47c8      	blx	r9
 80052e2:	3001      	adds	r0, #1
 80052e4:	d103      	bne.n	80052ee <_printf_common+0xb6>
 80052e6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ee:	3501      	adds	r5, #1
 80052f0:	e7c1      	b.n	8005276 <_printf_common+0x3e>
 80052f2:	2030      	movs	r0, #48	@ 0x30
 80052f4:	18e1      	adds	r1, r4, r3
 80052f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005300:	4422      	add	r2, r4
 8005302:	3302      	adds	r3, #2
 8005304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005308:	e7c2      	b.n	8005290 <_printf_common+0x58>
 800530a:	2301      	movs	r3, #1
 800530c:	4622      	mov	r2, r4
 800530e:	4641      	mov	r1, r8
 8005310:	4638      	mov	r0, r7
 8005312:	47c8      	blx	r9
 8005314:	3001      	adds	r0, #1
 8005316:	d0e6      	beq.n	80052e6 <_printf_common+0xae>
 8005318:	3601      	adds	r6, #1
 800531a:	e7d9      	b.n	80052d0 <_printf_common+0x98>

0800531c <_printf_i>:
 800531c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005320:	7e0f      	ldrb	r7, [r1, #24]
 8005322:	4691      	mov	r9, r2
 8005324:	2f78      	cmp	r7, #120	@ 0x78
 8005326:	4680      	mov	r8, r0
 8005328:	460c      	mov	r4, r1
 800532a:	469a      	mov	sl, r3
 800532c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800532e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005332:	d807      	bhi.n	8005344 <_printf_i+0x28>
 8005334:	2f62      	cmp	r7, #98	@ 0x62
 8005336:	d80a      	bhi.n	800534e <_printf_i+0x32>
 8005338:	2f00      	cmp	r7, #0
 800533a:	f000 80d1 	beq.w	80054e0 <_printf_i+0x1c4>
 800533e:	2f58      	cmp	r7, #88	@ 0x58
 8005340:	f000 80b8 	beq.w	80054b4 <_printf_i+0x198>
 8005344:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005348:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800534c:	e03a      	b.n	80053c4 <_printf_i+0xa8>
 800534e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005352:	2b15      	cmp	r3, #21
 8005354:	d8f6      	bhi.n	8005344 <_printf_i+0x28>
 8005356:	a101      	add	r1, pc, #4	@ (adr r1, 800535c <_printf_i+0x40>)
 8005358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800535c:	080053b5 	.word	0x080053b5
 8005360:	080053c9 	.word	0x080053c9
 8005364:	08005345 	.word	0x08005345
 8005368:	08005345 	.word	0x08005345
 800536c:	08005345 	.word	0x08005345
 8005370:	08005345 	.word	0x08005345
 8005374:	080053c9 	.word	0x080053c9
 8005378:	08005345 	.word	0x08005345
 800537c:	08005345 	.word	0x08005345
 8005380:	08005345 	.word	0x08005345
 8005384:	08005345 	.word	0x08005345
 8005388:	080054c7 	.word	0x080054c7
 800538c:	080053f3 	.word	0x080053f3
 8005390:	08005481 	.word	0x08005481
 8005394:	08005345 	.word	0x08005345
 8005398:	08005345 	.word	0x08005345
 800539c:	080054e9 	.word	0x080054e9
 80053a0:	08005345 	.word	0x08005345
 80053a4:	080053f3 	.word	0x080053f3
 80053a8:	08005345 	.word	0x08005345
 80053ac:	08005345 	.word	0x08005345
 80053b0:	08005489 	.word	0x08005489
 80053b4:	6833      	ldr	r3, [r6, #0]
 80053b6:	1d1a      	adds	r2, r3, #4
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6032      	str	r2, [r6, #0]
 80053bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053c4:	2301      	movs	r3, #1
 80053c6:	e09c      	b.n	8005502 <_printf_i+0x1e6>
 80053c8:	6833      	ldr	r3, [r6, #0]
 80053ca:	6820      	ldr	r0, [r4, #0]
 80053cc:	1d19      	adds	r1, r3, #4
 80053ce:	6031      	str	r1, [r6, #0]
 80053d0:	0606      	lsls	r6, r0, #24
 80053d2:	d501      	bpl.n	80053d8 <_printf_i+0xbc>
 80053d4:	681d      	ldr	r5, [r3, #0]
 80053d6:	e003      	b.n	80053e0 <_printf_i+0xc4>
 80053d8:	0645      	lsls	r5, r0, #25
 80053da:	d5fb      	bpl.n	80053d4 <_printf_i+0xb8>
 80053dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053e0:	2d00      	cmp	r5, #0
 80053e2:	da03      	bge.n	80053ec <_printf_i+0xd0>
 80053e4:	232d      	movs	r3, #45	@ 0x2d
 80053e6:	426d      	negs	r5, r5
 80053e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ec:	230a      	movs	r3, #10
 80053ee:	4858      	ldr	r0, [pc, #352]	@ (8005550 <_printf_i+0x234>)
 80053f0:	e011      	b.n	8005416 <_printf_i+0xfa>
 80053f2:	6821      	ldr	r1, [r4, #0]
 80053f4:	6833      	ldr	r3, [r6, #0]
 80053f6:	0608      	lsls	r0, r1, #24
 80053f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80053fc:	d402      	bmi.n	8005404 <_printf_i+0xe8>
 80053fe:	0649      	lsls	r1, r1, #25
 8005400:	bf48      	it	mi
 8005402:	b2ad      	uxthmi	r5, r5
 8005404:	2f6f      	cmp	r7, #111	@ 0x6f
 8005406:	6033      	str	r3, [r6, #0]
 8005408:	bf14      	ite	ne
 800540a:	230a      	movne	r3, #10
 800540c:	2308      	moveq	r3, #8
 800540e:	4850      	ldr	r0, [pc, #320]	@ (8005550 <_printf_i+0x234>)
 8005410:	2100      	movs	r1, #0
 8005412:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005416:	6866      	ldr	r6, [r4, #4]
 8005418:	2e00      	cmp	r6, #0
 800541a:	60a6      	str	r6, [r4, #8]
 800541c:	db05      	blt.n	800542a <_printf_i+0x10e>
 800541e:	6821      	ldr	r1, [r4, #0]
 8005420:	432e      	orrs	r6, r5
 8005422:	f021 0104 	bic.w	r1, r1, #4
 8005426:	6021      	str	r1, [r4, #0]
 8005428:	d04b      	beq.n	80054c2 <_printf_i+0x1a6>
 800542a:	4616      	mov	r6, r2
 800542c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005430:	fb03 5711 	mls	r7, r3, r1, r5
 8005434:	5dc7      	ldrb	r7, [r0, r7]
 8005436:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800543a:	462f      	mov	r7, r5
 800543c:	42bb      	cmp	r3, r7
 800543e:	460d      	mov	r5, r1
 8005440:	d9f4      	bls.n	800542c <_printf_i+0x110>
 8005442:	2b08      	cmp	r3, #8
 8005444:	d10b      	bne.n	800545e <_printf_i+0x142>
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	07df      	lsls	r7, r3, #31
 800544a:	d508      	bpl.n	800545e <_printf_i+0x142>
 800544c:	6923      	ldr	r3, [r4, #16]
 800544e:	6861      	ldr	r1, [r4, #4]
 8005450:	4299      	cmp	r1, r3
 8005452:	bfde      	ittt	le
 8005454:	2330      	movle	r3, #48	@ 0x30
 8005456:	f806 3c01 	strble.w	r3, [r6, #-1]
 800545a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800545e:	1b92      	subs	r2, r2, r6
 8005460:	6122      	str	r2, [r4, #16]
 8005462:	464b      	mov	r3, r9
 8005464:	4621      	mov	r1, r4
 8005466:	4640      	mov	r0, r8
 8005468:	f8cd a000 	str.w	sl, [sp]
 800546c:	aa03      	add	r2, sp, #12
 800546e:	f7ff fee3 	bl	8005238 <_printf_common>
 8005472:	3001      	adds	r0, #1
 8005474:	d14a      	bne.n	800550c <_printf_i+0x1f0>
 8005476:	f04f 30ff 	mov.w	r0, #4294967295
 800547a:	b004      	add	sp, #16
 800547c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	f043 0320 	orr.w	r3, r3, #32
 8005486:	6023      	str	r3, [r4, #0]
 8005488:	2778      	movs	r7, #120	@ 0x78
 800548a:	4832      	ldr	r0, [pc, #200]	@ (8005554 <_printf_i+0x238>)
 800548c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	6831      	ldr	r1, [r6, #0]
 8005494:	061f      	lsls	r7, r3, #24
 8005496:	f851 5b04 	ldr.w	r5, [r1], #4
 800549a:	d402      	bmi.n	80054a2 <_printf_i+0x186>
 800549c:	065f      	lsls	r7, r3, #25
 800549e:	bf48      	it	mi
 80054a0:	b2ad      	uxthmi	r5, r5
 80054a2:	6031      	str	r1, [r6, #0]
 80054a4:	07d9      	lsls	r1, r3, #31
 80054a6:	bf44      	itt	mi
 80054a8:	f043 0320 	orrmi.w	r3, r3, #32
 80054ac:	6023      	strmi	r3, [r4, #0]
 80054ae:	b11d      	cbz	r5, 80054b8 <_printf_i+0x19c>
 80054b0:	2310      	movs	r3, #16
 80054b2:	e7ad      	b.n	8005410 <_printf_i+0xf4>
 80054b4:	4826      	ldr	r0, [pc, #152]	@ (8005550 <_printf_i+0x234>)
 80054b6:	e7e9      	b.n	800548c <_printf_i+0x170>
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	f023 0320 	bic.w	r3, r3, #32
 80054be:	6023      	str	r3, [r4, #0]
 80054c0:	e7f6      	b.n	80054b0 <_printf_i+0x194>
 80054c2:	4616      	mov	r6, r2
 80054c4:	e7bd      	b.n	8005442 <_printf_i+0x126>
 80054c6:	6833      	ldr	r3, [r6, #0]
 80054c8:	6825      	ldr	r5, [r4, #0]
 80054ca:	1d18      	adds	r0, r3, #4
 80054cc:	6961      	ldr	r1, [r4, #20]
 80054ce:	6030      	str	r0, [r6, #0]
 80054d0:	062e      	lsls	r6, r5, #24
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	d501      	bpl.n	80054da <_printf_i+0x1be>
 80054d6:	6019      	str	r1, [r3, #0]
 80054d8:	e002      	b.n	80054e0 <_printf_i+0x1c4>
 80054da:	0668      	lsls	r0, r5, #25
 80054dc:	d5fb      	bpl.n	80054d6 <_printf_i+0x1ba>
 80054de:	8019      	strh	r1, [r3, #0]
 80054e0:	2300      	movs	r3, #0
 80054e2:	4616      	mov	r6, r2
 80054e4:	6123      	str	r3, [r4, #16]
 80054e6:	e7bc      	b.n	8005462 <_printf_i+0x146>
 80054e8:	6833      	ldr	r3, [r6, #0]
 80054ea:	2100      	movs	r1, #0
 80054ec:	1d1a      	adds	r2, r3, #4
 80054ee:	6032      	str	r2, [r6, #0]
 80054f0:	681e      	ldr	r6, [r3, #0]
 80054f2:	6862      	ldr	r2, [r4, #4]
 80054f4:	4630      	mov	r0, r6
 80054f6:	f000 fa12 	bl	800591e <memchr>
 80054fa:	b108      	cbz	r0, 8005500 <_printf_i+0x1e4>
 80054fc:	1b80      	subs	r0, r0, r6
 80054fe:	6060      	str	r0, [r4, #4]
 8005500:	6863      	ldr	r3, [r4, #4]
 8005502:	6123      	str	r3, [r4, #16]
 8005504:	2300      	movs	r3, #0
 8005506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800550a:	e7aa      	b.n	8005462 <_printf_i+0x146>
 800550c:	4632      	mov	r2, r6
 800550e:	4649      	mov	r1, r9
 8005510:	4640      	mov	r0, r8
 8005512:	6923      	ldr	r3, [r4, #16]
 8005514:	47d0      	blx	sl
 8005516:	3001      	adds	r0, #1
 8005518:	d0ad      	beq.n	8005476 <_printf_i+0x15a>
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	079b      	lsls	r3, r3, #30
 800551e:	d413      	bmi.n	8005548 <_printf_i+0x22c>
 8005520:	68e0      	ldr	r0, [r4, #12]
 8005522:	9b03      	ldr	r3, [sp, #12]
 8005524:	4298      	cmp	r0, r3
 8005526:	bfb8      	it	lt
 8005528:	4618      	movlt	r0, r3
 800552a:	e7a6      	b.n	800547a <_printf_i+0x15e>
 800552c:	2301      	movs	r3, #1
 800552e:	4632      	mov	r2, r6
 8005530:	4649      	mov	r1, r9
 8005532:	4640      	mov	r0, r8
 8005534:	47d0      	blx	sl
 8005536:	3001      	adds	r0, #1
 8005538:	d09d      	beq.n	8005476 <_printf_i+0x15a>
 800553a:	3501      	adds	r5, #1
 800553c:	68e3      	ldr	r3, [r4, #12]
 800553e:	9903      	ldr	r1, [sp, #12]
 8005540:	1a5b      	subs	r3, r3, r1
 8005542:	42ab      	cmp	r3, r5
 8005544:	dcf2      	bgt.n	800552c <_printf_i+0x210>
 8005546:	e7eb      	b.n	8005520 <_printf_i+0x204>
 8005548:	2500      	movs	r5, #0
 800554a:	f104 0619 	add.w	r6, r4, #25
 800554e:	e7f5      	b.n	800553c <_printf_i+0x220>
 8005550:	08007b80 	.word	0x08007b80
 8005554:	08007b91 	.word	0x08007b91

08005558 <std>:
 8005558:	2300      	movs	r3, #0
 800555a:	b510      	push	{r4, lr}
 800555c:	4604      	mov	r4, r0
 800555e:	e9c0 3300 	strd	r3, r3, [r0]
 8005562:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005566:	6083      	str	r3, [r0, #8]
 8005568:	8181      	strh	r1, [r0, #12]
 800556a:	6643      	str	r3, [r0, #100]	@ 0x64
 800556c:	81c2      	strh	r2, [r0, #14]
 800556e:	6183      	str	r3, [r0, #24]
 8005570:	4619      	mov	r1, r3
 8005572:	2208      	movs	r2, #8
 8005574:	305c      	adds	r0, #92	@ 0x5c
 8005576:	f000 f953 	bl	8005820 <memset>
 800557a:	4b0d      	ldr	r3, [pc, #52]	@ (80055b0 <std+0x58>)
 800557c:	6224      	str	r4, [r4, #32]
 800557e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005580:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <std+0x5c>)
 8005582:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005584:	4b0c      	ldr	r3, [pc, #48]	@ (80055b8 <std+0x60>)
 8005586:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005588:	4b0c      	ldr	r3, [pc, #48]	@ (80055bc <std+0x64>)
 800558a:	6323      	str	r3, [r4, #48]	@ 0x30
 800558c:	4b0c      	ldr	r3, [pc, #48]	@ (80055c0 <std+0x68>)
 800558e:	429c      	cmp	r4, r3
 8005590:	d006      	beq.n	80055a0 <std+0x48>
 8005592:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005596:	4294      	cmp	r4, r2
 8005598:	d002      	beq.n	80055a0 <std+0x48>
 800559a:	33d0      	adds	r3, #208	@ 0xd0
 800559c:	429c      	cmp	r4, r3
 800559e:	d105      	bne.n	80055ac <std+0x54>
 80055a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80055a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055a8:	f000 b9b6 	b.w	8005918 <__retarget_lock_init_recursive>
 80055ac:	bd10      	pop	{r4, pc}
 80055ae:	bf00      	nop
 80055b0:	08005721 	.word	0x08005721
 80055b4:	08005743 	.word	0x08005743
 80055b8:	0800577b 	.word	0x0800577b
 80055bc:	0800579f 	.word	0x0800579f
 80055c0:	2000080c 	.word	0x2000080c

080055c4 <stdio_exit_handler>:
 80055c4:	4a02      	ldr	r2, [pc, #8]	@ (80055d0 <stdio_exit_handler+0xc>)
 80055c6:	4903      	ldr	r1, [pc, #12]	@ (80055d4 <stdio_exit_handler+0x10>)
 80055c8:	4803      	ldr	r0, [pc, #12]	@ (80055d8 <stdio_exit_handler+0x14>)
 80055ca:	f000 b869 	b.w	80056a0 <_fwalk_sglue>
 80055ce:	bf00      	nop
 80055d0:	20000034 	.word	0x20000034
 80055d4:	080072b1 	.word	0x080072b1
 80055d8:	20000044 	.word	0x20000044

080055dc <cleanup_stdio>:
 80055dc:	6841      	ldr	r1, [r0, #4]
 80055de:	4b0c      	ldr	r3, [pc, #48]	@ (8005610 <cleanup_stdio+0x34>)
 80055e0:	b510      	push	{r4, lr}
 80055e2:	4299      	cmp	r1, r3
 80055e4:	4604      	mov	r4, r0
 80055e6:	d001      	beq.n	80055ec <cleanup_stdio+0x10>
 80055e8:	f001 fe62 	bl	80072b0 <_fflush_r>
 80055ec:	68a1      	ldr	r1, [r4, #8]
 80055ee:	4b09      	ldr	r3, [pc, #36]	@ (8005614 <cleanup_stdio+0x38>)
 80055f0:	4299      	cmp	r1, r3
 80055f2:	d002      	beq.n	80055fa <cleanup_stdio+0x1e>
 80055f4:	4620      	mov	r0, r4
 80055f6:	f001 fe5b 	bl	80072b0 <_fflush_r>
 80055fa:	68e1      	ldr	r1, [r4, #12]
 80055fc:	4b06      	ldr	r3, [pc, #24]	@ (8005618 <cleanup_stdio+0x3c>)
 80055fe:	4299      	cmp	r1, r3
 8005600:	d004      	beq.n	800560c <cleanup_stdio+0x30>
 8005602:	4620      	mov	r0, r4
 8005604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005608:	f001 be52 	b.w	80072b0 <_fflush_r>
 800560c:	bd10      	pop	{r4, pc}
 800560e:	bf00      	nop
 8005610:	2000080c 	.word	0x2000080c
 8005614:	20000874 	.word	0x20000874
 8005618:	200008dc 	.word	0x200008dc

0800561c <global_stdio_init.part.0>:
 800561c:	b510      	push	{r4, lr}
 800561e:	4b0b      	ldr	r3, [pc, #44]	@ (800564c <global_stdio_init.part.0+0x30>)
 8005620:	4c0b      	ldr	r4, [pc, #44]	@ (8005650 <global_stdio_init.part.0+0x34>)
 8005622:	4a0c      	ldr	r2, [pc, #48]	@ (8005654 <global_stdio_init.part.0+0x38>)
 8005624:	4620      	mov	r0, r4
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	2104      	movs	r1, #4
 800562a:	2200      	movs	r2, #0
 800562c:	f7ff ff94 	bl	8005558 <std>
 8005630:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005634:	2201      	movs	r2, #1
 8005636:	2109      	movs	r1, #9
 8005638:	f7ff ff8e 	bl	8005558 <std>
 800563c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005640:	2202      	movs	r2, #2
 8005642:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005646:	2112      	movs	r1, #18
 8005648:	f7ff bf86 	b.w	8005558 <std>
 800564c:	20000944 	.word	0x20000944
 8005650:	2000080c 	.word	0x2000080c
 8005654:	080055c5 	.word	0x080055c5

08005658 <__sfp_lock_acquire>:
 8005658:	4801      	ldr	r0, [pc, #4]	@ (8005660 <__sfp_lock_acquire+0x8>)
 800565a:	f000 b95e 	b.w	800591a <__retarget_lock_acquire_recursive>
 800565e:	bf00      	nop
 8005660:	2000094d 	.word	0x2000094d

08005664 <__sfp_lock_release>:
 8005664:	4801      	ldr	r0, [pc, #4]	@ (800566c <__sfp_lock_release+0x8>)
 8005666:	f000 b959 	b.w	800591c <__retarget_lock_release_recursive>
 800566a:	bf00      	nop
 800566c:	2000094d 	.word	0x2000094d

08005670 <__sinit>:
 8005670:	b510      	push	{r4, lr}
 8005672:	4604      	mov	r4, r0
 8005674:	f7ff fff0 	bl	8005658 <__sfp_lock_acquire>
 8005678:	6a23      	ldr	r3, [r4, #32]
 800567a:	b11b      	cbz	r3, 8005684 <__sinit+0x14>
 800567c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005680:	f7ff bff0 	b.w	8005664 <__sfp_lock_release>
 8005684:	4b04      	ldr	r3, [pc, #16]	@ (8005698 <__sinit+0x28>)
 8005686:	6223      	str	r3, [r4, #32]
 8005688:	4b04      	ldr	r3, [pc, #16]	@ (800569c <__sinit+0x2c>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1f5      	bne.n	800567c <__sinit+0xc>
 8005690:	f7ff ffc4 	bl	800561c <global_stdio_init.part.0>
 8005694:	e7f2      	b.n	800567c <__sinit+0xc>
 8005696:	bf00      	nop
 8005698:	080055dd 	.word	0x080055dd
 800569c:	20000944 	.word	0x20000944

080056a0 <_fwalk_sglue>:
 80056a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056a4:	4607      	mov	r7, r0
 80056a6:	4688      	mov	r8, r1
 80056a8:	4614      	mov	r4, r2
 80056aa:	2600      	movs	r6, #0
 80056ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056b0:	f1b9 0901 	subs.w	r9, r9, #1
 80056b4:	d505      	bpl.n	80056c2 <_fwalk_sglue+0x22>
 80056b6:	6824      	ldr	r4, [r4, #0]
 80056b8:	2c00      	cmp	r4, #0
 80056ba:	d1f7      	bne.n	80056ac <_fwalk_sglue+0xc>
 80056bc:	4630      	mov	r0, r6
 80056be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056c2:	89ab      	ldrh	r3, [r5, #12]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d907      	bls.n	80056d8 <_fwalk_sglue+0x38>
 80056c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056cc:	3301      	adds	r3, #1
 80056ce:	d003      	beq.n	80056d8 <_fwalk_sglue+0x38>
 80056d0:	4629      	mov	r1, r5
 80056d2:	4638      	mov	r0, r7
 80056d4:	47c0      	blx	r8
 80056d6:	4306      	orrs	r6, r0
 80056d8:	3568      	adds	r5, #104	@ 0x68
 80056da:	e7e9      	b.n	80056b0 <_fwalk_sglue+0x10>

080056dc <siprintf>:
 80056dc:	b40e      	push	{r1, r2, r3}
 80056de:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80056e2:	b510      	push	{r4, lr}
 80056e4:	2400      	movs	r4, #0
 80056e6:	b09d      	sub	sp, #116	@ 0x74
 80056e8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80056ea:	9002      	str	r0, [sp, #8]
 80056ec:	9006      	str	r0, [sp, #24]
 80056ee:	9107      	str	r1, [sp, #28]
 80056f0:	9104      	str	r1, [sp, #16]
 80056f2:	4809      	ldr	r0, [pc, #36]	@ (8005718 <siprintf+0x3c>)
 80056f4:	4909      	ldr	r1, [pc, #36]	@ (800571c <siprintf+0x40>)
 80056f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056fa:	9105      	str	r1, [sp, #20]
 80056fc:	6800      	ldr	r0, [r0, #0]
 80056fe:	a902      	add	r1, sp, #8
 8005700:	9301      	str	r3, [sp, #4]
 8005702:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005704:	f001 fc58 	bl	8006fb8 <_svfiprintf_r>
 8005708:	9b02      	ldr	r3, [sp, #8]
 800570a:	701c      	strb	r4, [r3, #0]
 800570c:	b01d      	add	sp, #116	@ 0x74
 800570e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005712:	b003      	add	sp, #12
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	20000040 	.word	0x20000040
 800571c:	ffff0208 	.word	0xffff0208

08005720 <__sread>:
 8005720:	b510      	push	{r4, lr}
 8005722:	460c      	mov	r4, r1
 8005724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005728:	f000 f8a8 	bl	800587c <_read_r>
 800572c:	2800      	cmp	r0, #0
 800572e:	bfab      	itete	ge
 8005730:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005732:	89a3      	ldrhlt	r3, [r4, #12]
 8005734:	181b      	addge	r3, r3, r0
 8005736:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800573a:	bfac      	ite	ge
 800573c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800573e:	81a3      	strhlt	r3, [r4, #12]
 8005740:	bd10      	pop	{r4, pc}

08005742 <__swrite>:
 8005742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005746:	461f      	mov	r7, r3
 8005748:	898b      	ldrh	r3, [r1, #12]
 800574a:	4605      	mov	r5, r0
 800574c:	05db      	lsls	r3, r3, #23
 800574e:	460c      	mov	r4, r1
 8005750:	4616      	mov	r6, r2
 8005752:	d505      	bpl.n	8005760 <__swrite+0x1e>
 8005754:	2302      	movs	r3, #2
 8005756:	2200      	movs	r2, #0
 8005758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800575c:	f000 f87c 	bl	8005858 <_lseek_r>
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	4632      	mov	r2, r6
 8005764:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005768:	81a3      	strh	r3, [r4, #12]
 800576a:	4628      	mov	r0, r5
 800576c:	463b      	mov	r3, r7
 800576e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005776:	f000 b893 	b.w	80058a0 <_write_r>

0800577a <__sseek>:
 800577a:	b510      	push	{r4, lr}
 800577c:	460c      	mov	r4, r1
 800577e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005782:	f000 f869 	bl	8005858 <_lseek_r>
 8005786:	1c43      	adds	r3, r0, #1
 8005788:	89a3      	ldrh	r3, [r4, #12]
 800578a:	bf15      	itete	ne
 800578c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800578e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005792:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005796:	81a3      	strheq	r3, [r4, #12]
 8005798:	bf18      	it	ne
 800579a:	81a3      	strhne	r3, [r4, #12]
 800579c:	bd10      	pop	{r4, pc}

0800579e <__sclose>:
 800579e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a2:	f000 b849 	b.w	8005838 <_close_r>

080057a6 <_vsniprintf_r>:
 80057a6:	b530      	push	{r4, r5, lr}
 80057a8:	4614      	mov	r4, r2
 80057aa:	2c00      	cmp	r4, #0
 80057ac:	4605      	mov	r5, r0
 80057ae:	461a      	mov	r2, r3
 80057b0:	b09b      	sub	sp, #108	@ 0x6c
 80057b2:	da05      	bge.n	80057c0 <_vsniprintf_r+0x1a>
 80057b4:	238b      	movs	r3, #139	@ 0x8b
 80057b6:	6003      	str	r3, [r0, #0]
 80057b8:	f04f 30ff 	mov.w	r0, #4294967295
 80057bc:	b01b      	add	sp, #108	@ 0x6c
 80057be:	bd30      	pop	{r4, r5, pc}
 80057c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80057c4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80057c8:	f04f 0300 	mov.w	r3, #0
 80057cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80057ce:	bf0c      	ite	eq
 80057d0:	4623      	moveq	r3, r4
 80057d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80057d6:	9302      	str	r3, [sp, #8]
 80057d8:	9305      	str	r3, [sp, #20]
 80057da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80057de:	9100      	str	r1, [sp, #0]
 80057e0:	9104      	str	r1, [sp, #16]
 80057e2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80057e6:	4669      	mov	r1, sp
 80057e8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80057ea:	f001 fbe5 	bl	8006fb8 <_svfiprintf_r>
 80057ee:	1c43      	adds	r3, r0, #1
 80057f0:	bfbc      	itt	lt
 80057f2:	238b      	movlt	r3, #139	@ 0x8b
 80057f4:	602b      	strlt	r3, [r5, #0]
 80057f6:	2c00      	cmp	r4, #0
 80057f8:	d0e0      	beq.n	80057bc <_vsniprintf_r+0x16>
 80057fa:	2200      	movs	r2, #0
 80057fc:	9b00      	ldr	r3, [sp, #0]
 80057fe:	701a      	strb	r2, [r3, #0]
 8005800:	e7dc      	b.n	80057bc <_vsniprintf_r+0x16>
	...

08005804 <vsniprintf>:
 8005804:	b507      	push	{r0, r1, r2, lr}
 8005806:	9300      	str	r3, [sp, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	460a      	mov	r2, r1
 800580c:	4601      	mov	r1, r0
 800580e:	4803      	ldr	r0, [pc, #12]	@ (800581c <vsniprintf+0x18>)
 8005810:	6800      	ldr	r0, [r0, #0]
 8005812:	f7ff ffc8 	bl	80057a6 <_vsniprintf_r>
 8005816:	b003      	add	sp, #12
 8005818:	f85d fb04 	ldr.w	pc, [sp], #4
 800581c:	20000040 	.word	0x20000040

08005820 <memset>:
 8005820:	4603      	mov	r3, r0
 8005822:	4402      	add	r2, r0
 8005824:	4293      	cmp	r3, r2
 8005826:	d100      	bne.n	800582a <memset+0xa>
 8005828:	4770      	bx	lr
 800582a:	f803 1b01 	strb.w	r1, [r3], #1
 800582e:	e7f9      	b.n	8005824 <memset+0x4>

08005830 <_localeconv_r>:
 8005830:	4800      	ldr	r0, [pc, #0]	@ (8005834 <_localeconv_r+0x4>)
 8005832:	4770      	bx	lr
 8005834:	20000180 	.word	0x20000180

08005838 <_close_r>:
 8005838:	b538      	push	{r3, r4, r5, lr}
 800583a:	2300      	movs	r3, #0
 800583c:	4d05      	ldr	r5, [pc, #20]	@ (8005854 <_close_r+0x1c>)
 800583e:	4604      	mov	r4, r0
 8005840:	4608      	mov	r0, r1
 8005842:	602b      	str	r3, [r5, #0]
 8005844:	f7fc fc6a 	bl	800211c <_close>
 8005848:	1c43      	adds	r3, r0, #1
 800584a:	d102      	bne.n	8005852 <_close_r+0x1a>
 800584c:	682b      	ldr	r3, [r5, #0]
 800584e:	b103      	cbz	r3, 8005852 <_close_r+0x1a>
 8005850:	6023      	str	r3, [r4, #0]
 8005852:	bd38      	pop	{r3, r4, r5, pc}
 8005854:	20000948 	.word	0x20000948

08005858 <_lseek_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4604      	mov	r4, r0
 800585c:	4608      	mov	r0, r1
 800585e:	4611      	mov	r1, r2
 8005860:	2200      	movs	r2, #0
 8005862:	4d05      	ldr	r5, [pc, #20]	@ (8005878 <_lseek_r+0x20>)
 8005864:	602a      	str	r2, [r5, #0]
 8005866:	461a      	mov	r2, r3
 8005868:	f7fc fc7c 	bl	8002164 <_lseek>
 800586c:	1c43      	adds	r3, r0, #1
 800586e:	d102      	bne.n	8005876 <_lseek_r+0x1e>
 8005870:	682b      	ldr	r3, [r5, #0]
 8005872:	b103      	cbz	r3, 8005876 <_lseek_r+0x1e>
 8005874:	6023      	str	r3, [r4, #0]
 8005876:	bd38      	pop	{r3, r4, r5, pc}
 8005878:	20000948 	.word	0x20000948

0800587c <_read_r>:
 800587c:	b538      	push	{r3, r4, r5, lr}
 800587e:	4604      	mov	r4, r0
 8005880:	4608      	mov	r0, r1
 8005882:	4611      	mov	r1, r2
 8005884:	2200      	movs	r2, #0
 8005886:	4d05      	ldr	r5, [pc, #20]	@ (800589c <_read_r+0x20>)
 8005888:	602a      	str	r2, [r5, #0]
 800588a:	461a      	mov	r2, r3
 800588c:	f7fc fc0d 	bl	80020aa <_read>
 8005890:	1c43      	adds	r3, r0, #1
 8005892:	d102      	bne.n	800589a <_read_r+0x1e>
 8005894:	682b      	ldr	r3, [r5, #0]
 8005896:	b103      	cbz	r3, 800589a <_read_r+0x1e>
 8005898:	6023      	str	r3, [r4, #0]
 800589a:	bd38      	pop	{r3, r4, r5, pc}
 800589c:	20000948 	.word	0x20000948

080058a0 <_write_r>:
 80058a0:	b538      	push	{r3, r4, r5, lr}
 80058a2:	4604      	mov	r4, r0
 80058a4:	4608      	mov	r0, r1
 80058a6:	4611      	mov	r1, r2
 80058a8:	2200      	movs	r2, #0
 80058aa:	4d05      	ldr	r5, [pc, #20]	@ (80058c0 <_write_r+0x20>)
 80058ac:	602a      	str	r2, [r5, #0]
 80058ae:	461a      	mov	r2, r3
 80058b0:	f7fc fc18 	bl	80020e4 <_write>
 80058b4:	1c43      	adds	r3, r0, #1
 80058b6:	d102      	bne.n	80058be <_write_r+0x1e>
 80058b8:	682b      	ldr	r3, [r5, #0]
 80058ba:	b103      	cbz	r3, 80058be <_write_r+0x1e>
 80058bc:	6023      	str	r3, [r4, #0]
 80058be:	bd38      	pop	{r3, r4, r5, pc}
 80058c0:	20000948 	.word	0x20000948

080058c4 <__errno>:
 80058c4:	4b01      	ldr	r3, [pc, #4]	@ (80058cc <__errno+0x8>)
 80058c6:	6818      	ldr	r0, [r3, #0]
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	20000040 	.word	0x20000040

080058d0 <__libc_init_array>:
 80058d0:	b570      	push	{r4, r5, r6, lr}
 80058d2:	2600      	movs	r6, #0
 80058d4:	4d0c      	ldr	r5, [pc, #48]	@ (8005908 <__libc_init_array+0x38>)
 80058d6:	4c0d      	ldr	r4, [pc, #52]	@ (800590c <__libc_init_array+0x3c>)
 80058d8:	1b64      	subs	r4, r4, r5
 80058da:	10a4      	asrs	r4, r4, #2
 80058dc:	42a6      	cmp	r6, r4
 80058de:	d109      	bne.n	80058f4 <__libc_init_array+0x24>
 80058e0:	f002 f874 	bl	80079cc <_init>
 80058e4:	2600      	movs	r6, #0
 80058e6:	4d0a      	ldr	r5, [pc, #40]	@ (8005910 <__libc_init_array+0x40>)
 80058e8:	4c0a      	ldr	r4, [pc, #40]	@ (8005914 <__libc_init_array+0x44>)
 80058ea:	1b64      	subs	r4, r4, r5
 80058ec:	10a4      	asrs	r4, r4, #2
 80058ee:	42a6      	cmp	r6, r4
 80058f0:	d105      	bne.n	80058fe <__libc_init_array+0x2e>
 80058f2:	bd70      	pop	{r4, r5, r6, pc}
 80058f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f8:	4798      	blx	r3
 80058fa:	3601      	adds	r6, #1
 80058fc:	e7ee      	b.n	80058dc <__libc_init_array+0xc>
 80058fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005902:	4798      	blx	r3
 8005904:	3601      	adds	r6, #1
 8005906:	e7f2      	b.n	80058ee <__libc_init_array+0x1e>
 8005908:	08007eec 	.word	0x08007eec
 800590c:	08007eec 	.word	0x08007eec
 8005910:	08007eec 	.word	0x08007eec
 8005914:	08007ef0 	.word	0x08007ef0

08005918 <__retarget_lock_init_recursive>:
 8005918:	4770      	bx	lr

0800591a <__retarget_lock_acquire_recursive>:
 800591a:	4770      	bx	lr

0800591c <__retarget_lock_release_recursive>:
 800591c:	4770      	bx	lr

0800591e <memchr>:
 800591e:	4603      	mov	r3, r0
 8005920:	b510      	push	{r4, lr}
 8005922:	b2c9      	uxtb	r1, r1
 8005924:	4402      	add	r2, r0
 8005926:	4293      	cmp	r3, r2
 8005928:	4618      	mov	r0, r3
 800592a:	d101      	bne.n	8005930 <memchr+0x12>
 800592c:	2000      	movs	r0, #0
 800592e:	e003      	b.n	8005938 <memchr+0x1a>
 8005930:	7804      	ldrb	r4, [r0, #0]
 8005932:	3301      	adds	r3, #1
 8005934:	428c      	cmp	r4, r1
 8005936:	d1f6      	bne.n	8005926 <memchr+0x8>
 8005938:	bd10      	pop	{r4, pc}

0800593a <memcpy>:
 800593a:	440a      	add	r2, r1
 800593c:	4291      	cmp	r1, r2
 800593e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005942:	d100      	bne.n	8005946 <memcpy+0xc>
 8005944:	4770      	bx	lr
 8005946:	b510      	push	{r4, lr}
 8005948:	f811 4b01 	ldrb.w	r4, [r1], #1
 800594c:	4291      	cmp	r1, r2
 800594e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005952:	d1f9      	bne.n	8005948 <memcpy+0xe>
 8005954:	bd10      	pop	{r4, pc}

08005956 <quorem>:
 8005956:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800595a:	6903      	ldr	r3, [r0, #16]
 800595c:	690c      	ldr	r4, [r1, #16]
 800595e:	4607      	mov	r7, r0
 8005960:	42a3      	cmp	r3, r4
 8005962:	db7e      	blt.n	8005a62 <quorem+0x10c>
 8005964:	3c01      	subs	r4, #1
 8005966:	00a3      	lsls	r3, r4, #2
 8005968:	f100 0514 	add.w	r5, r0, #20
 800596c:	f101 0814 	add.w	r8, r1, #20
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005976:	9301      	str	r3, [sp, #4]
 8005978:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800597c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005980:	3301      	adds	r3, #1
 8005982:	429a      	cmp	r2, r3
 8005984:	fbb2 f6f3 	udiv	r6, r2, r3
 8005988:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800598c:	d32e      	bcc.n	80059ec <quorem+0x96>
 800598e:	f04f 0a00 	mov.w	sl, #0
 8005992:	46c4      	mov	ip, r8
 8005994:	46ae      	mov	lr, r5
 8005996:	46d3      	mov	fp, sl
 8005998:	f85c 3b04 	ldr.w	r3, [ip], #4
 800599c:	b298      	uxth	r0, r3
 800599e:	fb06 a000 	mla	r0, r6, r0, sl
 80059a2:	0c1b      	lsrs	r3, r3, #16
 80059a4:	0c02      	lsrs	r2, r0, #16
 80059a6:	fb06 2303 	mla	r3, r6, r3, r2
 80059aa:	f8de 2000 	ldr.w	r2, [lr]
 80059ae:	b280      	uxth	r0, r0
 80059b0:	b292      	uxth	r2, r2
 80059b2:	1a12      	subs	r2, r2, r0
 80059b4:	445a      	add	r2, fp
 80059b6:	f8de 0000 	ldr.w	r0, [lr]
 80059ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059be:	b29b      	uxth	r3, r3
 80059c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80059c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80059c8:	b292      	uxth	r2, r2
 80059ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80059ce:	45e1      	cmp	r9, ip
 80059d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80059d4:	f84e 2b04 	str.w	r2, [lr], #4
 80059d8:	d2de      	bcs.n	8005998 <quorem+0x42>
 80059da:	9b00      	ldr	r3, [sp, #0]
 80059dc:	58eb      	ldr	r3, [r5, r3]
 80059de:	b92b      	cbnz	r3, 80059ec <quorem+0x96>
 80059e0:	9b01      	ldr	r3, [sp, #4]
 80059e2:	3b04      	subs	r3, #4
 80059e4:	429d      	cmp	r5, r3
 80059e6:	461a      	mov	r2, r3
 80059e8:	d32f      	bcc.n	8005a4a <quorem+0xf4>
 80059ea:	613c      	str	r4, [r7, #16]
 80059ec:	4638      	mov	r0, r7
 80059ee:	f001 f97f 	bl	8006cf0 <__mcmp>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	db25      	blt.n	8005a42 <quorem+0xec>
 80059f6:	4629      	mov	r1, r5
 80059f8:	2000      	movs	r0, #0
 80059fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80059fe:	f8d1 c000 	ldr.w	ip, [r1]
 8005a02:	fa1f fe82 	uxth.w	lr, r2
 8005a06:	fa1f f38c 	uxth.w	r3, ip
 8005a0a:	eba3 030e 	sub.w	r3, r3, lr
 8005a0e:	4403      	add	r3, r0
 8005a10:	0c12      	lsrs	r2, r2, #16
 8005a12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005a16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a20:	45c1      	cmp	r9, r8
 8005a22:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005a26:	f841 3b04 	str.w	r3, [r1], #4
 8005a2a:	d2e6      	bcs.n	80059fa <quorem+0xa4>
 8005a2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a34:	b922      	cbnz	r2, 8005a40 <quorem+0xea>
 8005a36:	3b04      	subs	r3, #4
 8005a38:	429d      	cmp	r5, r3
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	d30b      	bcc.n	8005a56 <quorem+0x100>
 8005a3e:	613c      	str	r4, [r7, #16]
 8005a40:	3601      	adds	r6, #1
 8005a42:	4630      	mov	r0, r6
 8005a44:	b003      	add	sp, #12
 8005a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a4a:	6812      	ldr	r2, [r2, #0]
 8005a4c:	3b04      	subs	r3, #4
 8005a4e:	2a00      	cmp	r2, #0
 8005a50:	d1cb      	bne.n	80059ea <quorem+0x94>
 8005a52:	3c01      	subs	r4, #1
 8005a54:	e7c6      	b.n	80059e4 <quorem+0x8e>
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	3b04      	subs	r3, #4
 8005a5a:	2a00      	cmp	r2, #0
 8005a5c:	d1ef      	bne.n	8005a3e <quorem+0xe8>
 8005a5e:	3c01      	subs	r4, #1
 8005a60:	e7ea      	b.n	8005a38 <quorem+0xe2>
 8005a62:	2000      	movs	r0, #0
 8005a64:	e7ee      	b.n	8005a44 <quorem+0xee>
	...

08005a68 <_dtoa_r>:
 8005a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a6c:	4614      	mov	r4, r2
 8005a6e:	461d      	mov	r5, r3
 8005a70:	69c7      	ldr	r7, [r0, #28]
 8005a72:	b097      	sub	sp, #92	@ 0x5c
 8005a74:	4681      	mov	r9, r0
 8005a76:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005a7a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005a7c:	b97f      	cbnz	r7, 8005a9e <_dtoa_r+0x36>
 8005a7e:	2010      	movs	r0, #16
 8005a80:	f000 fe0e 	bl	80066a0 <malloc>
 8005a84:	4602      	mov	r2, r0
 8005a86:	f8c9 001c 	str.w	r0, [r9, #28]
 8005a8a:	b920      	cbnz	r0, 8005a96 <_dtoa_r+0x2e>
 8005a8c:	21ef      	movs	r1, #239	@ 0xef
 8005a8e:	4bac      	ldr	r3, [pc, #688]	@ (8005d40 <_dtoa_r+0x2d8>)
 8005a90:	48ac      	ldr	r0, [pc, #688]	@ (8005d44 <_dtoa_r+0x2dc>)
 8005a92:	f001 fc5f 	bl	8007354 <__assert_func>
 8005a96:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005a9a:	6007      	str	r7, [r0, #0]
 8005a9c:	60c7      	str	r7, [r0, #12]
 8005a9e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005aa2:	6819      	ldr	r1, [r3, #0]
 8005aa4:	b159      	cbz	r1, 8005abe <_dtoa_r+0x56>
 8005aa6:	685a      	ldr	r2, [r3, #4]
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	4093      	lsls	r3, r2
 8005aac:	604a      	str	r2, [r1, #4]
 8005aae:	608b      	str	r3, [r1, #8]
 8005ab0:	4648      	mov	r0, r9
 8005ab2:	f000 feeb 	bl	800688c <_Bfree>
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	1e2b      	subs	r3, r5, #0
 8005ac0:	bfaf      	iteee	ge
 8005ac2:	2300      	movge	r3, #0
 8005ac4:	2201      	movlt	r2, #1
 8005ac6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005aca:	9307      	strlt	r3, [sp, #28]
 8005acc:	bfa8      	it	ge
 8005ace:	6033      	strge	r3, [r6, #0]
 8005ad0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005ad4:	4b9c      	ldr	r3, [pc, #624]	@ (8005d48 <_dtoa_r+0x2e0>)
 8005ad6:	bfb8      	it	lt
 8005ad8:	6032      	strlt	r2, [r6, #0]
 8005ada:	ea33 0308 	bics.w	r3, r3, r8
 8005ade:	d112      	bne.n	8005b06 <_dtoa_r+0x9e>
 8005ae0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ae4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ae6:	6013      	str	r3, [r2, #0]
 8005ae8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005aec:	4323      	orrs	r3, r4
 8005aee:	f000 855e 	beq.w	80065ae <_dtoa_r+0xb46>
 8005af2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005af4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005d4c <_dtoa_r+0x2e4>
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 8560 	beq.w	80065be <_dtoa_r+0xb56>
 8005afe:	f10a 0303 	add.w	r3, sl, #3
 8005b02:	f000 bd5a 	b.w	80065ba <_dtoa_r+0xb52>
 8005b06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b12:	2200      	movs	r2, #0
 8005b14:	2300      	movs	r3, #0
 8005b16:	f7fa ff47 	bl	80009a8 <__aeabi_dcmpeq>
 8005b1a:	4607      	mov	r7, r0
 8005b1c:	b158      	cbz	r0, 8005b36 <_dtoa_r+0xce>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005b22:	6013      	str	r3, [r2, #0]
 8005b24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b26:	b113      	cbz	r3, 8005b2e <_dtoa_r+0xc6>
 8005b28:	4b89      	ldr	r3, [pc, #548]	@ (8005d50 <_dtoa_r+0x2e8>)
 8005b2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005b2c:	6013      	str	r3, [r2, #0]
 8005b2e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005d54 <_dtoa_r+0x2ec>
 8005b32:	f000 bd44 	b.w	80065be <_dtoa_r+0xb56>
 8005b36:	ab14      	add	r3, sp, #80	@ 0x50
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	ab15      	add	r3, sp, #84	@ 0x54
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	4648      	mov	r0, r9
 8005b40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005b44:	f001 f984 	bl	8006e50 <__d2b>
 8005b48:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005b4c:	9003      	str	r0, [sp, #12]
 8005b4e:	2e00      	cmp	r6, #0
 8005b50:	d078      	beq.n	8005c44 <_dtoa_r+0x1dc>
 8005b52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b58:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b60:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005b64:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005b68:	9712      	str	r7, [sp, #72]	@ 0x48
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	4b7a      	ldr	r3, [pc, #488]	@ (8005d58 <_dtoa_r+0x2f0>)
 8005b70:	f7fa fafa 	bl	8000168 <__aeabi_dsub>
 8005b74:	a36c      	add	r3, pc, #432	@ (adr r3, 8005d28 <_dtoa_r+0x2c0>)
 8005b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7a:	f7fa fcad 	bl	80004d8 <__aeabi_dmul>
 8005b7e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005d30 <_dtoa_r+0x2c8>)
 8005b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b84:	f7fa faf2 	bl	800016c <__adddf3>
 8005b88:	4604      	mov	r4, r0
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	460d      	mov	r5, r1
 8005b8e:	f7fa fc39 	bl	8000404 <__aeabi_i2d>
 8005b92:	a369      	add	r3, pc, #420	@ (adr r3, 8005d38 <_dtoa_r+0x2d0>)
 8005b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b98:	f7fa fc9e 	bl	80004d8 <__aeabi_dmul>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	f7fa fae2 	bl	800016c <__adddf3>
 8005ba8:	4604      	mov	r4, r0
 8005baa:	460d      	mov	r5, r1
 8005bac:	f7fa ff44 	bl	8000a38 <__aeabi_d2iz>
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	4607      	mov	r7, r0
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fa feff 	bl	80009bc <__aeabi_dcmplt>
 8005bbe:	b140      	cbz	r0, 8005bd2 <_dtoa_r+0x16a>
 8005bc0:	4638      	mov	r0, r7
 8005bc2:	f7fa fc1f 	bl	8000404 <__aeabi_i2d>
 8005bc6:	4622      	mov	r2, r4
 8005bc8:	462b      	mov	r3, r5
 8005bca:	f7fa feed 	bl	80009a8 <__aeabi_dcmpeq>
 8005bce:	b900      	cbnz	r0, 8005bd2 <_dtoa_r+0x16a>
 8005bd0:	3f01      	subs	r7, #1
 8005bd2:	2f16      	cmp	r7, #22
 8005bd4:	d854      	bhi.n	8005c80 <_dtoa_r+0x218>
 8005bd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bda:	4b60      	ldr	r3, [pc, #384]	@ (8005d5c <_dtoa_r+0x2f4>)
 8005bdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be4:	f7fa feea 	bl	80009bc <__aeabi_dcmplt>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d04b      	beq.n	8005c84 <_dtoa_r+0x21c>
 8005bec:	2300      	movs	r3, #0
 8005bee:	3f01      	subs	r7, #1
 8005bf0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005bf2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005bf4:	1b9b      	subs	r3, r3, r6
 8005bf6:	1e5a      	subs	r2, r3, #1
 8005bf8:	bf49      	itett	mi
 8005bfa:	f1c3 0301 	rsbmi	r3, r3, #1
 8005bfe:	2300      	movpl	r3, #0
 8005c00:	9304      	strmi	r3, [sp, #16]
 8005c02:	2300      	movmi	r3, #0
 8005c04:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c06:	bf54      	ite	pl
 8005c08:	9304      	strpl	r3, [sp, #16]
 8005c0a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005c0c:	2f00      	cmp	r7, #0
 8005c0e:	db3b      	blt.n	8005c88 <_dtoa_r+0x220>
 8005c10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c12:	970e      	str	r7, [sp, #56]	@ 0x38
 8005c14:	443b      	add	r3, r7
 8005c16:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c18:	2300      	movs	r3, #0
 8005c1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c1c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c1e:	2b09      	cmp	r3, #9
 8005c20:	d865      	bhi.n	8005cee <_dtoa_r+0x286>
 8005c22:	2b05      	cmp	r3, #5
 8005c24:	bfc4      	itt	gt
 8005c26:	3b04      	subgt	r3, #4
 8005c28:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005c2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c2c:	bfc8      	it	gt
 8005c2e:	2400      	movgt	r4, #0
 8005c30:	f1a3 0302 	sub.w	r3, r3, #2
 8005c34:	bfd8      	it	le
 8005c36:	2401      	movle	r4, #1
 8005c38:	2b03      	cmp	r3, #3
 8005c3a:	d864      	bhi.n	8005d06 <_dtoa_r+0x29e>
 8005c3c:	e8df f003 	tbb	[pc, r3]
 8005c40:	2c385553 	.word	0x2c385553
 8005c44:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005c48:	441e      	add	r6, r3
 8005c4a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005c4e:	2b20      	cmp	r3, #32
 8005c50:	bfc1      	itttt	gt
 8005c52:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005c56:	fa08 f803 	lslgt.w	r8, r8, r3
 8005c5a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005c5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005c62:	bfd6      	itet	le
 8005c64:	f1c3 0320 	rsble	r3, r3, #32
 8005c68:	ea48 0003 	orrgt.w	r0, r8, r3
 8005c6c:	fa04 f003 	lslle.w	r0, r4, r3
 8005c70:	f7fa fbb8 	bl	80003e4 <__aeabi_ui2d>
 8005c74:	2201      	movs	r2, #1
 8005c76:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005c7a:	3e01      	subs	r6, #1
 8005c7c:	9212      	str	r2, [sp, #72]	@ 0x48
 8005c7e:	e774      	b.n	8005b6a <_dtoa_r+0x102>
 8005c80:	2301      	movs	r3, #1
 8005c82:	e7b5      	b.n	8005bf0 <_dtoa_r+0x188>
 8005c84:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005c86:	e7b4      	b.n	8005bf2 <_dtoa_r+0x18a>
 8005c88:	9b04      	ldr	r3, [sp, #16]
 8005c8a:	1bdb      	subs	r3, r3, r7
 8005c8c:	9304      	str	r3, [sp, #16]
 8005c8e:	427b      	negs	r3, r7
 8005c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c92:	2300      	movs	r3, #0
 8005c94:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c96:	e7c1      	b.n	8005c1c <_dtoa_r+0x1b4>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c9e:	eb07 0b03 	add.w	fp, r7, r3
 8005ca2:	f10b 0301 	add.w	r3, fp, #1
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	9308      	str	r3, [sp, #32]
 8005caa:	bfb8      	it	lt
 8005cac:	2301      	movlt	r3, #1
 8005cae:	e006      	b.n	8005cbe <_dtoa_r+0x256>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	dd28      	ble.n	8005d0c <_dtoa_r+0x2a4>
 8005cba:	469b      	mov	fp, r3
 8005cbc:	9308      	str	r3, [sp, #32]
 8005cbe:	2100      	movs	r1, #0
 8005cc0:	2204      	movs	r2, #4
 8005cc2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005cc6:	f102 0514 	add.w	r5, r2, #20
 8005cca:	429d      	cmp	r5, r3
 8005ccc:	d926      	bls.n	8005d1c <_dtoa_r+0x2b4>
 8005cce:	6041      	str	r1, [r0, #4]
 8005cd0:	4648      	mov	r0, r9
 8005cd2:	f000 fd9b 	bl	800680c <_Balloc>
 8005cd6:	4682      	mov	sl, r0
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	d143      	bne.n	8005d64 <_dtoa_r+0x2fc>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	f240 11af 	movw	r1, #431	@ 0x1af
 8005ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8005d60 <_dtoa_r+0x2f8>)
 8005ce4:	e6d4      	b.n	8005a90 <_dtoa_r+0x28>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e7e3      	b.n	8005cb2 <_dtoa_r+0x24a>
 8005cea:	2300      	movs	r3, #0
 8005cec:	e7d5      	b.n	8005c9a <_dtoa_r+0x232>
 8005cee:	2401      	movs	r4, #1
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005cf4:	9320      	str	r3, [sp, #128]	@ 0x80
 8005cf6:	f04f 3bff 	mov.w	fp, #4294967295
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2312      	movs	r3, #18
 8005cfe:	f8cd b020 	str.w	fp, [sp, #32]
 8005d02:	9221      	str	r2, [sp, #132]	@ 0x84
 8005d04:	e7db      	b.n	8005cbe <_dtoa_r+0x256>
 8005d06:	2301      	movs	r3, #1
 8005d08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d0a:	e7f4      	b.n	8005cf6 <_dtoa_r+0x28e>
 8005d0c:	f04f 0b01 	mov.w	fp, #1
 8005d10:	465b      	mov	r3, fp
 8005d12:	f8cd b020 	str.w	fp, [sp, #32]
 8005d16:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005d1a:	e7d0      	b.n	8005cbe <_dtoa_r+0x256>
 8005d1c:	3101      	adds	r1, #1
 8005d1e:	0052      	lsls	r2, r2, #1
 8005d20:	e7d1      	b.n	8005cc6 <_dtoa_r+0x25e>
 8005d22:	bf00      	nop
 8005d24:	f3af 8000 	nop.w
 8005d28:	636f4361 	.word	0x636f4361
 8005d2c:	3fd287a7 	.word	0x3fd287a7
 8005d30:	8b60c8b3 	.word	0x8b60c8b3
 8005d34:	3fc68a28 	.word	0x3fc68a28
 8005d38:	509f79fb 	.word	0x509f79fb
 8005d3c:	3fd34413 	.word	0x3fd34413
 8005d40:	08007baf 	.word	0x08007baf
 8005d44:	08007bc6 	.word	0x08007bc6
 8005d48:	7ff00000 	.word	0x7ff00000
 8005d4c:	08007bab 	.word	0x08007bab
 8005d50:	08007b7f 	.word	0x08007b7f
 8005d54:	08007b7e 	.word	0x08007b7e
 8005d58:	3ff80000 	.word	0x3ff80000
 8005d5c:	08007d18 	.word	0x08007d18
 8005d60:	08007c1e 	.word	0x08007c1e
 8005d64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d68:	6018      	str	r0, [r3, #0]
 8005d6a:	9b08      	ldr	r3, [sp, #32]
 8005d6c:	2b0e      	cmp	r3, #14
 8005d6e:	f200 80a1 	bhi.w	8005eb4 <_dtoa_r+0x44c>
 8005d72:	2c00      	cmp	r4, #0
 8005d74:	f000 809e 	beq.w	8005eb4 <_dtoa_r+0x44c>
 8005d78:	2f00      	cmp	r7, #0
 8005d7a:	dd33      	ble.n	8005de4 <_dtoa_r+0x37c>
 8005d7c:	4b9c      	ldr	r3, [pc, #624]	@ (8005ff0 <_dtoa_r+0x588>)
 8005d7e:	f007 020f 	and.w	r2, r7, #15
 8005d82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d86:	05f8      	lsls	r0, r7, #23
 8005d88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d8c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005d90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005d94:	d516      	bpl.n	8005dc4 <_dtoa_r+0x35c>
 8005d96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d9a:	4b96      	ldr	r3, [pc, #600]	@ (8005ff4 <_dtoa_r+0x58c>)
 8005d9c:	2603      	movs	r6, #3
 8005d9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005da2:	f7fa fcc3 	bl	800072c <__aeabi_ddiv>
 8005da6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005daa:	f004 040f 	and.w	r4, r4, #15
 8005dae:	4d91      	ldr	r5, [pc, #580]	@ (8005ff4 <_dtoa_r+0x58c>)
 8005db0:	b954      	cbnz	r4, 8005dc8 <_dtoa_r+0x360>
 8005db2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005db6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dba:	f7fa fcb7 	bl	800072c <__aeabi_ddiv>
 8005dbe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dc2:	e028      	b.n	8005e16 <_dtoa_r+0x3ae>
 8005dc4:	2602      	movs	r6, #2
 8005dc6:	e7f2      	b.n	8005dae <_dtoa_r+0x346>
 8005dc8:	07e1      	lsls	r1, r4, #31
 8005dca:	d508      	bpl.n	8005dde <_dtoa_r+0x376>
 8005dcc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005dd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005dd4:	f7fa fb80 	bl	80004d8 <__aeabi_dmul>
 8005dd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ddc:	3601      	adds	r6, #1
 8005dde:	1064      	asrs	r4, r4, #1
 8005de0:	3508      	adds	r5, #8
 8005de2:	e7e5      	b.n	8005db0 <_dtoa_r+0x348>
 8005de4:	f000 80af 	beq.w	8005f46 <_dtoa_r+0x4de>
 8005de8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dec:	427c      	negs	r4, r7
 8005dee:	4b80      	ldr	r3, [pc, #512]	@ (8005ff0 <_dtoa_r+0x588>)
 8005df0:	f004 020f 	and.w	r2, r4, #15
 8005df4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfc:	f7fa fb6c 	bl	80004d8 <__aeabi_dmul>
 8005e00:	2602      	movs	r6, #2
 8005e02:	2300      	movs	r3, #0
 8005e04:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e08:	4d7a      	ldr	r5, [pc, #488]	@ (8005ff4 <_dtoa_r+0x58c>)
 8005e0a:	1124      	asrs	r4, r4, #4
 8005e0c:	2c00      	cmp	r4, #0
 8005e0e:	f040 808f 	bne.w	8005f30 <_dtoa_r+0x4c8>
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1d3      	bne.n	8005dbe <_dtoa_r+0x356>
 8005e16:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005e1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 8094 	beq.w	8005f4a <_dtoa_r+0x4e2>
 8005e22:	2200      	movs	r2, #0
 8005e24:	4620      	mov	r0, r4
 8005e26:	4629      	mov	r1, r5
 8005e28:	4b73      	ldr	r3, [pc, #460]	@ (8005ff8 <_dtoa_r+0x590>)
 8005e2a:	f7fa fdc7 	bl	80009bc <__aeabi_dcmplt>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	f000 808b 	beq.w	8005f4a <_dtoa_r+0x4e2>
 8005e34:	9b08      	ldr	r3, [sp, #32]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f000 8087 	beq.w	8005f4a <_dtoa_r+0x4e2>
 8005e3c:	f1bb 0f00 	cmp.w	fp, #0
 8005e40:	dd34      	ble.n	8005eac <_dtoa_r+0x444>
 8005e42:	4620      	mov	r0, r4
 8005e44:	2200      	movs	r2, #0
 8005e46:	4629      	mov	r1, r5
 8005e48:	4b6c      	ldr	r3, [pc, #432]	@ (8005ffc <_dtoa_r+0x594>)
 8005e4a:	f7fa fb45 	bl	80004d8 <__aeabi_dmul>
 8005e4e:	465c      	mov	r4, fp
 8005e50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e54:	f107 38ff 	add.w	r8, r7, #4294967295
 8005e58:	3601      	adds	r6, #1
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f7fa fad2 	bl	8000404 <__aeabi_i2d>
 8005e60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e64:	f7fa fb38 	bl	80004d8 <__aeabi_dmul>
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4b65      	ldr	r3, [pc, #404]	@ (8006000 <_dtoa_r+0x598>)
 8005e6c:	f7fa f97e 	bl	800016c <__adddf3>
 8005e70:	4605      	mov	r5, r0
 8005e72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005e76:	2c00      	cmp	r4, #0
 8005e78:	d16a      	bne.n	8005f50 <_dtoa_r+0x4e8>
 8005e7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4b60      	ldr	r3, [pc, #384]	@ (8006004 <_dtoa_r+0x59c>)
 8005e82:	f7fa f971 	bl	8000168 <__aeabi_dsub>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e8e:	462a      	mov	r2, r5
 8005e90:	4633      	mov	r3, r6
 8005e92:	f7fa fdb1 	bl	80009f8 <__aeabi_dcmpgt>
 8005e96:	2800      	cmp	r0, #0
 8005e98:	f040 8298 	bne.w	80063cc <_dtoa_r+0x964>
 8005e9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ea0:	462a      	mov	r2, r5
 8005ea2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005ea6:	f7fa fd89 	bl	80009bc <__aeabi_dcmplt>
 8005eaa:	bb38      	cbnz	r0, 8005efc <_dtoa_r+0x494>
 8005eac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005eb0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005eb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f2c0 8157 	blt.w	800616a <_dtoa_r+0x702>
 8005ebc:	2f0e      	cmp	r7, #14
 8005ebe:	f300 8154 	bgt.w	800616a <_dtoa_r+0x702>
 8005ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8005ff0 <_dtoa_r+0x588>)
 8005ec4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ec8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ecc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ed0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f280 80e5 	bge.w	80060a2 <_dtoa_r+0x63a>
 8005ed8:	9b08      	ldr	r3, [sp, #32]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f300 80e1 	bgt.w	80060a2 <_dtoa_r+0x63a>
 8005ee0:	d10c      	bne.n	8005efc <_dtoa_r+0x494>
 8005ee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	4b46      	ldr	r3, [pc, #280]	@ (8006004 <_dtoa_r+0x59c>)
 8005eea:	f7fa faf5 	bl	80004d8 <__aeabi_dmul>
 8005eee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ef2:	f7fa fd77 	bl	80009e4 <__aeabi_dcmpge>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	f000 8266 	beq.w	80063c8 <_dtoa_r+0x960>
 8005efc:	2400      	movs	r4, #0
 8005efe:	4625      	mov	r5, r4
 8005f00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f02:	4656      	mov	r6, sl
 8005f04:	ea6f 0803 	mvn.w	r8, r3
 8005f08:	2700      	movs	r7, #0
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	4648      	mov	r0, r9
 8005f0e:	f000 fcbd 	bl	800688c <_Bfree>
 8005f12:	2d00      	cmp	r5, #0
 8005f14:	f000 80bd 	beq.w	8006092 <_dtoa_r+0x62a>
 8005f18:	b12f      	cbz	r7, 8005f26 <_dtoa_r+0x4be>
 8005f1a:	42af      	cmp	r7, r5
 8005f1c:	d003      	beq.n	8005f26 <_dtoa_r+0x4be>
 8005f1e:	4639      	mov	r1, r7
 8005f20:	4648      	mov	r0, r9
 8005f22:	f000 fcb3 	bl	800688c <_Bfree>
 8005f26:	4629      	mov	r1, r5
 8005f28:	4648      	mov	r0, r9
 8005f2a:	f000 fcaf 	bl	800688c <_Bfree>
 8005f2e:	e0b0      	b.n	8006092 <_dtoa_r+0x62a>
 8005f30:	07e2      	lsls	r2, r4, #31
 8005f32:	d505      	bpl.n	8005f40 <_dtoa_r+0x4d8>
 8005f34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f38:	f7fa face 	bl	80004d8 <__aeabi_dmul>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	3601      	adds	r6, #1
 8005f40:	1064      	asrs	r4, r4, #1
 8005f42:	3508      	adds	r5, #8
 8005f44:	e762      	b.n	8005e0c <_dtoa_r+0x3a4>
 8005f46:	2602      	movs	r6, #2
 8005f48:	e765      	b.n	8005e16 <_dtoa_r+0x3ae>
 8005f4a:	46b8      	mov	r8, r7
 8005f4c:	9c08      	ldr	r4, [sp, #32]
 8005f4e:	e784      	b.n	8005e5a <_dtoa_r+0x3f2>
 8005f50:	4b27      	ldr	r3, [pc, #156]	@ (8005ff0 <_dtoa_r+0x588>)
 8005f52:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f5c:	4454      	add	r4, sl
 8005f5e:	2900      	cmp	r1, #0
 8005f60:	d054      	beq.n	800600c <_dtoa_r+0x5a4>
 8005f62:	2000      	movs	r0, #0
 8005f64:	4928      	ldr	r1, [pc, #160]	@ (8006008 <_dtoa_r+0x5a0>)
 8005f66:	f7fa fbe1 	bl	800072c <__aeabi_ddiv>
 8005f6a:	4633      	mov	r3, r6
 8005f6c:	462a      	mov	r2, r5
 8005f6e:	f7fa f8fb 	bl	8000168 <__aeabi_dsub>
 8005f72:	4656      	mov	r6, sl
 8005f74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005f78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f7c:	f7fa fd5c 	bl	8000a38 <__aeabi_d2iz>
 8005f80:	4605      	mov	r5, r0
 8005f82:	f7fa fa3f 	bl	8000404 <__aeabi_i2d>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f8e:	f7fa f8eb 	bl	8000168 <__aeabi_dsub>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	3530      	adds	r5, #48	@ 0x30
 8005f98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005fa0:	f806 5b01 	strb.w	r5, [r6], #1
 8005fa4:	f7fa fd0a 	bl	80009bc <__aeabi_dcmplt>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d172      	bne.n	8006092 <_dtoa_r+0x62a>
 8005fac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	4911      	ldr	r1, [pc, #68]	@ (8005ff8 <_dtoa_r+0x590>)
 8005fb4:	f7fa f8d8 	bl	8000168 <__aeabi_dsub>
 8005fb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005fbc:	f7fa fcfe 	bl	80009bc <__aeabi_dcmplt>
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	f040 80b4 	bne.w	800612e <_dtoa_r+0x6c6>
 8005fc6:	42a6      	cmp	r6, r4
 8005fc8:	f43f af70 	beq.w	8005eac <_dtoa_r+0x444>
 8005fcc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005ffc <_dtoa_r+0x594>)
 8005fd4:	f7fa fa80 	bl	80004d8 <__aeabi_dmul>
 8005fd8:	2200      	movs	r2, #0
 8005fda:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005fde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fe2:	4b06      	ldr	r3, [pc, #24]	@ (8005ffc <_dtoa_r+0x594>)
 8005fe4:	f7fa fa78 	bl	80004d8 <__aeabi_dmul>
 8005fe8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005fec:	e7c4      	b.n	8005f78 <_dtoa_r+0x510>
 8005fee:	bf00      	nop
 8005ff0:	08007d18 	.word	0x08007d18
 8005ff4:	08007cf0 	.word	0x08007cf0
 8005ff8:	3ff00000 	.word	0x3ff00000
 8005ffc:	40240000 	.word	0x40240000
 8006000:	401c0000 	.word	0x401c0000
 8006004:	40140000 	.word	0x40140000
 8006008:	3fe00000 	.word	0x3fe00000
 800600c:	4631      	mov	r1, r6
 800600e:	4628      	mov	r0, r5
 8006010:	f7fa fa62 	bl	80004d8 <__aeabi_dmul>
 8006014:	4656      	mov	r6, sl
 8006016:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800601a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800601c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006020:	f7fa fd0a 	bl	8000a38 <__aeabi_d2iz>
 8006024:	4605      	mov	r5, r0
 8006026:	f7fa f9ed 	bl	8000404 <__aeabi_i2d>
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006032:	f7fa f899 	bl	8000168 <__aeabi_dsub>
 8006036:	4602      	mov	r2, r0
 8006038:	460b      	mov	r3, r1
 800603a:	3530      	adds	r5, #48	@ 0x30
 800603c:	f806 5b01 	strb.w	r5, [r6], #1
 8006040:	42a6      	cmp	r6, r4
 8006042:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006046:	f04f 0200 	mov.w	r2, #0
 800604a:	d124      	bne.n	8006096 <_dtoa_r+0x62e>
 800604c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006050:	4bae      	ldr	r3, [pc, #696]	@ (800630c <_dtoa_r+0x8a4>)
 8006052:	f7fa f88b 	bl	800016c <__adddf3>
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800605e:	f7fa fccb 	bl	80009f8 <__aeabi_dcmpgt>
 8006062:	2800      	cmp	r0, #0
 8006064:	d163      	bne.n	800612e <_dtoa_r+0x6c6>
 8006066:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800606a:	2000      	movs	r0, #0
 800606c:	49a7      	ldr	r1, [pc, #668]	@ (800630c <_dtoa_r+0x8a4>)
 800606e:	f7fa f87b 	bl	8000168 <__aeabi_dsub>
 8006072:	4602      	mov	r2, r0
 8006074:	460b      	mov	r3, r1
 8006076:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800607a:	f7fa fc9f 	bl	80009bc <__aeabi_dcmplt>
 800607e:	2800      	cmp	r0, #0
 8006080:	f43f af14 	beq.w	8005eac <_dtoa_r+0x444>
 8006084:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006086:	1e73      	subs	r3, r6, #1
 8006088:	9313      	str	r3, [sp, #76]	@ 0x4c
 800608a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800608e:	2b30      	cmp	r3, #48	@ 0x30
 8006090:	d0f8      	beq.n	8006084 <_dtoa_r+0x61c>
 8006092:	4647      	mov	r7, r8
 8006094:	e03b      	b.n	800610e <_dtoa_r+0x6a6>
 8006096:	4b9e      	ldr	r3, [pc, #632]	@ (8006310 <_dtoa_r+0x8a8>)
 8006098:	f7fa fa1e 	bl	80004d8 <__aeabi_dmul>
 800609c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060a0:	e7bc      	b.n	800601c <_dtoa_r+0x5b4>
 80060a2:	4656      	mov	r6, sl
 80060a4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80060a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ac:	4620      	mov	r0, r4
 80060ae:	4629      	mov	r1, r5
 80060b0:	f7fa fb3c 	bl	800072c <__aeabi_ddiv>
 80060b4:	f7fa fcc0 	bl	8000a38 <__aeabi_d2iz>
 80060b8:	4680      	mov	r8, r0
 80060ba:	f7fa f9a3 	bl	8000404 <__aeabi_i2d>
 80060be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060c2:	f7fa fa09 	bl	80004d8 <__aeabi_dmul>
 80060c6:	4602      	mov	r2, r0
 80060c8:	460b      	mov	r3, r1
 80060ca:	4620      	mov	r0, r4
 80060cc:	4629      	mov	r1, r5
 80060ce:	f7fa f84b 	bl	8000168 <__aeabi_dsub>
 80060d2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80060d6:	9d08      	ldr	r5, [sp, #32]
 80060d8:	f806 4b01 	strb.w	r4, [r6], #1
 80060dc:	eba6 040a 	sub.w	r4, r6, sl
 80060e0:	42a5      	cmp	r5, r4
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	d133      	bne.n	8006150 <_dtoa_r+0x6e8>
 80060e8:	f7fa f840 	bl	800016c <__adddf3>
 80060ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060f0:	4604      	mov	r4, r0
 80060f2:	460d      	mov	r5, r1
 80060f4:	f7fa fc80 	bl	80009f8 <__aeabi_dcmpgt>
 80060f8:	b9c0      	cbnz	r0, 800612c <_dtoa_r+0x6c4>
 80060fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060fe:	4620      	mov	r0, r4
 8006100:	4629      	mov	r1, r5
 8006102:	f7fa fc51 	bl	80009a8 <__aeabi_dcmpeq>
 8006106:	b110      	cbz	r0, 800610e <_dtoa_r+0x6a6>
 8006108:	f018 0f01 	tst.w	r8, #1
 800610c:	d10e      	bne.n	800612c <_dtoa_r+0x6c4>
 800610e:	4648      	mov	r0, r9
 8006110:	9903      	ldr	r1, [sp, #12]
 8006112:	f000 fbbb 	bl	800688c <_Bfree>
 8006116:	2300      	movs	r3, #0
 8006118:	7033      	strb	r3, [r6, #0]
 800611a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800611c:	3701      	adds	r7, #1
 800611e:	601f      	str	r7, [r3, #0]
 8006120:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 824b 	beq.w	80065be <_dtoa_r+0xb56>
 8006128:	601e      	str	r6, [r3, #0]
 800612a:	e248      	b.n	80065be <_dtoa_r+0xb56>
 800612c:	46b8      	mov	r8, r7
 800612e:	4633      	mov	r3, r6
 8006130:	461e      	mov	r6, r3
 8006132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006136:	2a39      	cmp	r2, #57	@ 0x39
 8006138:	d106      	bne.n	8006148 <_dtoa_r+0x6e0>
 800613a:	459a      	cmp	sl, r3
 800613c:	d1f8      	bne.n	8006130 <_dtoa_r+0x6c8>
 800613e:	2230      	movs	r2, #48	@ 0x30
 8006140:	f108 0801 	add.w	r8, r8, #1
 8006144:	f88a 2000 	strb.w	r2, [sl]
 8006148:	781a      	ldrb	r2, [r3, #0]
 800614a:	3201      	adds	r2, #1
 800614c:	701a      	strb	r2, [r3, #0]
 800614e:	e7a0      	b.n	8006092 <_dtoa_r+0x62a>
 8006150:	2200      	movs	r2, #0
 8006152:	4b6f      	ldr	r3, [pc, #444]	@ (8006310 <_dtoa_r+0x8a8>)
 8006154:	f7fa f9c0 	bl	80004d8 <__aeabi_dmul>
 8006158:	2200      	movs	r2, #0
 800615a:	2300      	movs	r3, #0
 800615c:	4604      	mov	r4, r0
 800615e:	460d      	mov	r5, r1
 8006160:	f7fa fc22 	bl	80009a8 <__aeabi_dcmpeq>
 8006164:	2800      	cmp	r0, #0
 8006166:	d09f      	beq.n	80060a8 <_dtoa_r+0x640>
 8006168:	e7d1      	b.n	800610e <_dtoa_r+0x6a6>
 800616a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800616c:	2a00      	cmp	r2, #0
 800616e:	f000 80ea 	beq.w	8006346 <_dtoa_r+0x8de>
 8006172:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006174:	2a01      	cmp	r2, #1
 8006176:	f300 80cd 	bgt.w	8006314 <_dtoa_r+0x8ac>
 800617a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800617c:	2a00      	cmp	r2, #0
 800617e:	f000 80c1 	beq.w	8006304 <_dtoa_r+0x89c>
 8006182:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006186:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006188:	9e04      	ldr	r6, [sp, #16]
 800618a:	9a04      	ldr	r2, [sp, #16]
 800618c:	2101      	movs	r1, #1
 800618e:	441a      	add	r2, r3
 8006190:	9204      	str	r2, [sp, #16]
 8006192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006194:	4648      	mov	r0, r9
 8006196:	441a      	add	r2, r3
 8006198:	9209      	str	r2, [sp, #36]	@ 0x24
 800619a:	f000 fc2b 	bl	80069f4 <__i2b>
 800619e:	4605      	mov	r5, r0
 80061a0:	b166      	cbz	r6, 80061bc <_dtoa_r+0x754>
 80061a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dd09      	ble.n	80061bc <_dtoa_r+0x754>
 80061a8:	42b3      	cmp	r3, r6
 80061aa:	bfa8      	it	ge
 80061ac:	4633      	movge	r3, r6
 80061ae:	9a04      	ldr	r2, [sp, #16]
 80061b0:	1af6      	subs	r6, r6, r3
 80061b2:	1ad2      	subs	r2, r2, r3
 80061b4:	9204      	str	r2, [sp, #16]
 80061b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80061bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061be:	b30b      	cbz	r3, 8006204 <_dtoa_r+0x79c>
 80061c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f000 80c6 	beq.w	8006354 <_dtoa_r+0x8ec>
 80061c8:	2c00      	cmp	r4, #0
 80061ca:	f000 80c0 	beq.w	800634e <_dtoa_r+0x8e6>
 80061ce:	4629      	mov	r1, r5
 80061d0:	4622      	mov	r2, r4
 80061d2:	4648      	mov	r0, r9
 80061d4:	f000 fcc6 	bl	8006b64 <__pow5mult>
 80061d8:	9a03      	ldr	r2, [sp, #12]
 80061da:	4601      	mov	r1, r0
 80061dc:	4605      	mov	r5, r0
 80061de:	4648      	mov	r0, r9
 80061e0:	f000 fc1e 	bl	8006a20 <__multiply>
 80061e4:	9903      	ldr	r1, [sp, #12]
 80061e6:	4680      	mov	r8, r0
 80061e8:	4648      	mov	r0, r9
 80061ea:	f000 fb4f 	bl	800688c <_Bfree>
 80061ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061f0:	1b1b      	subs	r3, r3, r4
 80061f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80061f4:	f000 80b1 	beq.w	800635a <_dtoa_r+0x8f2>
 80061f8:	4641      	mov	r1, r8
 80061fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061fc:	4648      	mov	r0, r9
 80061fe:	f000 fcb1 	bl	8006b64 <__pow5mult>
 8006202:	9003      	str	r0, [sp, #12]
 8006204:	2101      	movs	r1, #1
 8006206:	4648      	mov	r0, r9
 8006208:	f000 fbf4 	bl	80069f4 <__i2b>
 800620c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800620e:	4604      	mov	r4, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	f000 81d8 	beq.w	80065c6 <_dtoa_r+0xb5e>
 8006216:	461a      	mov	r2, r3
 8006218:	4601      	mov	r1, r0
 800621a:	4648      	mov	r0, r9
 800621c:	f000 fca2 	bl	8006b64 <__pow5mult>
 8006220:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006222:	4604      	mov	r4, r0
 8006224:	2b01      	cmp	r3, #1
 8006226:	f300 809f 	bgt.w	8006368 <_dtoa_r+0x900>
 800622a:	9b06      	ldr	r3, [sp, #24]
 800622c:	2b00      	cmp	r3, #0
 800622e:	f040 8097 	bne.w	8006360 <_dtoa_r+0x8f8>
 8006232:	9b07      	ldr	r3, [sp, #28]
 8006234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006238:	2b00      	cmp	r3, #0
 800623a:	f040 8093 	bne.w	8006364 <_dtoa_r+0x8fc>
 800623e:	9b07      	ldr	r3, [sp, #28]
 8006240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006244:	0d1b      	lsrs	r3, r3, #20
 8006246:	051b      	lsls	r3, r3, #20
 8006248:	b133      	cbz	r3, 8006258 <_dtoa_r+0x7f0>
 800624a:	9b04      	ldr	r3, [sp, #16]
 800624c:	3301      	adds	r3, #1
 800624e:	9304      	str	r3, [sp, #16]
 8006250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006252:	3301      	adds	r3, #1
 8006254:	9309      	str	r3, [sp, #36]	@ 0x24
 8006256:	2301      	movs	r3, #1
 8006258:	930a      	str	r3, [sp, #40]	@ 0x28
 800625a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 81b8 	beq.w	80065d2 <_dtoa_r+0xb6a>
 8006262:	6923      	ldr	r3, [r4, #16]
 8006264:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006268:	6918      	ldr	r0, [r3, #16]
 800626a:	f000 fb77 	bl	800695c <__hi0bits>
 800626e:	f1c0 0020 	rsb	r0, r0, #32
 8006272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006274:	4418      	add	r0, r3
 8006276:	f010 001f 	ands.w	r0, r0, #31
 800627a:	f000 8082 	beq.w	8006382 <_dtoa_r+0x91a>
 800627e:	f1c0 0320 	rsb	r3, r0, #32
 8006282:	2b04      	cmp	r3, #4
 8006284:	dd73      	ble.n	800636e <_dtoa_r+0x906>
 8006286:	9b04      	ldr	r3, [sp, #16]
 8006288:	f1c0 001c 	rsb	r0, r0, #28
 800628c:	4403      	add	r3, r0
 800628e:	9304      	str	r3, [sp, #16]
 8006290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006292:	4406      	add	r6, r0
 8006294:	4403      	add	r3, r0
 8006296:	9309      	str	r3, [sp, #36]	@ 0x24
 8006298:	9b04      	ldr	r3, [sp, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	dd05      	ble.n	80062aa <_dtoa_r+0x842>
 800629e:	461a      	mov	r2, r3
 80062a0:	4648      	mov	r0, r9
 80062a2:	9903      	ldr	r1, [sp, #12]
 80062a4:	f000 fcb8 	bl	8006c18 <__lshift>
 80062a8:	9003      	str	r0, [sp, #12]
 80062aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	dd05      	ble.n	80062bc <_dtoa_r+0x854>
 80062b0:	4621      	mov	r1, r4
 80062b2:	461a      	mov	r2, r3
 80062b4:	4648      	mov	r0, r9
 80062b6:	f000 fcaf 	bl	8006c18 <__lshift>
 80062ba:	4604      	mov	r4, r0
 80062bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d061      	beq.n	8006386 <_dtoa_r+0x91e>
 80062c2:	4621      	mov	r1, r4
 80062c4:	9803      	ldr	r0, [sp, #12]
 80062c6:	f000 fd13 	bl	8006cf0 <__mcmp>
 80062ca:	2800      	cmp	r0, #0
 80062cc:	da5b      	bge.n	8006386 <_dtoa_r+0x91e>
 80062ce:	2300      	movs	r3, #0
 80062d0:	220a      	movs	r2, #10
 80062d2:	4648      	mov	r0, r9
 80062d4:	9903      	ldr	r1, [sp, #12]
 80062d6:	f000 fafb 	bl	80068d0 <__multadd>
 80062da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062dc:	f107 38ff 	add.w	r8, r7, #4294967295
 80062e0:	9003      	str	r0, [sp, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f000 8177 	beq.w	80065d6 <_dtoa_r+0xb6e>
 80062e8:	4629      	mov	r1, r5
 80062ea:	2300      	movs	r3, #0
 80062ec:	220a      	movs	r2, #10
 80062ee:	4648      	mov	r0, r9
 80062f0:	f000 faee 	bl	80068d0 <__multadd>
 80062f4:	f1bb 0f00 	cmp.w	fp, #0
 80062f8:	4605      	mov	r5, r0
 80062fa:	dc6f      	bgt.n	80063dc <_dtoa_r+0x974>
 80062fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062fe:	2b02      	cmp	r3, #2
 8006300:	dc49      	bgt.n	8006396 <_dtoa_r+0x92e>
 8006302:	e06b      	b.n	80063dc <_dtoa_r+0x974>
 8006304:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006306:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800630a:	e73c      	b.n	8006186 <_dtoa_r+0x71e>
 800630c:	3fe00000 	.word	0x3fe00000
 8006310:	40240000 	.word	0x40240000
 8006314:	9b08      	ldr	r3, [sp, #32]
 8006316:	1e5c      	subs	r4, r3, #1
 8006318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800631a:	42a3      	cmp	r3, r4
 800631c:	db09      	blt.n	8006332 <_dtoa_r+0x8ca>
 800631e:	1b1c      	subs	r4, r3, r4
 8006320:	9b08      	ldr	r3, [sp, #32]
 8006322:	2b00      	cmp	r3, #0
 8006324:	f6bf af30 	bge.w	8006188 <_dtoa_r+0x720>
 8006328:	9b04      	ldr	r3, [sp, #16]
 800632a:	9a08      	ldr	r2, [sp, #32]
 800632c:	1a9e      	subs	r6, r3, r2
 800632e:	2300      	movs	r3, #0
 8006330:	e72b      	b.n	800618a <_dtoa_r+0x722>
 8006332:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006334:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006336:	1ae3      	subs	r3, r4, r3
 8006338:	441a      	add	r2, r3
 800633a:	940a      	str	r4, [sp, #40]	@ 0x28
 800633c:	9e04      	ldr	r6, [sp, #16]
 800633e:	2400      	movs	r4, #0
 8006340:	9b08      	ldr	r3, [sp, #32]
 8006342:	920e      	str	r2, [sp, #56]	@ 0x38
 8006344:	e721      	b.n	800618a <_dtoa_r+0x722>
 8006346:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006348:	9e04      	ldr	r6, [sp, #16]
 800634a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800634c:	e728      	b.n	80061a0 <_dtoa_r+0x738>
 800634e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006352:	e751      	b.n	80061f8 <_dtoa_r+0x790>
 8006354:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006356:	9903      	ldr	r1, [sp, #12]
 8006358:	e750      	b.n	80061fc <_dtoa_r+0x794>
 800635a:	f8cd 800c 	str.w	r8, [sp, #12]
 800635e:	e751      	b.n	8006204 <_dtoa_r+0x79c>
 8006360:	2300      	movs	r3, #0
 8006362:	e779      	b.n	8006258 <_dtoa_r+0x7f0>
 8006364:	9b06      	ldr	r3, [sp, #24]
 8006366:	e777      	b.n	8006258 <_dtoa_r+0x7f0>
 8006368:	2300      	movs	r3, #0
 800636a:	930a      	str	r3, [sp, #40]	@ 0x28
 800636c:	e779      	b.n	8006262 <_dtoa_r+0x7fa>
 800636e:	d093      	beq.n	8006298 <_dtoa_r+0x830>
 8006370:	9a04      	ldr	r2, [sp, #16]
 8006372:	331c      	adds	r3, #28
 8006374:	441a      	add	r2, r3
 8006376:	9204      	str	r2, [sp, #16]
 8006378:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800637a:	441e      	add	r6, r3
 800637c:	441a      	add	r2, r3
 800637e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006380:	e78a      	b.n	8006298 <_dtoa_r+0x830>
 8006382:	4603      	mov	r3, r0
 8006384:	e7f4      	b.n	8006370 <_dtoa_r+0x908>
 8006386:	9b08      	ldr	r3, [sp, #32]
 8006388:	46b8      	mov	r8, r7
 800638a:	2b00      	cmp	r3, #0
 800638c:	dc20      	bgt.n	80063d0 <_dtoa_r+0x968>
 800638e:	469b      	mov	fp, r3
 8006390:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006392:	2b02      	cmp	r3, #2
 8006394:	dd1e      	ble.n	80063d4 <_dtoa_r+0x96c>
 8006396:	f1bb 0f00 	cmp.w	fp, #0
 800639a:	f47f adb1 	bne.w	8005f00 <_dtoa_r+0x498>
 800639e:	4621      	mov	r1, r4
 80063a0:	465b      	mov	r3, fp
 80063a2:	2205      	movs	r2, #5
 80063a4:	4648      	mov	r0, r9
 80063a6:	f000 fa93 	bl	80068d0 <__multadd>
 80063aa:	4601      	mov	r1, r0
 80063ac:	4604      	mov	r4, r0
 80063ae:	9803      	ldr	r0, [sp, #12]
 80063b0:	f000 fc9e 	bl	8006cf0 <__mcmp>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f77f ada3 	ble.w	8005f00 <_dtoa_r+0x498>
 80063ba:	4656      	mov	r6, sl
 80063bc:	2331      	movs	r3, #49	@ 0x31
 80063be:	f108 0801 	add.w	r8, r8, #1
 80063c2:	f806 3b01 	strb.w	r3, [r6], #1
 80063c6:	e59f      	b.n	8005f08 <_dtoa_r+0x4a0>
 80063c8:	46b8      	mov	r8, r7
 80063ca:	9c08      	ldr	r4, [sp, #32]
 80063cc:	4625      	mov	r5, r4
 80063ce:	e7f4      	b.n	80063ba <_dtoa_r+0x952>
 80063d0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80063d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f000 8101 	beq.w	80065de <_dtoa_r+0xb76>
 80063dc:	2e00      	cmp	r6, #0
 80063de:	dd05      	ble.n	80063ec <_dtoa_r+0x984>
 80063e0:	4629      	mov	r1, r5
 80063e2:	4632      	mov	r2, r6
 80063e4:	4648      	mov	r0, r9
 80063e6:	f000 fc17 	bl	8006c18 <__lshift>
 80063ea:	4605      	mov	r5, r0
 80063ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d05c      	beq.n	80064ac <_dtoa_r+0xa44>
 80063f2:	4648      	mov	r0, r9
 80063f4:	6869      	ldr	r1, [r5, #4]
 80063f6:	f000 fa09 	bl	800680c <_Balloc>
 80063fa:	4606      	mov	r6, r0
 80063fc:	b928      	cbnz	r0, 800640a <_dtoa_r+0x9a2>
 80063fe:	4602      	mov	r2, r0
 8006400:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006404:	4b80      	ldr	r3, [pc, #512]	@ (8006608 <_dtoa_r+0xba0>)
 8006406:	f7ff bb43 	b.w	8005a90 <_dtoa_r+0x28>
 800640a:	692a      	ldr	r2, [r5, #16]
 800640c:	f105 010c 	add.w	r1, r5, #12
 8006410:	3202      	adds	r2, #2
 8006412:	0092      	lsls	r2, r2, #2
 8006414:	300c      	adds	r0, #12
 8006416:	f7ff fa90 	bl	800593a <memcpy>
 800641a:	2201      	movs	r2, #1
 800641c:	4631      	mov	r1, r6
 800641e:	4648      	mov	r0, r9
 8006420:	f000 fbfa 	bl	8006c18 <__lshift>
 8006424:	462f      	mov	r7, r5
 8006426:	4605      	mov	r5, r0
 8006428:	f10a 0301 	add.w	r3, sl, #1
 800642c:	9304      	str	r3, [sp, #16]
 800642e:	eb0a 030b 	add.w	r3, sl, fp
 8006432:	930a      	str	r3, [sp, #40]	@ 0x28
 8006434:	9b06      	ldr	r3, [sp, #24]
 8006436:	f003 0301 	and.w	r3, r3, #1
 800643a:	9309      	str	r3, [sp, #36]	@ 0x24
 800643c:	9b04      	ldr	r3, [sp, #16]
 800643e:	4621      	mov	r1, r4
 8006440:	9803      	ldr	r0, [sp, #12]
 8006442:	f103 3bff 	add.w	fp, r3, #4294967295
 8006446:	f7ff fa86 	bl	8005956 <quorem>
 800644a:	4603      	mov	r3, r0
 800644c:	4639      	mov	r1, r7
 800644e:	3330      	adds	r3, #48	@ 0x30
 8006450:	9006      	str	r0, [sp, #24]
 8006452:	9803      	ldr	r0, [sp, #12]
 8006454:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006456:	f000 fc4b 	bl	8006cf0 <__mcmp>
 800645a:	462a      	mov	r2, r5
 800645c:	9008      	str	r0, [sp, #32]
 800645e:	4621      	mov	r1, r4
 8006460:	4648      	mov	r0, r9
 8006462:	f000 fc61 	bl	8006d28 <__mdiff>
 8006466:	68c2      	ldr	r2, [r0, #12]
 8006468:	4606      	mov	r6, r0
 800646a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800646c:	bb02      	cbnz	r2, 80064b0 <_dtoa_r+0xa48>
 800646e:	4601      	mov	r1, r0
 8006470:	9803      	ldr	r0, [sp, #12]
 8006472:	f000 fc3d 	bl	8006cf0 <__mcmp>
 8006476:	4602      	mov	r2, r0
 8006478:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800647a:	4631      	mov	r1, r6
 800647c:	4648      	mov	r0, r9
 800647e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006482:	f000 fa03 	bl	800688c <_Bfree>
 8006486:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006488:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800648a:	9e04      	ldr	r6, [sp, #16]
 800648c:	ea42 0103 	orr.w	r1, r2, r3
 8006490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006492:	4319      	orrs	r1, r3
 8006494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006496:	d10d      	bne.n	80064b4 <_dtoa_r+0xa4c>
 8006498:	2b39      	cmp	r3, #57	@ 0x39
 800649a:	d027      	beq.n	80064ec <_dtoa_r+0xa84>
 800649c:	9a08      	ldr	r2, [sp, #32]
 800649e:	2a00      	cmp	r2, #0
 80064a0:	dd01      	ble.n	80064a6 <_dtoa_r+0xa3e>
 80064a2:	9b06      	ldr	r3, [sp, #24]
 80064a4:	3331      	adds	r3, #49	@ 0x31
 80064a6:	f88b 3000 	strb.w	r3, [fp]
 80064aa:	e52e      	b.n	8005f0a <_dtoa_r+0x4a2>
 80064ac:	4628      	mov	r0, r5
 80064ae:	e7b9      	b.n	8006424 <_dtoa_r+0x9bc>
 80064b0:	2201      	movs	r2, #1
 80064b2:	e7e2      	b.n	800647a <_dtoa_r+0xa12>
 80064b4:	9908      	ldr	r1, [sp, #32]
 80064b6:	2900      	cmp	r1, #0
 80064b8:	db04      	blt.n	80064c4 <_dtoa_r+0xa5c>
 80064ba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80064bc:	4301      	orrs	r1, r0
 80064be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064c0:	4301      	orrs	r1, r0
 80064c2:	d120      	bne.n	8006506 <_dtoa_r+0xa9e>
 80064c4:	2a00      	cmp	r2, #0
 80064c6:	ddee      	ble.n	80064a6 <_dtoa_r+0xa3e>
 80064c8:	2201      	movs	r2, #1
 80064ca:	9903      	ldr	r1, [sp, #12]
 80064cc:	4648      	mov	r0, r9
 80064ce:	9304      	str	r3, [sp, #16]
 80064d0:	f000 fba2 	bl	8006c18 <__lshift>
 80064d4:	4621      	mov	r1, r4
 80064d6:	9003      	str	r0, [sp, #12]
 80064d8:	f000 fc0a 	bl	8006cf0 <__mcmp>
 80064dc:	2800      	cmp	r0, #0
 80064de:	9b04      	ldr	r3, [sp, #16]
 80064e0:	dc02      	bgt.n	80064e8 <_dtoa_r+0xa80>
 80064e2:	d1e0      	bne.n	80064a6 <_dtoa_r+0xa3e>
 80064e4:	07da      	lsls	r2, r3, #31
 80064e6:	d5de      	bpl.n	80064a6 <_dtoa_r+0xa3e>
 80064e8:	2b39      	cmp	r3, #57	@ 0x39
 80064ea:	d1da      	bne.n	80064a2 <_dtoa_r+0xa3a>
 80064ec:	2339      	movs	r3, #57	@ 0x39
 80064ee:	f88b 3000 	strb.w	r3, [fp]
 80064f2:	4633      	mov	r3, r6
 80064f4:	461e      	mov	r6, r3
 80064f6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80064fa:	3b01      	subs	r3, #1
 80064fc:	2a39      	cmp	r2, #57	@ 0x39
 80064fe:	d04e      	beq.n	800659e <_dtoa_r+0xb36>
 8006500:	3201      	adds	r2, #1
 8006502:	701a      	strb	r2, [r3, #0]
 8006504:	e501      	b.n	8005f0a <_dtoa_r+0x4a2>
 8006506:	2a00      	cmp	r2, #0
 8006508:	dd03      	ble.n	8006512 <_dtoa_r+0xaaa>
 800650a:	2b39      	cmp	r3, #57	@ 0x39
 800650c:	d0ee      	beq.n	80064ec <_dtoa_r+0xa84>
 800650e:	3301      	adds	r3, #1
 8006510:	e7c9      	b.n	80064a6 <_dtoa_r+0xa3e>
 8006512:	9a04      	ldr	r2, [sp, #16]
 8006514:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006516:	f802 3c01 	strb.w	r3, [r2, #-1]
 800651a:	428a      	cmp	r2, r1
 800651c:	d028      	beq.n	8006570 <_dtoa_r+0xb08>
 800651e:	2300      	movs	r3, #0
 8006520:	220a      	movs	r2, #10
 8006522:	9903      	ldr	r1, [sp, #12]
 8006524:	4648      	mov	r0, r9
 8006526:	f000 f9d3 	bl	80068d0 <__multadd>
 800652a:	42af      	cmp	r7, r5
 800652c:	9003      	str	r0, [sp, #12]
 800652e:	f04f 0300 	mov.w	r3, #0
 8006532:	f04f 020a 	mov.w	r2, #10
 8006536:	4639      	mov	r1, r7
 8006538:	4648      	mov	r0, r9
 800653a:	d107      	bne.n	800654c <_dtoa_r+0xae4>
 800653c:	f000 f9c8 	bl	80068d0 <__multadd>
 8006540:	4607      	mov	r7, r0
 8006542:	4605      	mov	r5, r0
 8006544:	9b04      	ldr	r3, [sp, #16]
 8006546:	3301      	adds	r3, #1
 8006548:	9304      	str	r3, [sp, #16]
 800654a:	e777      	b.n	800643c <_dtoa_r+0x9d4>
 800654c:	f000 f9c0 	bl	80068d0 <__multadd>
 8006550:	4629      	mov	r1, r5
 8006552:	4607      	mov	r7, r0
 8006554:	2300      	movs	r3, #0
 8006556:	220a      	movs	r2, #10
 8006558:	4648      	mov	r0, r9
 800655a:	f000 f9b9 	bl	80068d0 <__multadd>
 800655e:	4605      	mov	r5, r0
 8006560:	e7f0      	b.n	8006544 <_dtoa_r+0xadc>
 8006562:	f1bb 0f00 	cmp.w	fp, #0
 8006566:	bfcc      	ite	gt
 8006568:	465e      	movgt	r6, fp
 800656a:	2601      	movle	r6, #1
 800656c:	2700      	movs	r7, #0
 800656e:	4456      	add	r6, sl
 8006570:	2201      	movs	r2, #1
 8006572:	9903      	ldr	r1, [sp, #12]
 8006574:	4648      	mov	r0, r9
 8006576:	9304      	str	r3, [sp, #16]
 8006578:	f000 fb4e 	bl	8006c18 <__lshift>
 800657c:	4621      	mov	r1, r4
 800657e:	9003      	str	r0, [sp, #12]
 8006580:	f000 fbb6 	bl	8006cf0 <__mcmp>
 8006584:	2800      	cmp	r0, #0
 8006586:	dcb4      	bgt.n	80064f2 <_dtoa_r+0xa8a>
 8006588:	d102      	bne.n	8006590 <_dtoa_r+0xb28>
 800658a:	9b04      	ldr	r3, [sp, #16]
 800658c:	07db      	lsls	r3, r3, #31
 800658e:	d4b0      	bmi.n	80064f2 <_dtoa_r+0xa8a>
 8006590:	4633      	mov	r3, r6
 8006592:	461e      	mov	r6, r3
 8006594:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006598:	2a30      	cmp	r2, #48	@ 0x30
 800659a:	d0fa      	beq.n	8006592 <_dtoa_r+0xb2a>
 800659c:	e4b5      	b.n	8005f0a <_dtoa_r+0x4a2>
 800659e:	459a      	cmp	sl, r3
 80065a0:	d1a8      	bne.n	80064f4 <_dtoa_r+0xa8c>
 80065a2:	2331      	movs	r3, #49	@ 0x31
 80065a4:	f108 0801 	add.w	r8, r8, #1
 80065a8:	f88a 3000 	strb.w	r3, [sl]
 80065ac:	e4ad      	b.n	8005f0a <_dtoa_r+0x4a2>
 80065ae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80065b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800660c <_dtoa_r+0xba4>
 80065b4:	b11b      	cbz	r3, 80065be <_dtoa_r+0xb56>
 80065b6:	f10a 0308 	add.w	r3, sl, #8
 80065ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	4650      	mov	r0, sl
 80065c0:	b017      	add	sp, #92	@ 0x5c
 80065c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	f77f ae2e 	ble.w	800622a <_dtoa_r+0x7c2>
 80065ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80065d2:	2001      	movs	r0, #1
 80065d4:	e64d      	b.n	8006272 <_dtoa_r+0x80a>
 80065d6:	f1bb 0f00 	cmp.w	fp, #0
 80065da:	f77f aed9 	ble.w	8006390 <_dtoa_r+0x928>
 80065de:	4656      	mov	r6, sl
 80065e0:	4621      	mov	r1, r4
 80065e2:	9803      	ldr	r0, [sp, #12]
 80065e4:	f7ff f9b7 	bl	8005956 <quorem>
 80065e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80065ec:	f806 3b01 	strb.w	r3, [r6], #1
 80065f0:	eba6 020a 	sub.w	r2, r6, sl
 80065f4:	4593      	cmp	fp, r2
 80065f6:	ddb4      	ble.n	8006562 <_dtoa_r+0xafa>
 80065f8:	2300      	movs	r3, #0
 80065fa:	220a      	movs	r2, #10
 80065fc:	4648      	mov	r0, r9
 80065fe:	9903      	ldr	r1, [sp, #12]
 8006600:	f000 f966 	bl	80068d0 <__multadd>
 8006604:	9003      	str	r0, [sp, #12]
 8006606:	e7eb      	b.n	80065e0 <_dtoa_r+0xb78>
 8006608:	08007c1e 	.word	0x08007c1e
 800660c:	08007ba2 	.word	0x08007ba2

08006610 <_free_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4605      	mov	r5, r0
 8006614:	2900      	cmp	r1, #0
 8006616:	d040      	beq.n	800669a <_free_r+0x8a>
 8006618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800661c:	1f0c      	subs	r4, r1, #4
 800661e:	2b00      	cmp	r3, #0
 8006620:	bfb8      	it	lt
 8006622:	18e4      	addlt	r4, r4, r3
 8006624:	f000 f8e6 	bl	80067f4 <__malloc_lock>
 8006628:	4a1c      	ldr	r2, [pc, #112]	@ (800669c <_free_r+0x8c>)
 800662a:	6813      	ldr	r3, [r2, #0]
 800662c:	b933      	cbnz	r3, 800663c <_free_r+0x2c>
 800662e:	6063      	str	r3, [r4, #4]
 8006630:	6014      	str	r4, [r2, #0]
 8006632:	4628      	mov	r0, r5
 8006634:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006638:	f000 b8e2 	b.w	8006800 <__malloc_unlock>
 800663c:	42a3      	cmp	r3, r4
 800663e:	d908      	bls.n	8006652 <_free_r+0x42>
 8006640:	6820      	ldr	r0, [r4, #0]
 8006642:	1821      	adds	r1, r4, r0
 8006644:	428b      	cmp	r3, r1
 8006646:	bf01      	itttt	eq
 8006648:	6819      	ldreq	r1, [r3, #0]
 800664a:	685b      	ldreq	r3, [r3, #4]
 800664c:	1809      	addeq	r1, r1, r0
 800664e:	6021      	streq	r1, [r4, #0]
 8006650:	e7ed      	b.n	800662e <_free_r+0x1e>
 8006652:	461a      	mov	r2, r3
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	b10b      	cbz	r3, 800665c <_free_r+0x4c>
 8006658:	42a3      	cmp	r3, r4
 800665a:	d9fa      	bls.n	8006652 <_free_r+0x42>
 800665c:	6811      	ldr	r1, [r2, #0]
 800665e:	1850      	adds	r0, r2, r1
 8006660:	42a0      	cmp	r0, r4
 8006662:	d10b      	bne.n	800667c <_free_r+0x6c>
 8006664:	6820      	ldr	r0, [r4, #0]
 8006666:	4401      	add	r1, r0
 8006668:	1850      	adds	r0, r2, r1
 800666a:	4283      	cmp	r3, r0
 800666c:	6011      	str	r1, [r2, #0]
 800666e:	d1e0      	bne.n	8006632 <_free_r+0x22>
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	4408      	add	r0, r1
 8006676:	6010      	str	r0, [r2, #0]
 8006678:	6053      	str	r3, [r2, #4]
 800667a:	e7da      	b.n	8006632 <_free_r+0x22>
 800667c:	d902      	bls.n	8006684 <_free_r+0x74>
 800667e:	230c      	movs	r3, #12
 8006680:	602b      	str	r3, [r5, #0]
 8006682:	e7d6      	b.n	8006632 <_free_r+0x22>
 8006684:	6820      	ldr	r0, [r4, #0]
 8006686:	1821      	adds	r1, r4, r0
 8006688:	428b      	cmp	r3, r1
 800668a:	bf01      	itttt	eq
 800668c:	6819      	ldreq	r1, [r3, #0]
 800668e:	685b      	ldreq	r3, [r3, #4]
 8006690:	1809      	addeq	r1, r1, r0
 8006692:	6021      	streq	r1, [r4, #0]
 8006694:	6063      	str	r3, [r4, #4]
 8006696:	6054      	str	r4, [r2, #4]
 8006698:	e7cb      	b.n	8006632 <_free_r+0x22>
 800669a:	bd38      	pop	{r3, r4, r5, pc}
 800669c:	20000954 	.word	0x20000954

080066a0 <malloc>:
 80066a0:	4b02      	ldr	r3, [pc, #8]	@ (80066ac <malloc+0xc>)
 80066a2:	4601      	mov	r1, r0
 80066a4:	6818      	ldr	r0, [r3, #0]
 80066a6:	f000 b825 	b.w	80066f4 <_malloc_r>
 80066aa:	bf00      	nop
 80066ac:	20000040 	.word	0x20000040

080066b0 <sbrk_aligned>:
 80066b0:	b570      	push	{r4, r5, r6, lr}
 80066b2:	4e0f      	ldr	r6, [pc, #60]	@ (80066f0 <sbrk_aligned+0x40>)
 80066b4:	460c      	mov	r4, r1
 80066b6:	6831      	ldr	r1, [r6, #0]
 80066b8:	4605      	mov	r5, r0
 80066ba:	b911      	cbnz	r1, 80066c2 <sbrk_aligned+0x12>
 80066bc:	f000 fe3a 	bl	8007334 <_sbrk_r>
 80066c0:	6030      	str	r0, [r6, #0]
 80066c2:	4621      	mov	r1, r4
 80066c4:	4628      	mov	r0, r5
 80066c6:	f000 fe35 	bl	8007334 <_sbrk_r>
 80066ca:	1c43      	adds	r3, r0, #1
 80066cc:	d103      	bne.n	80066d6 <sbrk_aligned+0x26>
 80066ce:	f04f 34ff 	mov.w	r4, #4294967295
 80066d2:	4620      	mov	r0, r4
 80066d4:	bd70      	pop	{r4, r5, r6, pc}
 80066d6:	1cc4      	adds	r4, r0, #3
 80066d8:	f024 0403 	bic.w	r4, r4, #3
 80066dc:	42a0      	cmp	r0, r4
 80066de:	d0f8      	beq.n	80066d2 <sbrk_aligned+0x22>
 80066e0:	1a21      	subs	r1, r4, r0
 80066e2:	4628      	mov	r0, r5
 80066e4:	f000 fe26 	bl	8007334 <_sbrk_r>
 80066e8:	3001      	adds	r0, #1
 80066ea:	d1f2      	bne.n	80066d2 <sbrk_aligned+0x22>
 80066ec:	e7ef      	b.n	80066ce <sbrk_aligned+0x1e>
 80066ee:	bf00      	nop
 80066f0:	20000950 	.word	0x20000950

080066f4 <_malloc_r>:
 80066f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f8:	1ccd      	adds	r5, r1, #3
 80066fa:	f025 0503 	bic.w	r5, r5, #3
 80066fe:	3508      	adds	r5, #8
 8006700:	2d0c      	cmp	r5, #12
 8006702:	bf38      	it	cc
 8006704:	250c      	movcc	r5, #12
 8006706:	2d00      	cmp	r5, #0
 8006708:	4606      	mov	r6, r0
 800670a:	db01      	blt.n	8006710 <_malloc_r+0x1c>
 800670c:	42a9      	cmp	r1, r5
 800670e:	d904      	bls.n	800671a <_malloc_r+0x26>
 8006710:	230c      	movs	r3, #12
 8006712:	6033      	str	r3, [r6, #0]
 8006714:	2000      	movs	r0, #0
 8006716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800671a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80067f0 <_malloc_r+0xfc>
 800671e:	f000 f869 	bl	80067f4 <__malloc_lock>
 8006722:	f8d8 3000 	ldr.w	r3, [r8]
 8006726:	461c      	mov	r4, r3
 8006728:	bb44      	cbnz	r4, 800677c <_malloc_r+0x88>
 800672a:	4629      	mov	r1, r5
 800672c:	4630      	mov	r0, r6
 800672e:	f7ff ffbf 	bl	80066b0 <sbrk_aligned>
 8006732:	1c43      	adds	r3, r0, #1
 8006734:	4604      	mov	r4, r0
 8006736:	d158      	bne.n	80067ea <_malloc_r+0xf6>
 8006738:	f8d8 4000 	ldr.w	r4, [r8]
 800673c:	4627      	mov	r7, r4
 800673e:	2f00      	cmp	r7, #0
 8006740:	d143      	bne.n	80067ca <_malloc_r+0xd6>
 8006742:	2c00      	cmp	r4, #0
 8006744:	d04b      	beq.n	80067de <_malloc_r+0xea>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	4639      	mov	r1, r7
 800674a:	4630      	mov	r0, r6
 800674c:	eb04 0903 	add.w	r9, r4, r3
 8006750:	f000 fdf0 	bl	8007334 <_sbrk_r>
 8006754:	4581      	cmp	r9, r0
 8006756:	d142      	bne.n	80067de <_malloc_r+0xea>
 8006758:	6821      	ldr	r1, [r4, #0]
 800675a:	4630      	mov	r0, r6
 800675c:	1a6d      	subs	r5, r5, r1
 800675e:	4629      	mov	r1, r5
 8006760:	f7ff ffa6 	bl	80066b0 <sbrk_aligned>
 8006764:	3001      	adds	r0, #1
 8006766:	d03a      	beq.n	80067de <_malloc_r+0xea>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	442b      	add	r3, r5
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	f8d8 3000 	ldr.w	r3, [r8]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	bb62      	cbnz	r2, 80067d0 <_malloc_r+0xdc>
 8006776:	f8c8 7000 	str.w	r7, [r8]
 800677a:	e00f      	b.n	800679c <_malloc_r+0xa8>
 800677c:	6822      	ldr	r2, [r4, #0]
 800677e:	1b52      	subs	r2, r2, r5
 8006780:	d420      	bmi.n	80067c4 <_malloc_r+0xd0>
 8006782:	2a0b      	cmp	r2, #11
 8006784:	d917      	bls.n	80067b6 <_malloc_r+0xc2>
 8006786:	1961      	adds	r1, r4, r5
 8006788:	42a3      	cmp	r3, r4
 800678a:	6025      	str	r5, [r4, #0]
 800678c:	bf18      	it	ne
 800678e:	6059      	strne	r1, [r3, #4]
 8006790:	6863      	ldr	r3, [r4, #4]
 8006792:	bf08      	it	eq
 8006794:	f8c8 1000 	streq.w	r1, [r8]
 8006798:	5162      	str	r2, [r4, r5]
 800679a:	604b      	str	r3, [r1, #4]
 800679c:	4630      	mov	r0, r6
 800679e:	f000 f82f 	bl	8006800 <__malloc_unlock>
 80067a2:	f104 000b 	add.w	r0, r4, #11
 80067a6:	1d23      	adds	r3, r4, #4
 80067a8:	f020 0007 	bic.w	r0, r0, #7
 80067ac:	1ac2      	subs	r2, r0, r3
 80067ae:	bf1c      	itt	ne
 80067b0:	1a1b      	subne	r3, r3, r0
 80067b2:	50a3      	strne	r3, [r4, r2]
 80067b4:	e7af      	b.n	8006716 <_malloc_r+0x22>
 80067b6:	6862      	ldr	r2, [r4, #4]
 80067b8:	42a3      	cmp	r3, r4
 80067ba:	bf0c      	ite	eq
 80067bc:	f8c8 2000 	streq.w	r2, [r8]
 80067c0:	605a      	strne	r2, [r3, #4]
 80067c2:	e7eb      	b.n	800679c <_malloc_r+0xa8>
 80067c4:	4623      	mov	r3, r4
 80067c6:	6864      	ldr	r4, [r4, #4]
 80067c8:	e7ae      	b.n	8006728 <_malloc_r+0x34>
 80067ca:	463c      	mov	r4, r7
 80067cc:	687f      	ldr	r7, [r7, #4]
 80067ce:	e7b6      	b.n	800673e <_malloc_r+0x4a>
 80067d0:	461a      	mov	r2, r3
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	42a3      	cmp	r3, r4
 80067d6:	d1fb      	bne.n	80067d0 <_malloc_r+0xdc>
 80067d8:	2300      	movs	r3, #0
 80067da:	6053      	str	r3, [r2, #4]
 80067dc:	e7de      	b.n	800679c <_malloc_r+0xa8>
 80067de:	230c      	movs	r3, #12
 80067e0:	4630      	mov	r0, r6
 80067e2:	6033      	str	r3, [r6, #0]
 80067e4:	f000 f80c 	bl	8006800 <__malloc_unlock>
 80067e8:	e794      	b.n	8006714 <_malloc_r+0x20>
 80067ea:	6005      	str	r5, [r0, #0]
 80067ec:	e7d6      	b.n	800679c <_malloc_r+0xa8>
 80067ee:	bf00      	nop
 80067f0:	20000954 	.word	0x20000954

080067f4 <__malloc_lock>:
 80067f4:	4801      	ldr	r0, [pc, #4]	@ (80067fc <__malloc_lock+0x8>)
 80067f6:	f7ff b890 	b.w	800591a <__retarget_lock_acquire_recursive>
 80067fa:	bf00      	nop
 80067fc:	2000094c 	.word	0x2000094c

08006800 <__malloc_unlock>:
 8006800:	4801      	ldr	r0, [pc, #4]	@ (8006808 <__malloc_unlock+0x8>)
 8006802:	f7ff b88b 	b.w	800591c <__retarget_lock_release_recursive>
 8006806:	bf00      	nop
 8006808:	2000094c 	.word	0x2000094c

0800680c <_Balloc>:
 800680c:	b570      	push	{r4, r5, r6, lr}
 800680e:	69c6      	ldr	r6, [r0, #28]
 8006810:	4604      	mov	r4, r0
 8006812:	460d      	mov	r5, r1
 8006814:	b976      	cbnz	r6, 8006834 <_Balloc+0x28>
 8006816:	2010      	movs	r0, #16
 8006818:	f7ff ff42 	bl	80066a0 <malloc>
 800681c:	4602      	mov	r2, r0
 800681e:	61e0      	str	r0, [r4, #28]
 8006820:	b920      	cbnz	r0, 800682c <_Balloc+0x20>
 8006822:	216b      	movs	r1, #107	@ 0x6b
 8006824:	4b17      	ldr	r3, [pc, #92]	@ (8006884 <_Balloc+0x78>)
 8006826:	4818      	ldr	r0, [pc, #96]	@ (8006888 <_Balloc+0x7c>)
 8006828:	f000 fd94 	bl	8007354 <__assert_func>
 800682c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006830:	6006      	str	r6, [r0, #0]
 8006832:	60c6      	str	r6, [r0, #12]
 8006834:	69e6      	ldr	r6, [r4, #28]
 8006836:	68f3      	ldr	r3, [r6, #12]
 8006838:	b183      	cbz	r3, 800685c <_Balloc+0x50>
 800683a:	69e3      	ldr	r3, [r4, #28]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006842:	b9b8      	cbnz	r0, 8006874 <_Balloc+0x68>
 8006844:	2101      	movs	r1, #1
 8006846:	fa01 f605 	lsl.w	r6, r1, r5
 800684a:	1d72      	adds	r2, r6, #5
 800684c:	4620      	mov	r0, r4
 800684e:	0092      	lsls	r2, r2, #2
 8006850:	f000 fd9e 	bl	8007390 <_calloc_r>
 8006854:	b160      	cbz	r0, 8006870 <_Balloc+0x64>
 8006856:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800685a:	e00e      	b.n	800687a <_Balloc+0x6e>
 800685c:	2221      	movs	r2, #33	@ 0x21
 800685e:	2104      	movs	r1, #4
 8006860:	4620      	mov	r0, r4
 8006862:	f000 fd95 	bl	8007390 <_calloc_r>
 8006866:	69e3      	ldr	r3, [r4, #28]
 8006868:	60f0      	str	r0, [r6, #12]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1e4      	bne.n	800683a <_Balloc+0x2e>
 8006870:	2000      	movs	r0, #0
 8006872:	bd70      	pop	{r4, r5, r6, pc}
 8006874:	6802      	ldr	r2, [r0, #0]
 8006876:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800687a:	2300      	movs	r3, #0
 800687c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006880:	e7f7      	b.n	8006872 <_Balloc+0x66>
 8006882:	bf00      	nop
 8006884:	08007baf 	.word	0x08007baf
 8006888:	08007c2f 	.word	0x08007c2f

0800688c <_Bfree>:
 800688c:	b570      	push	{r4, r5, r6, lr}
 800688e:	69c6      	ldr	r6, [r0, #28]
 8006890:	4605      	mov	r5, r0
 8006892:	460c      	mov	r4, r1
 8006894:	b976      	cbnz	r6, 80068b4 <_Bfree+0x28>
 8006896:	2010      	movs	r0, #16
 8006898:	f7ff ff02 	bl	80066a0 <malloc>
 800689c:	4602      	mov	r2, r0
 800689e:	61e8      	str	r0, [r5, #28]
 80068a0:	b920      	cbnz	r0, 80068ac <_Bfree+0x20>
 80068a2:	218f      	movs	r1, #143	@ 0x8f
 80068a4:	4b08      	ldr	r3, [pc, #32]	@ (80068c8 <_Bfree+0x3c>)
 80068a6:	4809      	ldr	r0, [pc, #36]	@ (80068cc <_Bfree+0x40>)
 80068a8:	f000 fd54 	bl	8007354 <__assert_func>
 80068ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068b0:	6006      	str	r6, [r0, #0]
 80068b2:	60c6      	str	r6, [r0, #12]
 80068b4:	b13c      	cbz	r4, 80068c6 <_Bfree+0x3a>
 80068b6:	69eb      	ldr	r3, [r5, #28]
 80068b8:	6862      	ldr	r2, [r4, #4]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068c0:	6021      	str	r1, [r4, #0]
 80068c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80068c6:	bd70      	pop	{r4, r5, r6, pc}
 80068c8:	08007baf 	.word	0x08007baf
 80068cc:	08007c2f 	.word	0x08007c2f

080068d0 <__multadd>:
 80068d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068d4:	4607      	mov	r7, r0
 80068d6:	460c      	mov	r4, r1
 80068d8:	461e      	mov	r6, r3
 80068da:	2000      	movs	r0, #0
 80068dc:	690d      	ldr	r5, [r1, #16]
 80068de:	f101 0c14 	add.w	ip, r1, #20
 80068e2:	f8dc 3000 	ldr.w	r3, [ip]
 80068e6:	3001      	adds	r0, #1
 80068e8:	b299      	uxth	r1, r3
 80068ea:	fb02 6101 	mla	r1, r2, r1, r6
 80068ee:	0c1e      	lsrs	r6, r3, #16
 80068f0:	0c0b      	lsrs	r3, r1, #16
 80068f2:	fb02 3306 	mla	r3, r2, r6, r3
 80068f6:	b289      	uxth	r1, r1
 80068f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80068fc:	4285      	cmp	r5, r0
 80068fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006902:	f84c 1b04 	str.w	r1, [ip], #4
 8006906:	dcec      	bgt.n	80068e2 <__multadd+0x12>
 8006908:	b30e      	cbz	r6, 800694e <__multadd+0x7e>
 800690a:	68a3      	ldr	r3, [r4, #8]
 800690c:	42ab      	cmp	r3, r5
 800690e:	dc19      	bgt.n	8006944 <__multadd+0x74>
 8006910:	6861      	ldr	r1, [r4, #4]
 8006912:	4638      	mov	r0, r7
 8006914:	3101      	adds	r1, #1
 8006916:	f7ff ff79 	bl	800680c <_Balloc>
 800691a:	4680      	mov	r8, r0
 800691c:	b928      	cbnz	r0, 800692a <__multadd+0x5a>
 800691e:	4602      	mov	r2, r0
 8006920:	21ba      	movs	r1, #186	@ 0xba
 8006922:	4b0c      	ldr	r3, [pc, #48]	@ (8006954 <__multadd+0x84>)
 8006924:	480c      	ldr	r0, [pc, #48]	@ (8006958 <__multadd+0x88>)
 8006926:	f000 fd15 	bl	8007354 <__assert_func>
 800692a:	6922      	ldr	r2, [r4, #16]
 800692c:	f104 010c 	add.w	r1, r4, #12
 8006930:	3202      	adds	r2, #2
 8006932:	0092      	lsls	r2, r2, #2
 8006934:	300c      	adds	r0, #12
 8006936:	f7ff f800 	bl	800593a <memcpy>
 800693a:	4621      	mov	r1, r4
 800693c:	4638      	mov	r0, r7
 800693e:	f7ff ffa5 	bl	800688c <_Bfree>
 8006942:	4644      	mov	r4, r8
 8006944:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006948:	3501      	adds	r5, #1
 800694a:	615e      	str	r6, [r3, #20]
 800694c:	6125      	str	r5, [r4, #16]
 800694e:	4620      	mov	r0, r4
 8006950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006954:	08007c1e 	.word	0x08007c1e
 8006958:	08007c2f 	.word	0x08007c2f

0800695c <__hi0bits>:
 800695c:	4603      	mov	r3, r0
 800695e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006962:	bf3a      	itte	cc
 8006964:	0403      	lslcc	r3, r0, #16
 8006966:	2010      	movcc	r0, #16
 8006968:	2000      	movcs	r0, #0
 800696a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800696e:	bf3c      	itt	cc
 8006970:	021b      	lslcc	r3, r3, #8
 8006972:	3008      	addcc	r0, #8
 8006974:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006978:	bf3c      	itt	cc
 800697a:	011b      	lslcc	r3, r3, #4
 800697c:	3004      	addcc	r0, #4
 800697e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006982:	bf3c      	itt	cc
 8006984:	009b      	lslcc	r3, r3, #2
 8006986:	3002      	addcc	r0, #2
 8006988:	2b00      	cmp	r3, #0
 800698a:	db05      	blt.n	8006998 <__hi0bits+0x3c>
 800698c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006990:	f100 0001 	add.w	r0, r0, #1
 8006994:	bf08      	it	eq
 8006996:	2020      	moveq	r0, #32
 8006998:	4770      	bx	lr

0800699a <__lo0bits>:
 800699a:	6803      	ldr	r3, [r0, #0]
 800699c:	4602      	mov	r2, r0
 800699e:	f013 0007 	ands.w	r0, r3, #7
 80069a2:	d00b      	beq.n	80069bc <__lo0bits+0x22>
 80069a4:	07d9      	lsls	r1, r3, #31
 80069a6:	d421      	bmi.n	80069ec <__lo0bits+0x52>
 80069a8:	0798      	lsls	r0, r3, #30
 80069aa:	bf49      	itett	mi
 80069ac:	085b      	lsrmi	r3, r3, #1
 80069ae:	089b      	lsrpl	r3, r3, #2
 80069b0:	2001      	movmi	r0, #1
 80069b2:	6013      	strmi	r3, [r2, #0]
 80069b4:	bf5c      	itt	pl
 80069b6:	2002      	movpl	r0, #2
 80069b8:	6013      	strpl	r3, [r2, #0]
 80069ba:	4770      	bx	lr
 80069bc:	b299      	uxth	r1, r3
 80069be:	b909      	cbnz	r1, 80069c4 <__lo0bits+0x2a>
 80069c0:	2010      	movs	r0, #16
 80069c2:	0c1b      	lsrs	r3, r3, #16
 80069c4:	b2d9      	uxtb	r1, r3
 80069c6:	b909      	cbnz	r1, 80069cc <__lo0bits+0x32>
 80069c8:	3008      	adds	r0, #8
 80069ca:	0a1b      	lsrs	r3, r3, #8
 80069cc:	0719      	lsls	r1, r3, #28
 80069ce:	bf04      	itt	eq
 80069d0:	091b      	lsreq	r3, r3, #4
 80069d2:	3004      	addeq	r0, #4
 80069d4:	0799      	lsls	r1, r3, #30
 80069d6:	bf04      	itt	eq
 80069d8:	089b      	lsreq	r3, r3, #2
 80069da:	3002      	addeq	r0, #2
 80069dc:	07d9      	lsls	r1, r3, #31
 80069de:	d403      	bmi.n	80069e8 <__lo0bits+0x4e>
 80069e0:	085b      	lsrs	r3, r3, #1
 80069e2:	f100 0001 	add.w	r0, r0, #1
 80069e6:	d003      	beq.n	80069f0 <__lo0bits+0x56>
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	4770      	bx	lr
 80069ec:	2000      	movs	r0, #0
 80069ee:	4770      	bx	lr
 80069f0:	2020      	movs	r0, #32
 80069f2:	4770      	bx	lr

080069f4 <__i2b>:
 80069f4:	b510      	push	{r4, lr}
 80069f6:	460c      	mov	r4, r1
 80069f8:	2101      	movs	r1, #1
 80069fa:	f7ff ff07 	bl	800680c <_Balloc>
 80069fe:	4602      	mov	r2, r0
 8006a00:	b928      	cbnz	r0, 8006a0e <__i2b+0x1a>
 8006a02:	f240 1145 	movw	r1, #325	@ 0x145
 8006a06:	4b04      	ldr	r3, [pc, #16]	@ (8006a18 <__i2b+0x24>)
 8006a08:	4804      	ldr	r0, [pc, #16]	@ (8006a1c <__i2b+0x28>)
 8006a0a:	f000 fca3 	bl	8007354 <__assert_func>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	6144      	str	r4, [r0, #20]
 8006a12:	6103      	str	r3, [r0, #16]
 8006a14:	bd10      	pop	{r4, pc}
 8006a16:	bf00      	nop
 8006a18:	08007c1e 	.word	0x08007c1e
 8006a1c:	08007c2f 	.word	0x08007c2f

08006a20 <__multiply>:
 8006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	4617      	mov	r7, r2
 8006a26:	690a      	ldr	r2, [r1, #16]
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	4689      	mov	r9, r1
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	bfa2      	ittt	ge
 8006a30:	463b      	movge	r3, r7
 8006a32:	460f      	movge	r7, r1
 8006a34:	4699      	movge	r9, r3
 8006a36:	693d      	ldr	r5, [r7, #16]
 8006a38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	6879      	ldr	r1, [r7, #4]
 8006a40:	eb05 060a 	add.w	r6, r5, sl
 8006a44:	42b3      	cmp	r3, r6
 8006a46:	b085      	sub	sp, #20
 8006a48:	bfb8      	it	lt
 8006a4a:	3101      	addlt	r1, #1
 8006a4c:	f7ff fede 	bl	800680c <_Balloc>
 8006a50:	b930      	cbnz	r0, 8006a60 <__multiply+0x40>
 8006a52:	4602      	mov	r2, r0
 8006a54:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006a58:	4b40      	ldr	r3, [pc, #256]	@ (8006b5c <__multiply+0x13c>)
 8006a5a:	4841      	ldr	r0, [pc, #260]	@ (8006b60 <__multiply+0x140>)
 8006a5c:	f000 fc7a 	bl	8007354 <__assert_func>
 8006a60:	f100 0414 	add.w	r4, r0, #20
 8006a64:	4623      	mov	r3, r4
 8006a66:	2200      	movs	r2, #0
 8006a68:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006a6c:	4573      	cmp	r3, lr
 8006a6e:	d320      	bcc.n	8006ab2 <__multiply+0x92>
 8006a70:	f107 0814 	add.w	r8, r7, #20
 8006a74:	f109 0114 	add.w	r1, r9, #20
 8006a78:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006a7c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006a80:	9302      	str	r3, [sp, #8]
 8006a82:	1beb      	subs	r3, r5, r7
 8006a84:	3b15      	subs	r3, #21
 8006a86:	f023 0303 	bic.w	r3, r3, #3
 8006a8a:	3304      	adds	r3, #4
 8006a8c:	3715      	adds	r7, #21
 8006a8e:	42bd      	cmp	r5, r7
 8006a90:	bf38      	it	cc
 8006a92:	2304      	movcc	r3, #4
 8006a94:	9301      	str	r3, [sp, #4]
 8006a96:	9b02      	ldr	r3, [sp, #8]
 8006a98:	9103      	str	r1, [sp, #12]
 8006a9a:	428b      	cmp	r3, r1
 8006a9c:	d80c      	bhi.n	8006ab8 <__multiply+0x98>
 8006a9e:	2e00      	cmp	r6, #0
 8006aa0:	dd03      	ble.n	8006aaa <__multiply+0x8a>
 8006aa2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d055      	beq.n	8006b56 <__multiply+0x136>
 8006aaa:	6106      	str	r6, [r0, #16]
 8006aac:	b005      	add	sp, #20
 8006aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab2:	f843 2b04 	str.w	r2, [r3], #4
 8006ab6:	e7d9      	b.n	8006a6c <__multiply+0x4c>
 8006ab8:	f8b1 a000 	ldrh.w	sl, [r1]
 8006abc:	f1ba 0f00 	cmp.w	sl, #0
 8006ac0:	d01f      	beq.n	8006b02 <__multiply+0xe2>
 8006ac2:	46c4      	mov	ip, r8
 8006ac4:	46a1      	mov	r9, r4
 8006ac6:	2700      	movs	r7, #0
 8006ac8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006acc:	f8d9 3000 	ldr.w	r3, [r9]
 8006ad0:	fa1f fb82 	uxth.w	fp, r2
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	fb0a 330b 	mla	r3, sl, fp, r3
 8006ada:	443b      	add	r3, r7
 8006adc:	f8d9 7000 	ldr.w	r7, [r9]
 8006ae0:	0c12      	lsrs	r2, r2, #16
 8006ae2:	0c3f      	lsrs	r7, r7, #16
 8006ae4:	fb0a 7202 	mla	r2, sl, r2, r7
 8006ae8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006af2:	4565      	cmp	r5, ip
 8006af4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006af8:	f849 3b04 	str.w	r3, [r9], #4
 8006afc:	d8e4      	bhi.n	8006ac8 <__multiply+0xa8>
 8006afe:	9b01      	ldr	r3, [sp, #4]
 8006b00:	50e7      	str	r7, [r4, r3]
 8006b02:	9b03      	ldr	r3, [sp, #12]
 8006b04:	3104      	adds	r1, #4
 8006b06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006b0a:	f1b9 0f00 	cmp.w	r9, #0
 8006b0e:	d020      	beq.n	8006b52 <__multiply+0x132>
 8006b10:	4647      	mov	r7, r8
 8006b12:	46a4      	mov	ip, r4
 8006b14:	f04f 0a00 	mov.w	sl, #0
 8006b18:	6823      	ldr	r3, [r4, #0]
 8006b1a:	f8b7 b000 	ldrh.w	fp, [r7]
 8006b1e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	fb09 220b 	mla	r2, r9, fp, r2
 8006b28:	4452      	add	r2, sl
 8006b2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b2e:	f84c 3b04 	str.w	r3, [ip], #4
 8006b32:	f857 3b04 	ldr.w	r3, [r7], #4
 8006b36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b3a:	f8bc 3000 	ldrh.w	r3, [ip]
 8006b3e:	42bd      	cmp	r5, r7
 8006b40:	fb09 330a 	mla	r3, r9, sl, r3
 8006b44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006b48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b4c:	d8e5      	bhi.n	8006b1a <__multiply+0xfa>
 8006b4e:	9a01      	ldr	r2, [sp, #4]
 8006b50:	50a3      	str	r3, [r4, r2]
 8006b52:	3404      	adds	r4, #4
 8006b54:	e79f      	b.n	8006a96 <__multiply+0x76>
 8006b56:	3e01      	subs	r6, #1
 8006b58:	e7a1      	b.n	8006a9e <__multiply+0x7e>
 8006b5a:	bf00      	nop
 8006b5c:	08007c1e 	.word	0x08007c1e
 8006b60:	08007c2f 	.word	0x08007c2f

08006b64 <__pow5mult>:
 8006b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b68:	4615      	mov	r5, r2
 8006b6a:	f012 0203 	ands.w	r2, r2, #3
 8006b6e:	4607      	mov	r7, r0
 8006b70:	460e      	mov	r6, r1
 8006b72:	d007      	beq.n	8006b84 <__pow5mult+0x20>
 8006b74:	4c25      	ldr	r4, [pc, #148]	@ (8006c0c <__pow5mult+0xa8>)
 8006b76:	3a01      	subs	r2, #1
 8006b78:	2300      	movs	r3, #0
 8006b7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b7e:	f7ff fea7 	bl	80068d0 <__multadd>
 8006b82:	4606      	mov	r6, r0
 8006b84:	10ad      	asrs	r5, r5, #2
 8006b86:	d03d      	beq.n	8006c04 <__pow5mult+0xa0>
 8006b88:	69fc      	ldr	r4, [r7, #28]
 8006b8a:	b97c      	cbnz	r4, 8006bac <__pow5mult+0x48>
 8006b8c:	2010      	movs	r0, #16
 8006b8e:	f7ff fd87 	bl	80066a0 <malloc>
 8006b92:	4602      	mov	r2, r0
 8006b94:	61f8      	str	r0, [r7, #28]
 8006b96:	b928      	cbnz	r0, 8006ba4 <__pow5mult+0x40>
 8006b98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8006c10 <__pow5mult+0xac>)
 8006b9e:	481d      	ldr	r0, [pc, #116]	@ (8006c14 <__pow5mult+0xb0>)
 8006ba0:	f000 fbd8 	bl	8007354 <__assert_func>
 8006ba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ba8:	6004      	str	r4, [r0, #0]
 8006baa:	60c4      	str	r4, [r0, #12]
 8006bac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006bb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006bb4:	b94c      	cbnz	r4, 8006bca <__pow5mult+0x66>
 8006bb6:	f240 2171 	movw	r1, #625	@ 0x271
 8006bba:	4638      	mov	r0, r7
 8006bbc:	f7ff ff1a 	bl	80069f4 <__i2b>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	f8c8 0008 	str.w	r0, [r8, #8]
 8006bc8:	6003      	str	r3, [r0, #0]
 8006bca:	f04f 0900 	mov.w	r9, #0
 8006bce:	07eb      	lsls	r3, r5, #31
 8006bd0:	d50a      	bpl.n	8006be8 <__pow5mult+0x84>
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	4622      	mov	r2, r4
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	f7ff ff22 	bl	8006a20 <__multiply>
 8006bdc:	4680      	mov	r8, r0
 8006bde:	4631      	mov	r1, r6
 8006be0:	4638      	mov	r0, r7
 8006be2:	f7ff fe53 	bl	800688c <_Bfree>
 8006be6:	4646      	mov	r6, r8
 8006be8:	106d      	asrs	r5, r5, #1
 8006bea:	d00b      	beq.n	8006c04 <__pow5mult+0xa0>
 8006bec:	6820      	ldr	r0, [r4, #0]
 8006bee:	b938      	cbnz	r0, 8006c00 <__pow5mult+0x9c>
 8006bf0:	4622      	mov	r2, r4
 8006bf2:	4621      	mov	r1, r4
 8006bf4:	4638      	mov	r0, r7
 8006bf6:	f7ff ff13 	bl	8006a20 <__multiply>
 8006bfa:	6020      	str	r0, [r4, #0]
 8006bfc:	f8c0 9000 	str.w	r9, [r0]
 8006c00:	4604      	mov	r4, r0
 8006c02:	e7e4      	b.n	8006bce <__pow5mult+0x6a>
 8006c04:	4630      	mov	r0, r6
 8006c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c0a:	bf00      	nop
 8006c0c:	08007ce0 	.word	0x08007ce0
 8006c10:	08007baf 	.word	0x08007baf
 8006c14:	08007c2f 	.word	0x08007c2f

08006c18 <__lshift>:
 8006c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	4607      	mov	r7, r0
 8006c20:	4691      	mov	r9, r2
 8006c22:	6923      	ldr	r3, [r4, #16]
 8006c24:	6849      	ldr	r1, [r1, #4]
 8006c26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c2a:	68a3      	ldr	r3, [r4, #8]
 8006c2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c30:	f108 0601 	add.w	r6, r8, #1
 8006c34:	42b3      	cmp	r3, r6
 8006c36:	db0b      	blt.n	8006c50 <__lshift+0x38>
 8006c38:	4638      	mov	r0, r7
 8006c3a:	f7ff fde7 	bl	800680c <_Balloc>
 8006c3e:	4605      	mov	r5, r0
 8006c40:	b948      	cbnz	r0, 8006c56 <__lshift+0x3e>
 8006c42:	4602      	mov	r2, r0
 8006c44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006c48:	4b27      	ldr	r3, [pc, #156]	@ (8006ce8 <__lshift+0xd0>)
 8006c4a:	4828      	ldr	r0, [pc, #160]	@ (8006cec <__lshift+0xd4>)
 8006c4c:	f000 fb82 	bl	8007354 <__assert_func>
 8006c50:	3101      	adds	r1, #1
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	e7ee      	b.n	8006c34 <__lshift+0x1c>
 8006c56:	2300      	movs	r3, #0
 8006c58:	f100 0114 	add.w	r1, r0, #20
 8006c5c:	f100 0210 	add.w	r2, r0, #16
 8006c60:	4618      	mov	r0, r3
 8006c62:	4553      	cmp	r3, sl
 8006c64:	db33      	blt.n	8006cce <__lshift+0xb6>
 8006c66:	6920      	ldr	r0, [r4, #16]
 8006c68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c6c:	f104 0314 	add.w	r3, r4, #20
 8006c70:	f019 091f 	ands.w	r9, r9, #31
 8006c74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c7c:	d02b      	beq.n	8006cd6 <__lshift+0xbe>
 8006c7e:	468a      	mov	sl, r1
 8006c80:	2200      	movs	r2, #0
 8006c82:	f1c9 0e20 	rsb	lr, r9, #32
 8006c86:	6818      	ldr	r0, [r3, #0]
 8006c88:	fa00 f009 	lsl.w	r0, r0, r9
 8006c8c:	4310      	orrs	r0, r2
 8006c8e:	f84a 0b04 	str.w	r0, [sl], #4
 8006c92:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c96:	459c      	cmp	ip, r3
 8006c98:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c9c:	d8f3      	bhi.n	8006c86 <__lshift+0x6e>
 8006c9e:	ebac 0304 	sub.w	r3, ip, r4
 8006ca2:	3b15      	subs	r3, #21
 8006ca4:	f023 0303 	bic.w	r3, r3, #3
 8006ca8:	3304      	adds	r3, #4
 8006caa:	f104 0015 	add.w	r0, r4, #21
 8006cae:	4560      	cmp	r0, ip
 8006cb0:	bf88      	it	hi
 8006cb2:	2304      	movhi	r3, #4
 8006cb4:	50ca      	str	r2, [r1, r3]
 8006cb6:	b10a      	cbz	r2, 8006cbc <__lshift+0xa4>
 8006cb8:	f108 0602 	add.w	r6, r8, #2
 8006cbc:	3e01      	subs	r6, #1
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	612e      	str	r6, [r5, #16]
 8006cc4:	f7ff fde2 	bl	800688c <_Bfree>
 8006cc8:	4628      	mov	r0, r5
 8006cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cce:	f842 0f04 	str.w	r0, [r2, #4]!
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	e7c5      	b.n	8006c62 <__lshift+0x4a>
 8006cd6:	3904      	subs	r1, #4
 8006cd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cdc:	459c      	cmp	ip, r3
 8006cde:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ce2:	d8f9      	bhi.n	8006cd8 <__lshift+0xc0>
 8006ce4:	e7ea      	b.n	8006cbc <__lshift+0xa4>
 8006ce6:	bf00      	nop
 8006ce8:	08007c1e 	.word	0x08007c1e
 8006cec:	08007c2f 	.word	0x08007c2f

08006cf0 <__mcmp>:
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	690a      	ldr	r2, [r1, #16]
 8006cf4:	6900      	ldr	r0, [r0, #16]
 8006cf6:	b530      	push	{r4, r5, lr}
 8006cf8:	1a80      	subs	r0, r0, r2
 8006cfa:	d10e      	bne.n	8006d1a <__mcmp+0x2a>
 8006cfc:	3314      	adds	r3, #20
 8006cfe:	3114      	adds	r1, #20
 8006d00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006d04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006d08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006d0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006d10:	4295      	cmp	r5, r2
 8006d12:	d003      	beq.n	8006d1c <__mcmp+0x2c>
 8006d14:	d205      	bcs.n	8006d22 <__mcmp+0x32>
 8006d16:	f04f 30ff 	mov.w	r0, #4294967295
 8006d1a:	bd30      	pop	{r4, r5, pc}
 8006d1c:	42a3      	cmp	r3, r4
 8006d1e:	d3f3      	bcc.n	8006d08 <__mcmp+0x18>
 8006d20:	e7fb      	b.n	8006d1a <__mcmp+0x2a>
 8006d22:	2001      	movs	r0, #1
 8006d24:	e7f9      	b.n	8006d1a <__mcmp+0x2a>
	...

08006d28 <__mdiff>:
 8006d28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d2c:	4689      	mov	r9, r1
 8006d2e:	4606      	mov	r6, r0
 8006d30:	4611      	mov	r1, r2
 8006d32:	4648      	mov	r0, r9
 8006d34:	4614      	mov	r4, r2
 8006d36:	f7ff ffdb 	bl	8006cf0 <__mcmp>
 8006d3a:	1e05      	subs	r5, r0, #0
 8006d3c:	d112      	bne.n	8006d64 <__mdiff+0x3c>
 8006d3e:	4629      	mov	r1, r5
 8006d40:	4630      	mov	r0, r6
 8006d42:	f7ff fd63 	bl	800680c <_Balloc>
 8006d46:	4602      	mov	r2, r0
 8006d48:	b928      	cbnz	r0, 8006d56 <__mdiff+0x2e>
 8006d4a:	f240 2137 	movw	r1, #567	@ 0x237
 8006d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8006e48 <__mdiff+0x120>)
 8006d50:	483e      	ldr	r0, [pc, #248]	@ (8006e4c <__mdiff+0x124>)
 8006d52:	f000 faff 	bl	8007354 <__assert_func>
 8006d56:	2301      	movs	r3, #1
 8006d58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d5c:	4610      	mov	r0, r2
 8006d5e:	b003      	add	sp, #12
 8006d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d64:	bfbc      	itt	lt
 8006d66:	464b      	movlt	r3, r9
 8006d68:	46a1      	movlt	r9, r4
 8006d6a:	4630      	mov	r0, r6
 8006d6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006d70:	bfba      	itte	lt
 8006d72:	461c      	movlt	r4, r3
 8006d74:	2501      	movlt	r5, #1
 8006d76:	2500      	movge	r5, #0
 8006d78:	f7ff fd48 	bl	800680c <_Balloc>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	b918      	cbnz	r0, 8006d88 <__mdiff+0x60>
 8006d80:	f240 2145 	movw	r1, #581	@ 0x245
 8006d84:	4b30      	ldr	r3, [pc, #192]	@ (8006e48 <__mdiff+0x120>)
 8006d86:	e7e3      	b.n	8006d50 <__mdiff+0x28>
 8006d88:	f100 0b14 	add.w	fp, r0, #20
 8006d8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d90:	f109 0310 	add.w	r3, r9, #16
 8006d94:	60c5      	str	r5, [r0, #12]
 8006d96:	f04f 0c00 	mov.w	ip, #0
 8006d9a:	f109 0514 	add.w	r5, r9, #20
 8006d9e:	46d9      	mov	r9, fp
 8006da0:	6926      	ldr	r6, [r4, #16]
 8006da2:	f104 0e14 	add.w	lr, r4, #20
 8006da6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006daa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006dae:	9301      	str	r3, [sp, #4]
 8006db0:	9b01      	ldr	r3, [sp, #4]
 8006db2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006db6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006dba:	b281      	uxth	r1, r0
 8006dbc:	9301      	str	r3, [sp, #4]
 8006dbe:	fa1f f38a 	uxth.w	r3, sl
 8006dc2:	1a5b      	subs	r3, r3, r1
 8006dc4:	0c00      	lsrs	r0, r0, #16
 8006dc6:	4463      	add	r3, ip
 8006dc8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006dcc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006dd6:	4576      	cmp	r6, lr
 8006dd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ddc:	f849 3b04 	str.w	r3, [r9], #4
 8006de0:	d8e6      	bhi.n	8006db0 <__mdiff+0x88>
 8006de2:	1b33      	subs	r3, r6, r4
 8006de4:	3b15      	subs	r3, #21
 8006de6:	f023 0303 	bic.w	r3, r3, #3
 8006dea:	3415      	adds	r4, #21
 8006dec:	3304      	adds	r3, #4
 8006dee:	42a6      	cmp	r6, r4
 8006df0:	bf38      	it	cc
 8006df2:	2304      	movcc	r3, #4
 8006df4:	441d      	add	r5, r3
 8006df6:	445b      	add	r3, fp
 8006df8:	461e      	mov	r6, r3
 8006dfa:	462c      	mov	r4, r5
 8006dfc:	4544      	cmp	r4, r8
 8006dfe:	d30e      	bcc.n	8006e1e <__mdiff+0xf6>
 8006e00:	f108 0103 	add.w	r1, r8, #3
 8006e04:	1b49      	subs	r1, r1, r5
 8006e06:	f021 0103 	bic.w	r1, r1, #3
 8006e0a:	3d03      	subs	r5, #3
 8006e0c:	45a8      	cmp	r8, r5
 8006e0e:	bf38      	it	cc
 8006e10:	2100      	movcc	r1, #0
 8006e12:	440b      	add	r3, r1
 8006e14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e18:	b199      	cbz	r1, 8006e42 <__mdiff+0x11a>
 8006e1a:	6117      	str	r7, [r2, #16]
 8006e1c:	e79e      	b.n	8006d5c <__mdiff+0x34>
 8006e1e:	46e6      	mov	lr, ip
 8006e20:	f854 1b04 	ldr.w	r1, [r4], #4
 8006e24:	fa1f fc81 	uxth.w	ip, r1
 8006e28:	44f4      	add	ip, lr
 8006e2a:	0c08      	lsrs	r0, r1, #16
 8006e2c:	4471      	add	r1, lr
 8006e2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006e32:	b289      	uxth	r1, r1
 8006e34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006e38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e3c:	f846 1b04 	str.w	r1, [r6], #4
 8006e40:	e7dc      	b.n	8006dfc <__mdiff+0xd4>
 8006e42:	3f01      	subs	r7, #1
 8006e44:	e7e6      	b.n	8006e14 <__mdiff+0xec>
 8006e46:	bf00      	nop
 8006e48:	08007c1e 	.word	0x08007c1e
 8006e4c:	08007c2f 	.word	0x08007c2f

08006e50 <__d2b>:
 8006e50:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006e54:	2101      	movs	r1, #1
 8006e56:	4690      	mov	r8, r2
 8006e58:	4699      	mov	r9, r3
 8006e5a:	9e08      	ldr	r6, [sp, #32]
 8006e5c:	f7ff fcd6 	bl	800680c <_Balloc>
 8006e60:	4604      	mov	r4, r0
 8006e62:	b930      	cbnz	r0, 8006e72 <__d2b+0x22>
 8006e64:	4602      	mov	r2, r0
 8006e66:	f240 310f 	movw	r1, #783	@ 0x30f
 8006e6a:	4b23      	ldr	r3, [pc, #140]	@ (8006ef8 <__d2b+0xa8>)
 8006e6c:	4823      	ldr	r0, [pc, #140]	@ (8006efc <__d2b+0xac>)
 8006e6e:	f000 fa71 	bl	8007354 <__assert_func>
 8006e72:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006e76:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e7a:	b10d      	cbz	r5, 8006e80 <__d2b+0x30>
 8006e7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e80:	9301      	str	r3, [sp, #4]
 8006e82:	f1b8 0300 	subs.w	r3, r8, #0
 8006e86:	d024      	beq.n	8006ed2 <__d2b+0x82>
 8006e88:	4668      	mov	r0, sp
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	f7ff fd85 	bl	800699a <__lo0bits>
 8006e90:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006e94:	b1d8      	cbz	r0, 8006ece <__d2b+0x7e>
 8006e96:	f1c0 0320 	rsb	r3, r0, #32
 8006e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9e:	430b      	orrs	r3, r1
 8006ea0:	40c2      	lsrs	r2, r0
 8006ea2:	6163      	str	r3, [r4, #20]
 8006ea4:	9201      	str	r2, [sp, #4]
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	bf0c      	ite	eq
 8006eac:	2201      	moveq	r2, #1
 8006eae:	2202      	movne	r2, #2
 8006eb0:	61a3      	str	r3, [r4, #24]
 8006eb2:	6122      	str	r2, [r4, #16]
 8006eb4:	b1ad      	cbz	r5, 8006ee2 <__d2b+0x92>
 8006eb6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006eba:	4405      	add	r5, r0
 8006ebc:	6035      	str	r5, [r6, #0]
 8006ebe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec4:	6018      	str	r0, [r3, #0]
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	b002      	add	sp, #8
 8006eca:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006ece:	6161      	str	r1, [r4, #20]
 8006ed0:	e7e9      	b.n	8006ea6 <__d2b+0x56>
 8006ed2:	a801      	add	r0, sp, #4
 8006ed4:	f7ff fd61 	bl	800699a <__lo0bits>
 8006ed8:	9b01      	ldr	r3, [sp, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	6163      	str	r3, [r4, #20]
 8006ede:	3020      	adds	r0, #32
 8006ee0:	e7e7      	b.n	8006eb2 <__d2b+0x62>
 8006ee2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006ee6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006eea:	6030      	str	r0, [r6, #0]
 8006eec:	6918      	ldr	r0, [r3, #16]
 8006eee:	f7ff fd35 	bl	800695c <__hi0bits>
 8006ef2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ef6:	e7e4      	b.n	8006ec2 <__d2b+0x72>
 8006ef8:	08007c1e 	.word	0x08007c1e
 8006efc:	08007c2f 	.word	0x08007c2f

08006f00 <__ssputs_r>:
 8006f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f04:	461f      	mov	r7, r3
 8006f06:	688e      	ldr	r6, [r1, #8]
 8006f08:	4682      	mov	sl, r0
 8006f0a:	42be      	cmp	r6, r7
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	4690      	mov	r8, r2
 8006f10:	680b      	ldr	r3, [r1, #0]
 8006f12:	d82d      	bhi.n	8006f70 <__ssputs_r+0x70>
 8006f14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006f1c:	d026      	beq.n	8006f6c <__ssputs_r+0x6c>
 8006f1e:	6965      	ldr	r5, [r4, #20]
 8006f20:	6909      	ldr	r1, [r1, #16]
 8006f22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f26:	eba3 0901 	sub.w	r9, r3, r1
 8006f2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f2e:	1c7b      	adds	r3, r7, #1
 8006f30:	444b      	add	r3, r9
 8006f32:	106d      	asrs	r5, r5, #1
 8006f34:	429d      	cmp	r5, r3
 8006f36:	bf38      	it	cc
 8006f38:	461d      	movcc	r5, r3
 8006f3a:	0553      	lsls	r3, r2, #21
 8006f3c:	d527      	bpl.n	8006f8e <__ssputs_r+0x8e>
 8006f3e:	4629      	mov	r1, r5
 8006f40:	f7ff fbd8 	bl	80066f4 <_malloc_r>
 8006f44:	4606      	mov	r6, r0
 8006f46:	b360      	cbz	r0, 8006fa2 <__ssputs_r+0xa2>
 8006f48:	464a      	mov	r2, r9
 8006f4a:	6921      	ldr	r1, [r4, #16]
 8006f4c:	f7fe fcf5 	bl	800593a <memcpy>
 8006f50:	89a3      	ldrh	r3, [r4, #12]
 8006f52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f5a:	81a3      	strh	r3, [r4, #12]
 8006f5c:	6126      	str	r6, [r4, #16]
 8006f5e:	444e      	add	r6, r9
 8006f60:	6026      	str	r6, [r4, #0]
 8006f62:	463e      	mov	r6, r7
 8006f64:	6165      	str	r5, [r4, #20]
 8006f66:	eba5 0509 	sub.w	r5, r5, r9
 8006f6a:	60a5      	str	r5, [r4, #8]
 8006f6c:	42be      	cmp	r6, r7
 8006f6e:	d900      	bls.n	8006f72 <__ssputs_r+0x72>
 8006f70:	463e      	mov	r6, r7
 8006f72:	4632      	mov	r2, r6
 8006f74:	4641      	mov	r1, r8
 8006f76:	6820      	ldr	r0, [r4, #0]
 8006f78:	f000 f9c2 	bl	8007300 <memmove>
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	68a3      	ldr	r3, [r4, #8]
 8006f80:	1b9b      	subs	r3, r3, r6
 8006f82:	60a3      	str	r3, [r4, #8]
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	4433      	add	r3, r6
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f8e:	462a      	mov	r2, r5
 8006f90:	f000 fa24 	bl	80073dc <_realloc_r>
 8006f94:	4606      	mov	r6, r0
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d1e0      	bne.n	8006f5c <__ssputs_r+0x5c>
 8006f9a:	4650      	mov	r0, sl
 8006f9c:	6921      	ldr	r1, [r4, #16]
 8006f9e:	f7ff fb37 	bl	8006610 <_free_r>
 8006fa2:	230c      	movs	r3, #12
 8006fa4:	f8ca 3000 	str.w	r3, [sl]
 8006fa8:	89a3      	ldrh	r3, [r4, #12]
 8006faa:	f04f 30ff 	mov.w	r0, #4294967295
 8006fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fb2:	81a3      	strh	r3, [r4, #12]
 8006fb4:	e7e9      	b.n	8006f8a <__ssputs_r+0x8a>
	...

08006fb8 <_svfiprintf_r>:
 8006fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	4698      	mov	r8, r3
 8006fbe:	898b      	ldrh	r3, [r1, #12]
 8006fc0:	4607      	mov	r7, r0
 8006fc2:	061b      	lsls	r3, r3, #24
 8006fc4:	460d      	mov	r5, r1
 8006fc6:	4614      	mov	r4, r2
 8006fc8:	b09d      	sub	sp, #116	@ 0x74
 8006fca:	d510      	bpl.n	8006fee <_svfiprintf_r+0x36>
 8006fcc:	690b      	ldr	r3, [r1, #16]
 8006fce:	b973      	cbnz	r3, 8006fee <_svfiprintf_r+0x36>
 8006fd0:	2140      	movs	r1, #64	@ 0x40
 8006fd2:	f7ff fb8f 	bl	80066f4 <_malloc_r>
 8006fd6:	6028      	str	r0, [r5, #0]
 8006fd8:	6128      	str	r0, [r5, #16]
 8006fda:	b930      	cbnz	r0, 8006fea <_svfiprintf_r+0x32>
 8006fdc:	230c      	movs	r3, #12
 8006fde:	603b      	str	r3, [r7, #0]
 8006fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe4:	b01d      	add	sp, #116	@ 0x74
 8006fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fea:	2340      	movs	r3, #64	@ 0x40
 8006fec:	616b      	str	r3, [r5, #20]
 8006fee:	2300      	movs	r3, #0
 8006ff0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff2:	2320      	movs	r3, #32
 8006ff4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ff8:	2330      	movs	r3, #48	@ 0x30
 8006ffa:	f04f 0901 	mov.w	r9, #1
 8006ffe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007002:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800719c <_svfiprintf_r+0x1e4>
 8007006:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800700a:	4623      	mov	r3, r4
 800700c:	469a      	mov	sl, r3
 800700e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007012:	b10a      	cbz	r2, 8007018 <_svfiprintf_r+0x60>
 8007014:	2a25      	cmp	r2, #37	@ 0x25
 8007016:	d1f9      	bne.n	800700c <_svfiprintf_r+0x54>
 8007018:	ebba 0b04 	subs.w	fp, sl, r4
 800701c:	d00b      	beq.n	8007036 <_svfiprintf_r+0x7e>
 800701e:	465b      	mov	r3, fp
 8007020:	4622      	mov	r2, r4
 8007022:	4629      	mov	r1, r5
 8007024:	4638      	mov	r0, r7
 8007026:	f7ff ff6b 	bl	8006f00 <__ssputs_r>
 800702a:	3001      	adds	r0, #1
 800702c:	f000 80a7 	beq.w	800717e <_svfiprintf_r+0x1c6>
 8007030:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007032:	445a      	add	r2, fp
 8007034:	9209      	str	r2, [sp, #36]	@ 0x24
 8007036:	f89a 3000 	ldrb.w	r3, [sl]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 809f 	beq.w	800717e <_svfiprintf_r+0x1c6>
 8007040:	2300      	movs	r3, #0
 8007042:	f04f 32ff 	mov.w	r2, #4294967295
 8007046:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800704a:	f10a 0a01 	add.w	sl, sl, #1
 800704e:	9304      	str	r3, [sp, #16]
 8007050:	9307      	str	r3, [sp, #28]
 8007052:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007056:	931a      	str	r3, [sp, #104]	@ 0x68
 8007058:	4654      	mov	r4, sl
 800705a:	2205      	movs	r2, #5
 800705c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007060:	484e      	ldr	r0, [pc, #312]	@ (800719c <_svfiprintf_r+0x1e4>)
 8007062:	f7fe fc5c 	bl	800591e <memchr>
 8007066:	9a04      	ldr	r2, [sp, #16]
 8007068:	b9d8      	cbnz	r0, 80070a2 <_svfiprintf_r+0xea>
 800706a:	06d0      	lsls	r0, r2, #27
 800706c:	bf44      	itt	mi
 800706e:	2320      	movmi	r3, #32
 8007070:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007074:	0711      	lsls	r1, r2, #28
 8007076:	bf44      	itt	mi
 8007078:	232b      	movmi	r3, #43	@ 0x2b
 800707a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800707e:	f89a 3000 	ldrb.w	r3, [sl]
 8007082:	2b2a      	cmp	r3, #42	@ 0x2a
 8007084:	d015      	beq.n	80070b2 <_svfiprintf_r+0xfa>
 8007086:	4654      	mov	r4, sl
 8007088:	2000      	movs	r0, #0
 800708a:	f04f 0c0a 	mov.w	ip, #10
 800708e:	9a07      	ldr	r2, [sp, #28]
 8007090:	4621      	mov	r1, r4
 8007092:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007096:	3b30      	subs	r3, #48	@ 0x30
 8007098:	2b09      	cmp	r3, #9
 800709a:	d94b      	bls.n	8007134 <_svfiprintf_r+0x17c>
 800709c:	b1b0      	cbz	r0, 80070cc <_svfiprintf_r+0x114>
 800709e:	9207      	str	r2, [sp, #28]
 80070a0:	e014      	b.n	80070cc <_svfiprintf_r+0x114>
 80070a2:	eba0 0308 	sub.w	r3, r0, r8
 80070a6:	fa09 f303 	lsl.w	r3, r9, r3
 80070aa:	4313      	orrs	r3, r2
 80070ac:	46a2      	mov	sl, r4
 80070ae:	9304      	str	r3, [sp, #16]
 80070b0:	e7d2      	b.n	8007058 <_svfiprintf_r+0xa0>
 80070b2:	9b03      	ldr	r3, [sp, #12]
 80070b4:	1d19      	adds	r1, r3, #4
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	9103      	str	r1, [sp, #12]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	bfbb      	ittet	lt
 80070be:	425b      	neglt	r3, r3
 80070c0:	f042 0202 	orrlt.w	r2, r2, #2
 80070c4:	9307      	strge	r3, [sp, #28]
 80070c6:	9307      	strlt	r3, [sp, #28]
 80070c8:	bfb8      	it	lt
 80070ca:	9204      	strlt	r2, [sp, #16]
 80070cc:	7823      	ldrb	r3, [r4, #0]
 80070ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80070d0:	d10a      	bne.n	80070e8 <_svfiprintf_r+0x130>
 80070d2:	7863      	ldrb	r3, [r4, #1]
 80070d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d6:	d132      	bne.n	800713e <_svfiprintf_r+0x186>
 80070d8:	9b03      	ldr	r3, [sp, #12]
 80070da:	3402      	adds	r4, #2
 80070dc:	1d1a      	adds	r2, r3, #4
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	9203      	str	r2, [sp, #12]
 80070e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80070e6:	9305      	str	r3, [sp, #20]
 80070e8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80071a0 <_svfiprintf_r+0x1e8>
 80070ec:	2203      	movs	r2, #3
 80070ee:	4650      	mov	r0, sl
 80070f0:	7821      	ldrb	r1, [r4, #0]
 80070f2:	f7fe fc14 	bl	800591e <memchr>
 80070f6:	b138      	cbz	r0, 8007108 <_svfiprintf_r+0x150>
 80070f8:	2240      	movs	r2, #64	@ 0x40
 80070fa:	9b04      	ldr	r3, [sp, #16]
 80070fc:	eba0 000a 	sub.w	r0, r0, sl
 8007100:	4082      	lsls	r2, r0
 8007102:	4313      	orrs	r3, r2
 8007104:	3401      	adds	r4, #1
 8007106:	9304      	str	r3, [sp, #16]
 8007108:	f814 1b01 	ldrb.w	r1, [r4], #1
 800710c:	2206      	movs	r2, #6
 800710e:	4825      	ldr	r0, [pc, #148]	@ (80071a4 <_svfiprintf_r+0x1ec>)
 8007110:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007114:	f7fe fc03 	bl	800591e <memchr>
 8007118:	2800      	cmp	r0, #0
 800711a:	d036      	beq.n	800718a <_svfiprintf_r+0x1d2>
 800711c:	4b22      	ldr	r3, [pc, #136]	@ (80071a8 <_svfiprintf_r+0x1f0>)
 800711e:	bb1b      	cbnz	r3, 8007168 <_svfiprintf_r+0x1b0>
 8007120:	9b03      	ldr	r3, [sp, #12]
 8007122:	3307      	adds	r3, #7
 8007124:	f023 0307 	bic.w	r3, r3, #7
 8007128:	3308      	adds	r3, #8
 800712a:	9303      	str	r3, [sp, #12]
 800712c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712e:	4433      	add	r3, r6
 8007130:	9309      	str	r3, [sp, #36]	@ 0x24
 8007132:	e76a      	b.n	800700a <_svfiprintf_r+0x52>
 8007134:	460c      	mov	r4, r1
 8007136:	2001      	movs	r0, #1
 8007138:	fb0c 3202 	mla	r2, ip, r2, r3
 800713c:	e7a8      	b.n	8007090 <_svfiprintf_r+0xd8>
 800713e:	2300      	movs	r3, #0
 8007140:	f04f 0c0a 	mov.w	ip, #10
 8007144:	4619      	mov	r1, r3
 8007146:	3401      	adds	r4, #1
 8007148:	9305      	str	r3, [sp, #20]
 800714a:	4620      	mov	r0, r4
 800714c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007150:	3a30      	subs	r2, #48	@ 0x30
 8007152:	2a09      	cmp	r2, #9
 8007154:	d903      	bls.n	800715e <_svfiprintf_r+0x1a6>
 8007156:	2b00      	cmp	r3, #0
 8007158:	d0c6      	beq.n	80070e8 <_svfiprintf_r+0x130>
 800715a:	9105      	str	r1, [sp, #20]
 800715c:	e7c4      	b.n	80070e8 <_svfiprintf_r+0x130>
 800715e:	4604      	mov	r4, r0
 8007160:	2301      	movs	r3, #1
 8007162:	fb0c 2101 	mla	r1, ip, r1, r2
 8007166:	e7f0      	b.n	800714a <_svfiprintf_r+0x192>
 8007168:	ab03      	add	r3, sp, #12
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	462a      	mov	r2, r5
 800716e:	4638      	mov	r0, r7
 8007170:	4b0e      	ldr	r3, [pc, #56]	@ (80071ac <_svfiprintf_r+0x1f4>)
 8007172:	a904      	add	r1, sp, #16
 8007174:	f7fd fe34 	bl	8004de0 <_printf_float>
 8007178:	1c42      	adds	r2, r0, #1
 800717a:	4606      	mov	r6, r0
 800717c:	d1d6      	bne.n	800712c <_svfiprintf_r+0x174>
 800717e:	89ab      	ldrh	r3, [r5, #12]
 8007180:	065b      	lsls	r3, r3, #25
 8007182:	f53f af2d 	bmi.w	8006fe0 <_svfiprintf_r+0x28>
 8007186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007188:	e72c      	b.n	8006fe4 <_svfiprintf_r+0x2c>
 800718a:	ab03      	add	r3, sp, #12
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	462a      	mov	r2, r5
 8007190:	4638      	mov	r0, r7
 8007192:	4b06      	ldr	r3, [pc, #24]	@ (80071ac <_svfiprintf_r+0x1f4>)
 8007194:	a904      	add	r1, sp, #16
 8007196:	f7fe f8c1 	bl	800531c <_printf_i>
 800719a:	e7ed      	b.n	8007178 <_svfiprintf_r+0x1c0>
 800719c:	08007c88 	.word	0x08007c88
 80071a0:	08007c8e 	.word	0x08007c8e
 80071a4:	08007c92 	.word	0x08007c92
 80071a8:	08004de1 	.word	0x08004de1
 80071ac:	08006f01 	.word	0x08006f01

080071b0 <__sflush_r>:
 80071b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80071b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071b6:	0716      	lsls	r6, r2, #28
 80071b8:	4605      	mov	r5, r0
 80071ba:	460c      	mov	r4, r1
 80071bc:	d454      	bmi.n	8007268 <__sflush_r+0xb8>
 80071be:	684b      	ldr	r3, [r1, #4]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	dc02      	bgt.n	80071ca <__sflush_r+0x1a>
 80071c4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dd48      	ble.n	800725c <__sflush_r+0xac>
 80071ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071cc:	2e00      	cmp	r6, #0
 80071ce:	d045      	beq.n	800725c <__sflush_r+0xac>
 80071d0:	2300      	movs	r3, #0
 80071d2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80071d6:	682f      	ldr	r7, [r5, #0]
 80071d8:	6a21      	ldr	r1, [r4, #32]
 80071da:	602b      	str	r3, [r5, #0]
 80071dc:	d030      	beq.n	8007240 <__sflush_r+0x90>
 80071de:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	0759      	lsls	r1, r3, #29
 80071e4:	d505      	bpl.n	80071f2 <__sflush_r+0x42>
 80071e6:	6863      	ldr	r3, [r4, #4]
 80071e8:	1ad2      	subs	r2, r2, r3
 80071ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80071ec:	b10b      	cbz	r3, 80071f2 <__sflush_r+0x42>
 80071ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071f0:	1ad2      	subs	r2, r2, r3
 80071f2:	2300      	movs	r3, #0
 80071f4:	4628      	mov	r0, r5
 80071f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071f8:	6a21      	ldr	r1, [r4, #32]
 80071fa:	47b0      	blx	r6
 80071fc:	1c43      	adds	r3, r0, #1
 80071fe:	89a3      	ldrh	r3, [r4, #12]
 8007200:	d106      	bne.n	8007210 <__sflush_r+0x60>
 8007202:	6829      	ldr	r1, [r5, #0]
 8007204:	291d      	cmp	r1, #29
 8007206:	d82b      	bhi.n	8007260 <__sflush_r+0xb0>
 8007208:	4a28      	ldr	r2, [pc, #160]	@ (80072ac <__sflush_r+0xfc>)
 800720a:	40ca      	lsrs	r2, r1
 800720c:	07d6      	lsls	r6, r2, #31
 800720e:	d527      	bpl.n	8007260 <__sflush_r+0xb0>
 8007210:	2200      	movs	r2, #0
 8007212:	6062      	str	r2, [r4, #4]
 8007214:	6922      	ldr	r2, [r4, #16]
 8007216:	04d9      	lsls	r1, r3, #19
 8007218:	6022      	str	r2, [r4, #0]
 800721a:	d504      	bpl.n	8007226 <__sflush_r+0x76>
 800721c:	1c42      	adds	r2, r0, #1
 800721e:	d101      	bne.n	8007224 <__sflush_r+0x74>
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	b903      	cbnz	r3, 8007226 <__sflush_r+0x76>
 8007224:	6560      	str	r0, [r4, #84]	@ 0x54
 8007226:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007228:	602f      	str	r7, [r5, #0]
 800722a:	b1b9      	cbz	r1, 800725c <__sflush_r+0xac>
 800722c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007230:	4299      	cmp	r1, r3
 8007232:	d002      	beq.n	800723a <__sflush_r+0x8a>
 8007234:	4628      	mov	r0, r5
 8007236:	f7ff f9eb 	bl	8006610 <_free_r>
 800723a:	2300      	movs	r3, #0
 800723c:	6363      	str	r3, [r4, #52]	@ 0x34
 800723e:	e00d      	b.n	800725c <__sflush_r+0xac>
 8007240:	2301      	movs	r3, #1
 8007242:	4628      	mov	r0, r5
 8007244:	47b0      	blx	r6
 8007246:	4602      	mov	r2, r0
 8007248:	1c50      	adds	r0, r2, #1
 800724a:	d1c9      	bne.n	80071e0 <__sflush_r+0x30>
 800724c:	682b      	ldr	r3, [r5, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0c6      	beq.n	80071e0 <__sflush_r+0x30>
 8007252:	2b1d      	cmp	r3, #29
 8007254:	d001      	beq.n	800725a <__sflush_r+0xaa>
 8007256:	2b16      	cmp	r3, #22
 8007258:	d11d      	bne.n	8007296 <__sflush_r+0xe6>
 800725a:	602f      	str	r7, [r5, #0]
 800725c:	2000      	movs	r0, #0
 800725e:	e021      	b.n	80072a4 <__sflush_r+0xf4>
 8007260:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007264:	b21b      	sxth	r3, r3
 8007266:	e01a      	b.n	800729e <__sflush_r+0xee>
 8007268:	690f      	ldr	r7, [r1, #16]
 800726a:	2f00      	cmp	r7, #0
 800726c:	d0f6      	beq.n	800725c <__sflush_r+0xac>
 800726e:	0793      	lsls	r3, r2, #30
 8007270:	bf18      	it	ne
 8007272:	2300      	movne	r3, #0
 8007274:	680e      	ldr	r6, [r1, #0]
 8007276:	bf08      	it	eq
 8007278:	694b      	ldreq	r3, [r1, #20]
 800727a:	1bf6      	subs	r6, r6, r7
 800727c:	600f      	str	r7, [r1, #0]
 800727e:	608b      	str	r3, [r1, #8]
 8007280:	2e00      	cmp	r6, #0
 8007282:	ddeb      	ble.n	800725c <__sflush_r+0xac>
 8007284:	4633      	mov	r3, r6
 8007286:	463a      	mov	r2, r7
 8007288:	4628      	mov	r0, r5
 800728a:	6a21      	ldr	r1, [r4, #32]
 800728c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007290:	47e0      	blx	ip
 8007292:	2800      	cmp	r0, #0
 8007294:	dc07      	bgt.n	80072a6 <__sflush_r+0xf6>
 8007296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800729a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800729e:	f04f 30ff 	mov.w	r0, #4294967295
 80072a2:	81a3      	strh	r3, [r4, #12]
 80072a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072a6:	4407      	add	r7, r0
 80072a8:	1a36      	subs	r6, r6, r0
 80072aa:	e7e9      	b.n	8007280 <__sflush_r+0xd0>
 80072ac:	20400001 	.word	0x20400001

080072b0 <_fflush_r>:
 80072b0:	b538      	push	{r3, r4, r5, lr}
 80072b2:	690b      	ldr	r3, [r1, #16]
 80072b4:	4605      	mov	r5, r0
 80072b6:	460c      	mov	r4, r1
 80072b8:	b913      	cbnz	r3, 80072c0 <_fflush_r+0x10>
 80072ba:	2500      	movs	r5, #0
 80072bc:	4628      	mov	r0, r5
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	b118      	cbz	r0, 80072ca <_fflush_r+0x1a>
 80072c2:	6a03      	ldr	r3, [r0, #32]
 80072c4:	b90b      	cbnz	r3, 80072ca <_fflush_r+0x1a>
 80072c6:	f7fe f9d3 	bl	8005670 <__sinit>
 80072ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d0f3      	beq.n	80072ba <_fflush_r+0xa>
 80072d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80072d4:	07d0      	lsls	r0, r2, #31
 80072d6:	d404      	bmi.n	80072e2 <_fflush_r+0x32>
 80072d8:	0599      	lsls	r1, r3, #22
 80072da:	d402      	bmi.n	80072e2 <_fflush_r+0x32>
 80072dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072de:	f7fe fb1c 	bl	800591a <__retarget_lock_acquire_recursive>
 80072e2:	4628      	mov	r0, r5
 80072e4:	4621      	mov	r1, r4
 80072e6:	f7ff ff63 	bl	80071b0 <__sflush_r>
 80072ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072ec:	4605      	mov	r5, r0
 80072ee:	07da      	lsls	r2, r3, #31
 80072f0:	d4e4      	bmi.n	80072bc <_fflush_r+0xc>
 80072f2:	89a3      	ldrh	r3, [r4, #12]
 80072f4:	059b      	lsls	r3, r3, #22
 80072f6:	d4e1      	bmi.n	80072bc <_fflush_r+0xc>
 80072f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072fa:	f7fe fb0f 	bl	800591c <__retarget_lock_release_recursive>
 80072fe:	e7dd      	b.n	80072bc <_fflush_r+0xc>

08007300 <memmove>:
 8007300:	4288      	cmp	r0, r1
 8007302:	b510      	push	{r4, lr}
 8007304:	eb01 0402 	add.w	r4, r1, r2
 8007308:	d902      	bls.n	8007310 <memmove+0x10>
 800730a:	4284      	cmp	r4, r0
 800730c:	4623      	mov	r3, r4
 800730e:	d807      	bhi.n	8007320 <memmove+0x20>
 8007310:	1e43      	subs	r3, r0, #1
 8007312:	42a1      	cmp	r1, r4
 8007314:	d008      	beq.n	8007328 <memmove+0x28>
 8007316:	f811 2b01 	ldrb.w	r2, [r1], #1
 800731a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800731e:	e7f8      	b.n	8007312 <memmove+0x12>
 8007320:	4601      	mov	r1, r0
 8007322:	4402      	add	r2, r0
 8007324:	428a      	cmp	r2, r1
 8007326:	d100      	bne.n	800732a <memmove+0x2a>
 8007328:	bd10      	pop	{r4, pc}
 800732a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800732e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007332:	e7f7      	b.n	8007324 <memmove+0x24>

08007334 <_sbrk_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	2300      	movs	r3, #0
 8007338:	4d05      	ldr	r5, [pc, #20]	@ (8007350 <_sbrk_r+0x1c>)
 800733a:	4604      	mov	r4, r0
 800733c:	4608      	mov	r0, r1
 800733e:	602b      	str	r3, [r5, #0]
 8007340:	f7fa ff1c 	bl	800217c <_sbrk>
 8007344:	1c43      	adds	r3, r0, #1
 8007346:	d102      	bne.n	800734e <_sbrk_r+0x1a>
 8007348:	682b      	ldr	r3, [r5, #0]
 800734a:	b103      	cbz	r3, 800734e <_sbrk_r+0x1a>
 800734c:	6023      	str	r3, [r4, #0]
 800734e:	bd38      	pop	{r3, r4, r5, pc}
 8007350:	20000948 	.word	0x20000948

08007354 <__assert_func>:
 8007354:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007356:	4614      	mov	r4, r2
 8007358:	461a      	mov	r2, r3
 800735a:	4b09      	ldr	r3, [pc, #36]	@ (8007380 <__assert_func+0x2c>)
 800735c:	4605      	mov	r5, r0
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68d8      	ldr	r0, [r3, #12]
 8007362:	b14c      	cbz	r4, 8007378 <__assert_func+0x24>
 8007364:	4b07      	ldr	r3, [pc, #28]	@ (8007384 <__assert_func+0x30>)
 8007366:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800736a:	9100      	str	r1, [sp, #0]
 800736c:	462b      	mov	r3, r5
 800736e:	4906      	ldr	r1, [pc, #24]	@ (8007388 <__assert_func+0x34>)
 8007370:	f000 f870 	bl	8007454 <fiprintf>
 8007374:	f000 f880 	bl	8007478 <abort>
 8007378:	4b04      	ldr	r3, [pc, #16]	@ (800738c <__assert_func+0x38>)
 800737a:	461c      	mov	r4, r3
 800737c:	e7f3      	b.n	8007366 <__assert_func+0x12>
 800737e:	bf00      	nop
 8007380:	20000040 	.word	0x20000040
 8007384:	08007ca3 	.word	0x08007ca3
 8007388:	08007cb0 	.word	0x08007cb0
 800738c:	08007cde 	.word	0x08007cde

08007390 <_calloc_r>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	fba1 5402 	umull	r5, r4, r1, r2
 8007396:	b934      	cbnz	r4, 80073a6 <_calloc_r+0x16>
 8007398:	4629      	mov	r1, r5
 800739a:	f7ff f9ab 	bl	80066f4 <_malloc_r>
 800739e:	4606      	mov	r6, r0
 80073a0:	b928      	cbnz	r0, 80073ae <_calloc_r+0x1e>
 80073a2:	4630      	mov	r0, r6
 80073a4:	bd70      	pop	{r4, r5, r6, pc}
 80073a6:	220c      	movs	r2, #12
 80073a8:	2600      	movs	r6, #0
 80073aa:	6002      	str	r2, [r0, #0]
 80073ac:	e7f9      	b.n	80073a2 <_calloc_r+0x12>
 80073ae:	462a      	mov	r2, r5
 80073b0:	4621      	mov	r1, r4
 80073b2:	f7fe fa35 	bl	8005820 <memset>
 80073b6:	e7f4      	b.n	80073a2 <_calloc_r+0x12>

080073b8 <__ascii_mbtowc>:
 80073b8:	b082      	sub	sp, #8
 80073ba:	b901      	cbnz	r1, 80073be <__ascii_mbtowc+0x6>
 80073bc:	a901      	add	r1, sp, #4
 80073be:	b142      	cbz	r2, 80073d2 <__ascii_mbtowc+0x1a>
 80073c0:	b14b      	cbz	r3, 80073d6 <__ascii_mbtowc+0x1e>
 80073c2:	7813      	ldrb	r3, [r2, #0]
 80073c4:	600b      	str	r3, [r1, #0]
 80073c6:	7812      	ldrb	r2, [r2, #0]
 80073c8:	1e10      	subs	r0, r2, #0
 80073ca:	bf18      	it	ne
 80073cc:	2001      	movne	r0, #1
 80073ce:	b002      	add	sp, #8
 80073d0:	4770      	bx	lr
 80073d2:	4610      	mov	r0, r2
 80073d4:	e7fb      	b.n	80073ce <__ascii_mbtowc+0x16>
 80073d6:	f06f 0001 	mvn.w	r0, #1
 80073da:	e7f8      	b.n	80073ce <__ascii_mbtowc+0x16>

080073dc <_realloc_r>:
 80073dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e0:	4607      	mov	r7, r0
 80073e2:	4614      	mov	r4, r2
 80073e4:	460d      	mov	r5, r1
 80073e6:	b921      	cbnz	r1, 80073f2 <_realloc_r+0x16>
 80073e8:	4611      	mov	r1, r2
 80073ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073ee:	f7ff b981 	b.w	80066f4 <_malloc_r>
 80073f2:	b92a      	cbnz	r2, 8007400 <_realloc_r+0x24>
 80073f4:	f7ff f90c 	bl	8006610 <_free_r>
 80073f8:	4625      	mov	r5, r4
 80073fa:	4628      	mov	r0, r5
 80073fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007400:	f000 f841 	bl	8007486 <_malloc_usable_size_r>
 8007404:	4284      	cmp	r4, r0
 8007406:	4606      	mov	r6, r0
 8007408:	d802      	bhi.n	8007410 <_realloc_r+0x34>
 800740a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800740e:	d8f4      	bhi.n	80073fa <_realloc_r+0x1e>
 8007410:	4621      	mov	r1, r4
 8007412:	4638      	mov	r0, r7
 8007414:	f7ff f96e 	bl	80066f4 <_malloc_r>
 8007418:	4680      	mov	r8, r0
 800741a:	b908      	cbnz	r0, 8007420 <_realloc_r+0x44>
 800741c:	4645      	mov	r5, r8
 800741e:	e7ec      	b.n	80073fa <_realloc_r+0x1e>
 8007420:	42b4      	cmp	r4, r6
 8007422:	4622      	mov	r2, r4
 8007424:	4629      	mov	r1, r5
 8007426:	bf28      	it	cs
 8007428:	4632      	movcs	r2, r6
 800742a:	f7fe fa86 	bl	800593a <memcpy>
 800742e:	4629      	mov	r1, r5
 8007430:	4638      	mov	r0, r7
 8007432:	f7ff f8ed 	bl	8006610 <_free_r>
 8007436:	e7f1      	b.n	800741c <_realloc_r+0x40>

08007438 <__ascii_wctomb>:
 8007438:	4603      	mov	r3, r0
 800743a:	4608      	mov	r0, r1
 800743c:	b141      	cbz	r1, 8007450 <__ascii_wctomb+0x18>
 800743e:	2aff      	cmp	r2, #255	@ 0xff
 8007440:	d904      	bls.n	800744c <__ascii_wctomb+0x14>
 8007442:	228a      	movs	r2, #138	@ 0x8a
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	4770      	bx	lr
 800744c:	2001      	movs	r0, #1
 800744e:	700a      	strb	r2, [r1, #0]
 8007450:	4770      	bx	lr
	...

08007454 <fiprintf>:
 8007454:	b40e      	push	{r1, r2, r3}
 8007456:	b503      	push	{r0, r1, lr}
 8007458:	4601      	mov	r1, r0
 800745a:	ab03      	add	r3, sp, #12
 800745c:	4805      	ldr	r0, [pc, #20]	@ (8007474 <fiprintf+0x20>)
 800745e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007462:	6800      	ldr	r0, [r0, #0]
 8007464:	9301      	str	r3, [sp, #4]
 8007466:	f000 f83d 	bl	80074e4 <_vfiprintf_r>
 800746a:	b002      	add	sp, #8
 800746c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007470:	b003      	add	sp, #12
 8007472:	4770      	bx	lr
 8007474:	20000040 	.word	0x20000040

08007478 <abort>:
 8007478:	2006      	movs	r0, #6
 800747a:	b508      	push	{r3, lr}
 800747c:	f000 fa06 	bl	800788c <raise>
 8007480:	2001      	movs	r0, #1
 8007482:	f7fa fe07 	bl	8002094 <_exit>

08007486 <_malloc_usable_size_r>:
 8007486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800748a:	1f18      	subs	r0, r3, #4
 800748c:	2b00      	cmp	r3, #0
 800748e:	bfbc      	itt	lt
 8007490:	580b      	ldrlt	r3, [r1, r0]
 8007492:	18c0      	addlt	r0, r0, r3
 8007494:	4770      	bx	lr

08007496 <__sfputc_r>:
 8007496:	6893      	ldr	r3, [r2, #8]
 8007498:	b410      	push	{r4}
 800749a:	3b01      	subs	r3, #1
 800749c:	2b00      	cmp	r3, #0
 800749e:	6093      	str	r3, [r2, #8]
 80074a0:	da07      	bge.n	80074b2 <__sfputc_r+0x1c>
 80074a2:	6994      	ldr	r4, [r2, #24]
 80074a4:	42a3      	cmp	r3, r4
 80074a6:	db01      	blt.n	80074ac <__sfputc_r+0x16>
 80074a8:	290a      	cmp	r1, #10
 80074aa:	d102      	bne.n	80074b2 <__sfputc_r+0x1c>
 80074ac:	bc10      	pop	{r4}
 80074ae:	f000 b931 	b.w	8007714 <__swbuf_r>
 80074b2:	6813      	ldr	r3, [r2, #0]
 80074b4:	1c58      	adds	r0, r3, #1
 80074b6:	6010      	str	r0, [r2, #0]
 80074b8:	7019      	strb	r1, [r3, #0]
 80074ba:	4608      	mov	r0, r1
 80074bc:	bc10      	pop	{r4}
 80074be:	4770      	bx	lr

080074c0 <__sfputs_r>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	4606      	mov	r6, r0
 80074c4:	460f      	mov	r7, r1
 80074c6:	4614      	mov	r4, r2
 80074c8:	18d5      	adds	r5, r2, r3
 80074ca:	42ac      	cmp	r4, r5
 80074cc:	d101      	bne.n	80074d2 <__sfputs_r+0x12>
 80074ce:	2000      	movs	r0, #0
 80074d0:	e007      	b.n	80074e2 <__sfputs_r+0x22>
 80074d2:	463a      	mov	r2, r7
 80074d4:	4630      	mov	r0, r6
 80074d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074da:	f7ff ffdc 	bl	8007496 <__sfputc_r>
 80074de:	1c43      	adds	r3, r0, #1
 80074e0:	d1f3      	bne.n	80074ca <__sfputs_r+0xa>
 80074e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080074e4 <_vfiprintf_r>:
 80074e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e8:	460d      	mov	r5, r1
 80074ea:	4614      	mov	r4, r2
 80074ec:	4698      	mov	r8, r3
 80074ee:	4606      	mov	r6, r0
 80074f0:	b09d      	sub	sp, #116	@ 0x74
 80074f2:	b118      	cbz	r0, 80074fc <_vfiprintf_r+0x18>
 80074f4:	6a03      	ldr	r3, [r0, #32]
 80074f6:	b90b      	cbnz	r3, 80074fc <_vfiprintf_r+0x18>
 80074f8:	f7fe f8ba 	bl	8005670 <__sinit>
 80074fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074fe:	07d9      	lsls	r1, r3, #31
 8007500:	d405      	bmi.n	800750e <_vfiprintf_r+0x2a>
 8007502:	89ab      	ldrh	r3, [r5, #12]
 8007504:	059a      	lsls	r2, r3, #22
 8007506:	d402      	bmi.n	800750e <_vfiprintf_r+0x2a>
 8007508:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800750a:	f7fe fa06 	bl	800591a <__retarget_lock_acquire_recursive>
 800750e:	89ab      	ldrh	r3, [r5, #12]
 8007510:	071b      	lsls	r3, r3, #28
 8007512:	d501      	bpl.n	8007518 <_vfiprintf_r+0x34>
 8007514:	692b      	ldr	r3, [r5, #16]
 8007516:	b99b      	cbnz	r3, 8007540 <_vfiprintf_r+0x5c>
 8007518:	4629      	mov	r1, r5
 800751a:	4630      	mov	r0, r6
 800751c:	f000 f938 	bl	8007790 <__swsetup_r>
 8007520:	b170      	cbz	r0, 8007540 <_vfiprintf_r+0x5c>
 8007522:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007524:	07dc      	lsls	r4, r3, #31
 8007526:	d504      	bpl.n	8007532 <_vfiprintf_r+0x4e>
 8007528:	f04f 30ff 	mov.w	r0, #4294967295
 800752c:	b01d      	add	sp, #116	@ 0x74
 800752e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007532:	89ab      	ldrh	r3, [r5, #12]
 8007534:	0598      	lsls	r0, r3, #22
 8007536:	d4f7      	bmi.n	8007528 <_vfiprintf_r+0x44>
 8007538:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800753a:	f7fe f9ef 	bl	800591c <__retarget_lock_release_recursive>
 800753e:	e7f3      	b.n	8007528 <_vfiprintf_r+0x44>
 8007540:	2300      	movs	r3, #0
 8007542:	9309      	str	r3, [sp, #36]	@ 0x24
 8007544:	2320      	movs	r3, #32
 8007546:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800754a:	2330      	movs	r3, #48	@ 0x30
 800754c:	f04f 0901 	mov.w	r9, #1
 8007550:	f8cd 800c 	str.w	r8, [sp, #12]
 8007554:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007700 <_vfiprintf_r+0x21c>
 8007558:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800755c:	4623      	mov	r3, r4
 800755e:	469a      	mov	sl, r3
 8007560:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007564:	b10a      	cbz	r2, 800756a <_vfiprintf_r+0x86>
 8007566:	2a25      	cmp	r2, #37	@ 0x25
 8007568:	d1f9      	bne.n	800755e <_vfiprintf_r+0x7a>
 800756a:	ebba 0b04 	subs.w	fp, sl, r4
 800756e:	d00b      	beq.n	8007588 <_vfiprintf_r+0xa4>
 8007570:	465b      	mov	r3, fp
 8007572:	4622      	mov	r2, r4
 8007574:	4629      	mov	r1, r5
 8007576:	4630      	mov	r0, r6
 8007578:	f7ff ffa2 	bl	80074c0 <__sfputs_r>
 800757c:	3001      	adds	r0, #1
 800757e:	f000 80a7 	beq.w	80076d0 <_vfiprintf_r+0x1ec>
 8007582:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007584:	445a      	add	r2, fp
 8007586:	9209      	str	r2, [sp, #36]	@ 0x24
 8007588:	f89a 3000 	ldrb.w	r3, [sl]
 800758c:	2b00      	cmp	r3, #0
 800758e:	f000 809f 	beq.w	80076d0 <_vfiprintf_r+0x1ec>
 8007592:	2300      	movs	r3, #0
 8007594:	f04f 32ff 	mov.w	r2, #4294967295
 8007598:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800759c:	f10a 0a01 	add.w	sl, sl, #1
 80075a0:	9304      	str	r3, [sp, #16]
 80075a2:	9307      	str	r3, [sp, #28]
 80075a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80075aa:	4654      	mov	r4, sl
 80075ac:	2205      	movs	r2, #5
 80075ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b2:	4853      	ldr	r0, [pc, #332]	@ (8007700 <_vfiprintf_r+0x21c>)
 80075b4:	f7fe f9b3 	bl	800591e <memchr>
 80075b8:	9a04      	ldr	r2, [sp, #16]
 80075ba:	b9d8      	cbnz	r0, 80075f4 <_vfiprintf_r+0x110>
 80075bc:	06d1      	lsls	r1, r2, #27
 80075be:	bf44      	itt	mi
 80075c0:	2320      	movmi	r3, #32
 80075c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075c6:	0713      	lsls	r3, r2, #28
 80075c8:	bf44      	itt	mi
 80075ca:	232b      	movmi	r3, #43	@ 0x2b
 80075cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075d0:	f89a 3000 	ldrb.w	r3, [sl]
 80075d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80075d6:	d015      	beq.n	8007604 <_vfiprintf_r+0x120>
 80075d8:	4654      	mov	r4, sl
 80075da:	2000      	movs	r0, #0
 80075dc:	f04f 0c0a 	mov.w	ip, #10
 80075e0:	9a07      	ldr	r2, [sp, #28]
 80075e2:	4621      	mov	r1, r4
 80075e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075e8:	3b30      	subs	r3, #48	@ 0x30
 80075ea:	2b09      	cmp	r3, #9
 80075ec:	d94b      	bls.n	8007686 <_vfiprintf_r+0x1a2>
 80075ee:	b1b0      	cbz	r0, 800761e <_vfiprintf_r+0x13a>
 80075f0:	9207      	str	r2, [sp, #28]
 80075f2:	e014      	b.n	800761e <_vfiprintf_r+0x13a>
 80075f4:	eba0 0308 	sub.w	r3, r0, r8
 80075f8:	fa09 f303 	lsl.w	r3, r9, r3
 80075fc:	4313      	orrs	r3, r2
 80075fe:	46a2      	mov	sl, r4
 8007600:	9304      	str	r3, [sp, #16]
 8007602:	e7d2      	b.n	80075aa <_vfiprintf_r+0xc6>
 8007604:	9b03      	ldr	r3, [sp, #12]
 8007606:	1d19      	adds	r1, r3, #4
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	9103      	str	r1, [sp, #12]
 800760c:	2b00      	cmp	r3, #0
 800760e:	bfbb      	ittet	lt
 8007610:	425b      	neglt	r3, r3
 8007612:	f042 0202 	orrlt.w	r2, r2, #2
 8007616:	9307      	strge	r3, [sp, #28]
 8007618:	9307      	strlt	r3, [sp, #28]
 800761a:	bfb8      	it	lt
 800761c:	9204      	strlt	r2, [sp, #16]
 800761e:	7823      	ldrb	r3, [r4, #0]
 8007620:	2b2e      	cmp	r3, #46	@ 0x2e
 8007622:	d10a      	bne.n	800763a <_vfiprintf_r+0x156>
 8007624:	7863      	ldrb	r3, [r4, #1]
 8007626:	2b2a      	cmp	r3, #42	@ 0x2a
 8007628:	d132      	bne.n	8007690 <_vfiprintf_r+0x1ac>
 800762a:	9b03      	ldr	r3, [sp, #12]
 800762c:	3402      	adds	r4, #2
 800762e:	1d1a      	adds	r2, r3, #4
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	9203      	str	r2, [sp, #12]
 8007634:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007638:	9305      	str	r3, [sp, #20]
 800763a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007704 <_vfiprintf_r+0x220>
 800763e:	2203      	movs	r2, #3
 8007640:	4650      	mov	r0, sl
 8007642:	7821      	ldrb	r1, [r4, #0]
 8007644:	f7fe f96b 	bl	800591e <memchr>
 8007648:	b138      	cbz	r0, 800765a <_vfiprintf_r+0x176>
 800764a:	2240      	movs	r2, #64	@ 0x40
 800764c:	9b04      	ldr	r3, [sp, #16]
 800764e:	eba0 000a 	sub.w	r0, r0, sl
 8007652:	4082      	lsls	r2, r0
 8007654:	4313      	orrs	r3, r2
 8007656:	3401      	adds	r4, #1
 8007658:	9304      	str	r3, [sp, #16]
 800765a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765e:	2206      	movs	r2, #6
 8007660:	4829      	ldr	r0, [pc, #164]	@ (8007708 <_vfiprintf_r+0x224>)
 8007662:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007666:	f7fe f95a 	bl	800591e <memchr>
 800766a:	2800      	cmp	r0, #0
 800766c:	d03f      	beq.n	80076ee <_vfiprintf_r+0x20a>
 800766e:	4b27      	ldr	r3, [pc, #156]	@ (800770c <_vfiprintf_r+0x228>)
 8007670:	bb1b      	cbnz	r3, 80076ba <_vfiprintf_r+0x1d6>
 8007672:	9b03      	ldr	r3, [sp, #12]
 8007674:	3307      	adds	r3, #7
 8007676:	f023 0307 	bic.w	r3, r3, #7
 800767a:	3308      	adds	r3, #8
 800767c:	9303      	str	r3, [sp, #12]
 800767e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007680:	443b      	add	r3, r7
 8007682:	9309      	str	r3, [sp, #36]	@ 0x24
 8007684:	e76a      	b.n	800755c <_vfiprintf_r+0x78>
 8007686:	460c      	mov	r4, r1
 8007688:	2001      	movs	r0, #1
 800768a:	fb0c 3202 	mla	r2, ip, r2, r3
 800768e:	e7a8      	b.n	80075e2 <_vfiprintf_r+0xfe>
 8007690:	2300      	movs	r3, #0
 8007692:	f04f 0c0a 	mov.w	ip, #10
 8007696:	4619      	mov	r1, r3
 8007698:	3401      	adds	r4, #1
 800769a:	9305      	str	r3, [sp, #20]
 800769c:	4620      	mov	r0, r4
 800769e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076a2:	3a30      	subs	r2, #48	@ 0x30
 80076a4:	2a09      	cmp	r2, #9
 80076a6:	d903      	bls.n	80076b0 <_vfiprintf_r+0x1cc>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d0c6      	beq.n	800763a <_vfiprintf_r+0x156>
 80076ac:	9105      	str	r1, [sp, #20]
 80076ae:	e7c4      	b.n	800763a <_vfiprintf_r+0x156>
 80076b0:	4604      	mov	r4, r0
 80076b2:	2301      	movs	r3, #1
 80076b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80076b8:	e7f0      	b.n	800769c <_vfiprintf_r+0x1b8>
 80076ba:	ab03      	add	r3, sp, #12
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	462a      	mov	r2, r5
 80076c0:	4630      	mov	r0, r6
 80076c2:	4b13      	ldr	r3, [pc, #76]	@ (8007710 <_vfiprintf_r+0x22c>)
 80076c4:	a904      	add	r1, sp, #16
 80076c6:	f7fd fb8b 	bl	8004de0 <_printf_float>
 80076ca:	4607      	mov	r7, r0
 80076cc:	1c78      	adds	r0, r7, #1
 80076ce:	d1d6      	bne.n	800767e <_vfiprintf_r+0x19a>
 80076d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076d2:	07d9      	lsls	r1, r3, #31
 80076d4:	d405      	bmi.n	80076e2 <_vfiprintf_r+0x1fe>
 80076d6:	89ab      	ldrh	r3, [r5, #12]
 80076d8:	059a      	lsls	r2, r3, #22
 80076da:	d402      	bmi.n	80076e2 <_vfiprintf_r+0x1fe>
 80076dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076de:	f7fe f91d 	bl	800591c <__retarget_lock_release_recursive>
 80076e2:	89ab      	ldrh	r3, [r5, #12]
 80076e4:	065b      	lsls	r3, r3, #25
 80076e6:	f53f af1f 	bmi.w	8007528 <_vfiprintf_r+0x44>
 80076ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076ec:	e71e      	b.n	800752c <_vfiprintf_r+0x48>
 80076ee:	ab03      	add	r3, sp, #12
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	462a      	mov	r2, r5
 80076f4:	4630      	mov	r0, r6
 80076f6:	4b06      	ldr	r3, [pc, #24]	@ (8007710 <_vfiprintf_r+0x22c>)
 80076f8:	a904      	add	r1, sp, #16
 80076fa:	f7fd fe0f 	bl	800531c <_printf_i>
 80076fe:	e7e4      	b.n	80076ca <_vfiprintf_r+0x1e6>
 8007700:	08007c88 	.word	0x08007c88
 8007704:	08007c8e 	.word	0x08007c8e
 8007708:	08007c92 	.word	0x08007c92
 800770c:	08004de1 	.word	0x08004de1
 8007710:	080074c1 	.word	0x080074c1

08007714 <__swbuf_r>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	460e      	mov	r6, r1
 8007718:	4614      	mov	r4, r2
 800771a:	4605      	mov	r5, r0
 800771c:	b118      	cbz	r0, 8007726 <__swbuf_r+0x12>
 800771e:	6a03      	ldr	r3, [r0, #32]
 8007720:	b90b      	cbnz	r3, 8007726 <__swbuf_r+0x12>
 8007722:	f7fd ffa5 	bl	8005670 <__sinit>
 8007726:	69a3      	ldr	r3, [r4, #24]
 8007728:	60a3      	str	r3, [r4, #8]
 800772a:	89a3      	ldrh	r3, [r4, #12]
 800772c:	071a      	lsls	r2, r3, #28
 800772e:	d501      	bpl.n	8007734 <__swbuf_r+0x20>
 8007730:	6923      	ldr	r3, [r4, #16]
 8007732:	b943      	cbnz	r3, 8007746 <__swbuf_r+0x32>
 8007734:	4621      	mov	r1, r4
 8007736:	4628      	mov	r0, r5
 8007738:	f000 f82a 	bl	8007790 <__swsetup_r>
 800773c:	b118      	cbz	r0, 8007746 <__swbuf_r+0x32>
 800773e:	f04f 37ff 	mov.w	r7, #4294967295
 8007742:	4638      	mov	r0, r7
 8007744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	6922      	ldr	r2, [r4, #16]
 800774a:	b2f6      	uxtb	r6, r6
 800774c:	1a98      	subs	r0, r3, r2
 800774e:	6963      	ldr	r3, [r4, #20]
 8007750:	4637      	mov	r7, r6
 8007752:	4283      	cmp	r3, r0
 8007754:	dc05      	bgt.n	8007762 <__swbuf_r+0x4e>
 8007756:	4621      	mov	r1, r4
 8007758:	4628      	mov	r0, r5
 800775a:	f7ff fda9 	bl	80072b0 <_fflush_r>
 800775e:	2800      	cmp	r0, #0
 8007760:	d1ed      	bne.n	800773e <__swbuf_r+0x2a>
 8007762:	68a3      	ldr	r3, [r4, #8]
 8007764:	3b01      	subs	r3, #1
 8007766:	60a3      	str	r3, [r4, #8]
 8007768:	6823      	ldr	r3, [r4, #0]
 800776a:	1c5a      	adds	r2, r3, #1
 800776c:	6022      	str	r2, [r4, #0]
 800776e:	701e      	strb	r6, [r3, #0]
 8007770:	6962      	ldr	r2, [r4, #20]
 8007772:	1c43      	adds	r3, r0, #1
 8007774:	429a      	cmp	r2, r3
 8007776:	d004      	beq.n	8007782 <__swbuf_r+0x6e>
 8007778:	89a3      	ldrh	r3, [r4, #12]
 800777a:	07db      	lsls	r3, r3, #31
 800777c:	d5e1      	bpl.n	8007742 <__swbuf_r+0x2e>
 800777e:	2e0a      	cmp	r6, #10
 8007780:	d1df      	bne.n	8007742 <__swbuf_r+0x2e>
 8007782:	4621      	mov	r1, r4
 8007784:	4628      	mov	r0, r5
 8007786:	f7ff fd93 	bl	80072b0 <_fflush_r>
 800778a:	2800      	cmp	r0, #0
 800778c:	d0d9      	beq.n	8007742 <__swbuf_r+0x2e>
 800778e:	e7d6      	b.n	800773e <__swbuf_r+0x2a>

08007790 <__swsetup_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4b29      	ldr	r3, [pc, #164]	@ (8007838 <__swsetup_r+0xa8>)
 8007794:	4605      	mov	r5, r0
 8007796:	6818      	ldr	r0, [r3, #0]
 8007798:	460c      	mov	r4, r1
 800779a:	b118      	cbz	r0, 80077a4 <__swsetup_r+0x14>
 800779c:	6a03      	ldr	r3, [r0, #32]
 800779e:	b90b      	cbnz	r3, 80077a4 <__swsetup_r+0x14>
 80077a0:	f7fd ff66 	bl	8005670 <__sinit>
 80077a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a8:	0719      	lsls	r1, r3, #28
 80077aa:	d422      	bmi.n	80077f2 <__swsetup_r+0x62>
 80077ac:	06da      	lsls	r2, r3, #27
 80077ae:	d407      	bmi.n	80077c0 <__swsetup_r+0x30>
 80077b0:	2209      	movs	r2, #9
 80077b2:	602a      	str	r2, [r5, #0]
 80077b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077b8:	f04f 30ff 	mov.w	r0, #4294967295
 80077bc:	81a3      	strh	r3, [r4, #12]
 80077be:	e033      	b.n	8007828 <__swsetup_r+0x98>
 80077c0:	0758      	lsls	r0, r3, #29
 80077c2:	d512      	bpl.n	80077ea <__swsetup_r+0x5a>
 80077c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077c6:	b141      	cbz	r1, 80077da <__swsetup_r+0x4a>
 80077c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077cc:	4299      	cmp	r1, r3
 80077ce:	d002      	beq.n	80077d6 <__swsetup_r+0x46>
 80077d0:	4628      	mov	r0, r5
 80077d2:	f7fe ff1d 	bl	8006610 <_free_r>
 80077d6:	2300      	movs	r3, #0
 80077d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80077da:	89a3      	ldrh	r3, [r4, #12]
 80077dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80077e0:	81a3      	strh	r3, [r4, #12]
 80077e2:	2300      	movs	r3, #0
 80077e4:	6063      	str	r3, [r4, #4]
 80077e6:	6923      	ldr	r3, [r4, #16]
 80077e8:	6023      	str	r3, [r4, #0]
 80077ea:	89a3      	ldrh	r3, [r4, #12]
 80077ec:	f043 0308 	orr.w	r3, r3, #8
 80077f0:	81a3      	strh	r3, [r4, #12]
 80077f2:	6923      	ldr	r3, [r4, #16]
 80077f4:	b94b      	cbnz	r3, 800780a <__swsetup_r+0x7a>
 80077f6:	89a3      	ldrh	r3, [r4, #12]
 80077f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80077fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007800:	d003      	beq.n	800780a <__swsetup_r+0x7a>
 8007802:	4621      	mov	r1, r4
 8007804:	4628      	mov	r0, r5
 8007806:	f000 f882 	bl	800790e <__smakebuf_r>
 800780a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800780e:	f013 0201 	ands.w	r2, r3, #1
 8007812:	d00a      	beq.n	800782a <__swsetup_r+0x9a>
 8007814:	2200      	movs	r2, #0
 8007816:	60a2      	str	r2, [r4, #8]
 8007818:	6962      	ldr	r2, [r4, #20]
 800781a:	4252      	negs	r2, r2
 800781c:	61a2      	str	r2, [r4, #24]
 800781e:	6922      	ldr	r2, [r4, #16]
 8007820:	b942      	cbnz	r2, 8007834 <__swsetup_r+0xa4>
 8007822:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007826:	d1c5      	bne.n	80077b4 <__swsetup_r+0x24>
 8007828:	bd38      	pop	{r3, r4, r5, pc}
 800782a:	0799      	lsls	r1, r3, #30
 800782c:	bf58      	it	pl
 800782e:	6962      	ldrpl	r2, [r4, #20]
 8007830:	60a2      	str	r2, [r4, #8]
 8007832:	e7f4      	b.n	800781e <__swsetup_r+0x8e>
 8007834:	2000      	movs	r0, #0
 8007836:	e7f7      	b.n	8007828 <__swsetup_r+0x98>
 8007838:	20000040 	.word	0x20000040

0800783c <_raise_r>:
 800783c:	291f      	cmp	r1, #31
 800783e:	b538      	push	{r3, r4, r5, lr}
 8007840:	4605      	mov	r5, r0
 8007842:	460c      	mov	r4, r1
 8007844:	d904      	bls.n	8007850 <_raise_r+0x14>
 8007846:	2316      	movs	r3, #22
 8007848:	6003      	str	r3, [r0, #0]
 800784a:	f04f 30ff 	mov.w	r0, #4294967295
 800784e:	bd38      	pop	{r3, r4, r5, pc}
 8007850:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007852:	b112      	cbz	r2, 800785a <_raise_r+0x1e>
 8007854:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007858:	b94b      	cbnz	r3, 800786e <_raise_r+0x32>
 800785a:	4628      	mov	r0, r5
 800785c:	f000 f830 	bl	80078c0 <_getpid_r>
 8007860:	4622      	mov	r2, r4
 8007862:	4601      	mov	r1, r0
 8007864:	4628      	mov	r0, r5
 8007866:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800786a:	f000 b817 	b.w	800789c <_kill_r>
 800786e:	2b01      	cmp	r3, #1
 8007870:	d00a      	beq.n	8007888 <_raise_r+0x4c>
 8007872:	1c59      	adds	r1, r3, #1
 8007874:	d103      	bne.n	800787e <_raise_r+0x42>
 8007876:	2316      	movs	r3, #22
 8007878:	6003      	str	r3, [r0, #0]
 800787a:	2001      	movs	r0, #1
 800787c:	e7e7      	b.n	800784e <_raise_r+0x12>
 800787e:	2100      	movs	r1, #0
 8007880:	4620      	mov	r0, r4
 8007882:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007886:	4798      	blx	r3
 8007888:	2000      	movs	r0, #0
 800788a:	e7e0      	b.n	800784e <_raise_r+0x12>

0800788c <raise>:
 800788c:	4b02      	ldr	r3, [pc, #8]	@ (8007898 <raise+0xc>)
 800788e:	4601      	mov	r1, r0
 8007890:	6818      	ldr	r0, [r3, #0]
 8007892:	f7ff bfd3 	b.w	800783c <_raise_r>
 8007896:	bf00      	nop
 8007898:	20000040 	.word	0x20000040

0800789c <_kill_r>:
 800789c:	b538      	push	{r3, r4, r5, lr}
 800789e:	2300      	movs	r3, #0
 80078a0:	4d06      	ldr	r5, [pc, #24]	@ (80078bc <_kill_r+0x20>)
 80078a2:	4604      	mov	r4, r0
 80078a4:	4608      	mov	r0, r1
 80078a6:	4611      	mov	r1, r2
 80078a8:	602b      	str	r3, [r5, #0]
 80078aa:	f7fa fbe3 	bl	8002074 <_kill>
 80078ae:	1c43      	adds	r3, r0, #1
 80078b0:	d102      	bne.n	80078b8 <_kill_r+0x1c>
 80078b2:	682b      	ldr	r3, [r5, #0]
 80078b4:	b103      	cbz	r3, 80078b8 <_kill_r+0x1c>
 80078b6:	6023      	str	r3, [r4, #0]
 80078b8:	bd38      	pop	{r3, r4, r5, pc}
 80078ba:	bf00      	nop
 80078bc:	20000948 	.word	0x20000948

080078c0 <_getpid_r>:
 80078c0:	f7fa bbd1 	b.w	8002066 <_getpid>

080078c4 <__swhatbuf_r>:
 80078c4:	b570      	push	{r4, r5, r6, lr}
 80078c6:	460c      	mov	r4, r1
 80078c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078cc:	4615      	mov	r5, r2
 80078ce:	2900      	cmp	r1, #0
 80078d0:	461e      	mov	r6, r3
 80078d2:	b096      	sub	sp, #88	@ 0x58
 80078d4:	da0c      	bge.n	80078f0 <__swhatbuf_r+0x2c>
 80078d6:	89a3      	ldrh	r3, [r4, #12]
 80078d8:	2100      	movs	r1, #0
 80078da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80078de:	bf14      	ite	ne
 80078e0:	2340      	movne	r3, #64	@ 0x40
 80078e2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80078e6:	2000      	movs	r0, #0
 80078e8:	6031      	str	r1, [r6, #0]
 80078ea:	602b      	str	r3, [r5, #0]
 80078ec:	b016      	add	sp, #88	@ 0x58
 80078ee:	bd70      	pop	{r4, r5, r6, pc}
 80078f0:	466a      	mov	r2, sp
 80078f2:	f000 f849 	bl	8007988 <_fstat_r>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	dbed      	blt.n	80078d6 <__swhatbuf_r+0x12>
 80078fa:	9901      	ldr	r1, [sp, #4]
 80078fc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007900:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007904:	4259      	negs	r1, r3
 8007906:	4159      	adcs	r1, r3
 8007908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800790c:	e7eb      	b.n	80078e6 <__swhatbuf_r+0x22>

0800790e <__smakebuf_r>:
 800790e:	898b      	ldrh	r3, [r1, #12]
 8007910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007912:	079d      	lsls	r5, r3, #30
 8007914:	4606      	mov	r6, r0
 8007916:	460c      	mov	r4, r1
 8007918:	d507      	bpl.n	800792a <__smakebuf_r+0x1c>
 800791a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800791e:	6023      	str	r3, [r4, #0]
 8007920:	6123      	str	r3, [r4, #16]
 8007922:	2301      	movs	r3, #1
 8007924:	6163      	str	r3, [r4, #20]
 8007926:	b003      	add	sp, #12
 8007928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800792a:	466a      	mov	r2, sp
 800792c:	ab01      	add	r3, sp, #4
 800792e:	f7ff ffc9 	bl	80078c4 <__swhatbuf_r>
 8007932:	9f00      	ldr	r7, [sp, #0]
 8007934:	4605      	mov	r5, r0
 8007936:	4639      	mov	r1, r7
 8007938:	4630      	mov	r0, r6
 800793a:	f7fe fedb 	bl	80066f4 <_malloc_r>
 800793e:	b948      	cbnz	r0, 8007954 <__smakebuf_r+0x46>
 8007940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007944:	059a      	lsls	r2, r3, #22
 8007946:	d4ee      	bmi.n	8007926 <__smakebuf_r+0x18>
 8007948:	f023 0303 	bic.w	r3, r3, #3
 800794c:	f043 0302 	orr.w	r3, r3, #2
 8007950:	81a3      	strh	r3, [r4, #12]
 8007952:	e7e2      	b.n	800791a <__smakebuf_r+0xc>
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800795a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800795e:	81a3      	strh	r3, [r4, #12]
 8007960:	9b01      	ldr	r3, [sp, #4]
 8007962:	6020      	str	r0, [r4, #0]
 8007964:	b15b      	cbz	r3, 800797e <__smakebuf_r+0x70>
 8007966:	4630      	mov	r0, r6
 8007968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800796c:	f000 f81e 	bl	80079ac <_isatty_r>
 8007970:	b128      	cbz	r0, 800797e <__smakebuf_r+0x70>
 8007972:	89a3      	ldrh	r3, [r4, #12]
 8007974:	f023 0303 	bic.w	r3, r3, #3
 8007978:	f043 0301 	orr.w	r3, r3, #1
 800797c:	81a3      	strh	r3, [r4, #12]
 800797e:	89a3      	ldrh	r3, [r4, #12]
 8007980:	431d      	orrs	r5, r3
 8007982:	81a5      	strh	r5, [r4, #12]
 8007984:	e7cf      	b.n	8007926 <__smakebuf_r+0x18>
	...

08007988 <_fstat_r>:
 8007988:	b538      	push	{r3, r4, r5, lr}
 800798a:	2300      	movs	r3, #0
 800798c:	4d06      	ldr	r5, [pc, #24]	@ (80079a8 <_fstat_r+0x20>)
 800798e:	4604      	mov	r4, r0
 8007990:	4608      	mov	r0, r1
 8007992:	4611      	mov	r1, r2
 8007994:	602b      	str	r3, [r5, #0]
 8007996:	f7fa fbcc 	bl	8002132 <_fstat>
 800799a:	1c43      	adds	r3, r0, #1
 800799c:	d102      	bne.n	80079a4 <_fstat_r+0x1c>
 800799e:	682b      	ldr	r3, [r5, #0]
 80079a0:	b103      	cbz	r3, 80079a4 <_fstat_r+0x1c>
 80079a2:	6023      	str	r3, [r4, #0]
 80079a4:	bd38      	pop	{r3, r4, r5, pc}
 80079a6:	bf00      	nop
 80079a8:	20000948 	.word	0x20000948

080079ac <_isatty_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	2300      	movs	r3, #0
 80079b0:	4d05      	ldr	r5, [pc, #20]	@ (80079c8 <_isatty_r+0x1c>)
 80079b2:	4604      	mov	r4, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	602b      	str	r3, [r5, #0]
 80079b8:	f7fa fbca 	bl	8002150 <_isatty>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d102      	bne.n	80079c6 <_isatty_r+0x1a>
 80079c0:	682b      	ldr	r3, [r5, #0]
 80079c2:	b103      	cbz	r3, 80079c6 <_isatty_r+0x1a>
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	bd38      	pop	{r3, r4, r5, pc}
 80079c8:	20000948 	.word	0x20000948

080079cc <_init>:
 80079cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ce:	bf00      	nop
 80079d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079d2:	bc08      	pop	{r3}
 80079d4:	469e      	mov	lr, r3
 80079d6:	4770      	bx	lr

080079d8 <_fini>:
 80079d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079da:	bf00      	nop
 80079dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079de:	bc08      	pop	{r3}
 80079e0:	469e      	mov	lr, r3
 80079e2:	4770      	bx	lr
