{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664910413117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664910413119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 15:06:52 2022 " "Processing started: Tue Oct 04 15:06:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664910413119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910413119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL3_Antoine_Phan -c VHDL3_Antoine_Phan " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL3_Antoine_Phan -c VHDL3_Antoine_Phan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910413119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664910413684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_barrel_shifter_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_barrel_shifter_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_barrel_shifter_structural-structural " "Found design unit 1: antoine_phan_barrel_shifter_structural-structural" {  } { { "Antoine_Phan_barrel_shifter_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420382 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_barrel_shifter_structural " "Found entity 1: antoine_phan_barrel_shifter_structural" {  } { { "Antoine_Phan_barrel_shifter_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_barrel_shifter_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_barrel_shifter_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_barrel_shifter_behavioral-behavioral " "Found design unit 1: antoine_phan_barrel_shifter_behavioral-behavioral" {  } { { "Antoine_Phan_barrel_shifter_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420386 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_barrel_shifter_behavioral " "Found entity 1: antoine_phan_barrel_shifter_behavioral" {  } { { "Antoine_Phan_barrel_shifter_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_behavioral_TB-tb " "Found design unit 1: BS_behavioral_TB-tb" {  } { { "Barrel_Shifter_behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420390 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_behavioral_TB " "Found entity 1: BS_behavioral_TB" {  } { { "Barrel_Shifter_behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_structural_TB-tb " "Found design unit 1: BS_structural_TB-tb" {  } { { "Barrel_Shifter_structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420396 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_structural_TB " "Found entity 1: BS_structural_TB" {  } { { "Barrel_Shifter_structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "Half_Adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420399 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "Half_Adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_tb-tb " "Found design unit 1: half_adder_tb-tb" {  } { { "Half_Adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420404 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tb " "Found entity 1: half_adder_tb" {  } { { "Half_Adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "Full_adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420408 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Full_adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-tb " "Found design unit 1: full_adder_tb-tb" {  } { { "Full_adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420412 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "Full_adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural-rca_struct " "Found design unit 1: rca_structural-rca_struct" {  } { { "RCA_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420416 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural " "Found entity 1: rca_structural" {  } { { "RCA_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_struct-struct " "Found design unit 1: MUX_struct-struct" {  } { { "MUX_Struct.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420420 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_struct " "Found entity 1: MUX_struct" {  } { { "MUX_Struct.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_behave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_behave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Behave-behave " "Found design unit 1: MUX_Behave-behave" {  } { { "MUX_Behave.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420424 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Behave " "Found entity 1: MUX_Behave" {  } { { "MUX_Behave.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural_tb-tb " "Found design unit 1: rca_structural_tb-tb" {  } { { "RCA_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420428 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural_tb " "Found entity 1: rca_structural_tb" {  } { { "RCA_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral-rca_behave " "Found design unit 1: rca_behavioral-rca_behave" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420435 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral " "Found entity 1: rca_behavioral" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral_tb-tb " "Found design unit 1: rca_behavioral_tb-tb" {  } { { "RCA_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420439 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral_tb " "Found entity 1: rca_behavioral_tb" {  } { { "RCA_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_structural-bcd_struct " "Found design unit 1: bcd_adder_structural-bcd_struct" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420442 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_structural " "Found entity 1: bcd_adder_structural" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_structural-tb " "Found design unit 1: bcd_adder_structural-tb" {  } { { "BCD_Adder_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420446 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_structural_tb " "Found entity 1: bcd_adder_structural_tb" {  } { { "BCD_Adder_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_behavioral-bcd_behave " "Found design unit 1: bcd_adder_behavioral-bcd_behave" {  } { { "BCD_Adder_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420450 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_behavioral " "Found entity 1: bcd_adder_behavioral" {  } { { "BCD_Adder_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_behavioral_tb-tb " "Found design unit 1: bcd_adder_behavioral_tb-tb" {  } { { "BCD_Adder_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420454 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_behavioral_tb " "Found entity 1: bcd_adder_behavioral_tb" {  } { { "BCD_Adder_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664910420454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910420454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCA_Behavioral " "Elaborating entity \"RCA_Behavioral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664910420518 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 RCA_Behavioral.vhd(20) " "VHDL expression error at RCA_Behavioral.vhd(20): expression has 4 elements, but must have 5 elements" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 20 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1664910420520 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664910420520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5036 " "Peak virtual memory: 5036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664910421137 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 04 15:07:01 2022 " "Processing ended: Tue Oct 04 15:07:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664910421137 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664910421137 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664910421137 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910421137 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664910422088 ""}
