
---------- Begin Simulation Statistics ----------
final_tick                               307071720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715916                       # Number of bytes of host memory used
host_op_rate                                   209012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   881.18                       # Real time elapsed on the host
host_tick_rate                              348479534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.307072                       # Number of seconds simulated
sim_ticks                                307071720000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955669                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565952                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570563                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2709                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.070717                       # CPI: cycles per instruction
system.cpu.discardedOps                          4281                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086369                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169214                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        90475568                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325657                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        307071720                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       216596152                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       657708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1315985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       658302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1316732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            158                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       657481                       # Transaction distribution
system.membus.trans_dist::CleanEvict              220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657976                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           308                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1974269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1974269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658284                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658284    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658284                       # Request fanout histogram
system.membus.respLayer1.occupancy        22032341250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22355377000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1315436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657990                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           284                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1974374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1975162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       258048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673843712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674101760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          657857                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336630272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1316287                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000162                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012779                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1316075     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    211      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1316287                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11847532000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11188488993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4828000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   77                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   62                       # number of demand (read+write) hits
system.l2.demand_hits::total                      139                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  77                       # number of overall hits
system.l2.overall_hits::.cpu.data                  62                       # number of overall hits
system.l2.overall_hits::total                     139                       # number of overall hits
system.l2.demand_misses::.cpu.inst                207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658084                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658291                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               207                       # number of overall misses
system.l2.overall_misses::.cpu.data            658084                       # number of overall misses
system.l2.overall_misses::total                658291                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  95434494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95465288000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  95434494000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95465288000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           658146                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               658430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          658146                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              658430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.728873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999789                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.728873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999789                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 148763.285024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 145018.711897                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 145019.889380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 148763.285024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 145018.711897                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 145019.889380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              657481                       # number of writebacks
system.l2.writebacks::total                    657481                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658284                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658284                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  82272014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82298668000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  82272014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82298668000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.728873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.728873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999778                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 128763.285024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 125018.826064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125020.003524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 128763.285024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 125018.826064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125020.003524                       # average overall mshr miss latency
system.l2.replacements                         657857                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657955                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              204                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          204                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  95417180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   95417180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        657990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 145016.201199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145016.201199                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  82257660000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82257660000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 125016.201199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125016.201199                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.728873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 148763.285024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 148763.285024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26654000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26654000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.728873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.728873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 128763.285024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 128763.285024                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.692308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.692308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 160314.814815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 160314.814815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14354000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14354000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.647436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 142118.811881                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 142118.811881                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   510.012971                       # Cycle average of tags in use
system.l2.tags.total_refs                     1316669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.065915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.103779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       507.843277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996119                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11191793                       # Number of tag accesses
system.l2.tags.data_accesses                 11191793                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         105984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336935424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337041408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       105984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336630272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336630272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          658077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              658284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       657481                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             657481                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            345144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1097253189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1097598333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       345144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           345144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1096259441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1096259441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1096259441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           345144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1097253189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2193857774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5259848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000935722750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       219169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       219170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6655429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5043053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658284                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     657481                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5259848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328880                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 196427061500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26331360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295169661500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37299.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56049.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4826107                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4819182                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5259848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 218305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 219109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 219111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 219114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 219119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 219127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 219139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 219199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 219201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 219191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 219170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 219162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 219156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 219152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 219148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 219143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       880799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    764.838725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   693.169262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.129434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23387      2.66%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            3      0.00%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      0.00%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24173      2.74%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       374077     42.47%     47.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          802      0.09%     47.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17745      2.01%     49.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       440607     50.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       880799                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       219170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.028252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.003159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.175500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        219169    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        219170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       219169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.998873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.998285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.161080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              804      0.37%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           217485     99.23%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              803      0.37%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        219169                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337041408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336628352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337041408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336630272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1097.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1096.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1097.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1096.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  307071667000                       # Total gap between requests
system.mem_ctrls.avgGap                     233378.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       105984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336935424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336628352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 345144.124636420456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1097253188.929283380508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1096253188.017444372177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5259848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     96136000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 295073525500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7478095615500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     58053.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56048.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1421732.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3144091860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1671120660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18798648960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13727122740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24239557680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68067349710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60595667040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       190243558650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.541124                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 154904338250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10253620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 141913761750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3144820140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1671511545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18802533120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13729101120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24239557680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68089604220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60576926400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       190254054225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.575304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154859489000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10253620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 141958611000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31710226                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31710226                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31710226                       # number of overall hits
system.cpu.icache.overall_hits::total        31710226                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          284                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            284                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          284                       # number of overall misses
system.cpu.icache.overall_misses::total           284                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35103000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31710510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31710510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31710510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31710510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 123602.112676                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 123602.112676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 123602.112676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 123602.112676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.icache.writebacks::total               220                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34535000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34535000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 121602.112676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 121602.112676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 121602.112676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 121602.112676                       # average overall mshr miss latency
system.cpu.icache.replacements                    220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31710226                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31710226                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          284                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           284                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31710510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31710510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 123602.112676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 123602.112676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 121602.112676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 121602.112676                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.998429                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31710510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               284                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          111656.725352                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.998429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         253684364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        253684364                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     85066327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85066327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85066388                       # number of overall hits
system.cpu.dcache.overall_hits::total        85066388                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1315745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1315745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1315755                       # number of overall misses
system.cpu.dcache.overall_misses::total       1315755                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 207237611000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207237611000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 207237611000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207237611000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 157505.908060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 157505.908060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 157504.710983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 157504.710983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657955                       # number of writebacks
system.cpu.dcache.writebacks::total            657955                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       657605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       657605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       657605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       657605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       658140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       658140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       658146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       658146                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  97409992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  97409992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  97411014000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  97411014000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 148008.010454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 148008.010454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 148008.213983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 148008.213983                       # average overall mshr miss latency
system.cpu.dcache.replacements                 658082                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 125545.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 125545.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 122846.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 122846.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83022667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83022667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1315580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1315580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 207216896000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 207216896000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 157509.916539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 157509.916539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       657590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       657590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       657990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       657990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  97391565000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  97391565000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 148013.746410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 148013.746410                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           61                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            61                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.140845                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.140845                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1022000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1022000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.084507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.084507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 170333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 170333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.996034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85724602                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            658146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.251649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            318000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.996034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         691715834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        691715834                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 307071720000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
