
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100661                       # Number of seconds simulated
sim_ticks                                100661443533                       # Number of ticks simulated
final_tick                               627655340811                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127002                       # Simulator instruction rate (inst/s)
host_op_rate                                   160237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5826092                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894532                       # Number of bytes of host memory used
host_seconds                                 17277.69                       # Real time elapsed on the host
sim_insts                                  2194308504                       # Number of instructions simulated
sim_ops                                    2768529378                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2024320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       807296                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2834944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       987392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            987392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15815                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6307                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22148                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7714                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7714                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20110182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8019913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28163157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33061                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9809039                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9809039                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9809039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20110182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8019913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37972195                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               241394350                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21946769                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17779917                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017200                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8968427                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285218                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466128                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91014                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185723819                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121940041                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21946769                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751346                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26719838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6175784                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4270425                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11626101                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2017137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220827352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194107514     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486691      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959936      0.89%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592142      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          999116      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555650      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1181282      0.53%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741093      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13203928      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220827352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.505149                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183660979                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6393003                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26615046                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86985                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4071333                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783492                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42559                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149569591                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79875                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4071333                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184164568                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1661973                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3315807                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26168253                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1445412                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149434541                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21948                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        276651                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       537344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       193200                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210194789                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697279677                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697279677                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39499271                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37570                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21029                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4712738                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14546253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7217709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131547                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1603858                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148370611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139364107                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143355                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24779953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51558994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220827352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160751663     72.80%     72.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25746406     11.66%     84.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12480438      5.65%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8338511      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7732490      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592304      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678007      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378494      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129039      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220827352                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400086     59.03%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138963     20.50%     79.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138750     20.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117053527     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112404      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022661      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7158981      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139364107                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.577330                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677799                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500376718                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173188591                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135788959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140041906                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       346673                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3312316                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1033                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       191983                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4071333                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1084382                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96966                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148408160                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14546253                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7217709                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21015                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239601                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136822764                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573112                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541341                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19730687                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19399639                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7157575                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.566802                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135789668                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135788959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80414834                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221978820                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.562519                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362264                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25600343                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2020255                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216756019                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165176138     76.20%     76.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24278864     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602811      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017771      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359927      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709251      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324858      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954719      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331680      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216756019                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331680                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362834065                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300890878                       # The number of ROB writes
system.switch_cpus0.timesIdled                3013700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20566998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.413943                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.413943                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.414260                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.414260                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616289788                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189112521                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138112657                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               241394350                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19875394                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16248537                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1936631                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8133106                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7798669                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2036885                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87377                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191417715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111662634                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19875394                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9835554                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23257588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5375058                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4239391                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11726804                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1938229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222320787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199063199     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1115977      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1700660      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2326675      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2388891      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1997740      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1134580      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1671594      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10921471      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222320787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082336                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462574                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189233890                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6441180                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23195907                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43954                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3405854                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3281472                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136809963                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3405854                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189768474                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1285941                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3807928                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22714482                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1338106                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136724184                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1278                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        302296                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1064                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189998562                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636320178                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636320178                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164196615                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25801947                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37609                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21580                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3892503                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12979589                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7119129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125536                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1548035                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136536777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129501696                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25779                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15544517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36913434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222320787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167559681     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22325532     10.04%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11545177      5.19%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8704279      3.92%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6760794      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2716410      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1724922      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       873721      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110271      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222320787                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23174     10.12%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84306     36.83%     46.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121434     53.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108497264     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008291      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16029      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11915048      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7065064      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129501696                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.536474                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             228914                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    481578872                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152119223                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127552112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129730610                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       300669                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2144159                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173970                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3405854                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1013755                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122682                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136574373                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12979589                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7119129                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21566                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1103318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230121                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127735290                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11232939                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1766406                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18296338                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18056278                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7063399                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.529156                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127552298                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127552112                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73423000                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196669493                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528397                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373332                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96162386                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118187527                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18394015                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968341                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218914933                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170595181     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23824759     10.88%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9054593      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4369402      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3616229      1.65%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2161294      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1831761      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       810288      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2651426      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218914933                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96162386                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118187527                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17780589                       # Number of memory references committed
system.switch_cpus1.commit.loads             10835430                       # Number of loads committed
system.switch_cpus1.commit.membars              16030                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16950742                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106530137                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2411511                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2651426                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           352845049                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276569151                       # The number of ROB writes
system.switch_cpus1.timesIdled                2981641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19073563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96162386                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118187527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96162386                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.510278                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.510278                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398362                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398362                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575698080                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176988992                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127327650                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32060                       # number of misc regfile writes
system.l20.replacements                         15828                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          821202                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32212                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.493667                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          926.849916                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.442089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4212.005934                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.540893                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11233.161169                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.056570                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000637                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.257080                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000094                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.685618                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57614                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57614                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21458                       # number of Writeback hits
system.l20.Writeback_hits::total                21458                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57614                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57614                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57614                       # number of overall hits
system.l20.overall_hits::total                  57614                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15815                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15828                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15815                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15828                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15815                       # number of overall misses
system.l20.overall_misses::total                15828                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2416974                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3249123329                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3251540303                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2416974                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3249123329                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3251540303                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2416974                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3249123329                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3251540303                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73429                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73442                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21458                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21458                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73429                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73442                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73429                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73442                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.215378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.215517                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.215378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215517                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.215378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215517                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 185921.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205445.673664                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205429.637541                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 185921.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205445.673664                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205429.637541                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 185921.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205445.673664                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205429.637541                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3270                       # number of writebacks
system.l20.writebacks::total                     3270                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15815                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15828                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15815                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15828                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15815                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15828                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1637831                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2300818778                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2302456609                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1637831                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2300818778                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2302456609                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1637831                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2300818778                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2302456609                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.215378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215517                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.215378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215517                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.215378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215517                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       125987                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145483.324565                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145467.311663                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       125987                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145483.324565                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145467.311663                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       125987                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145483.324565                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145467.311663                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6320                       # number of replacements
system.l21.tagsinuse                     16383.964175                       # Cycle average of tags in use
system.l21.total_refs                          644859                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22704                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.402881                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2152.698306                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.964185                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3154.950948                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11063.350736                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.131390                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.192563                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.675253                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44207                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44207                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25531                       # number of Writeback hits
system.l21.Writeback_hits::total                25531                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44207                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44207                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44207                       # number of overall hits
system.l21.overall_hits::total                  44207                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6299                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6312                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6307                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6320                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6307                       # number of overall misses
system.l21.overall_misses::total                 6320                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2588324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1282654404                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1285242728                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1498018                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1498018                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2588324                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1284152422                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1286740746                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2588324                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1284152422                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1286740746                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50506                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50519                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25531                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25531                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            8                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50514                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50527                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50514                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50527                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.124718                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.124943                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.124856                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125082                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.124856                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125082                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 199101.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203628.259089                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203618.936629                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 187252.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 187252.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 199101.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203607.487236                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203598.219304                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 199101.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203607.487236                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203598.219304                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4444                       # number of writebacks
system.l21.writebacks::total                     4444                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6299                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6312                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6307                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6320                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6307                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6320                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1806345                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    903435485                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    905241830                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1015003                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1015003                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1806345                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    904450488                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    906256833                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1806345                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    904450488                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    906256833                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.124718                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.124943                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.124856                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125082                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.124856                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125082                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138949.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143425.223845                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143416.006020                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 126875.375000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 126875.375000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138949.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143404.231489                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143395.068513                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138949.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143404.231489                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143395.068513                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996645                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011633709                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060353.786151                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996645                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11626085                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11626085                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11626085                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11626085                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11626085                       # number of overall hits
system.cpu0.icache.overall_hits::total       11626085                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3092454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3092454                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3092454                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3092454                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3092454                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3092454                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11626101                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11626101                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11626101                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11626101                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11626101                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11626101                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193278.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193278.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193278.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193278.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193278.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193278.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2524874                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2524874                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2524874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2524874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2524874                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2524874                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194221.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194221.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194221.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194221.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194221.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194221.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73429                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483412                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73685                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.820208                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.007545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.992455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902373                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097627                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9418086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9418086                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410744                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410744                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410744                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410744                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181652                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181652                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181652                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20381456870                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20381456870                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20381456870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20381456870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20381456870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20381456870                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592396                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592396                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592396                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592396                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018923                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018923                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010948                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010948                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112200.564101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112200.564101                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112200.564101                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112200.564101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112200.564101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112200.564101                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21458                       # number of writebacks
system.cpu0.dcache.writebacks::total            21458                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108223                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108223                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108223                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73429                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73429                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73429                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73429                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73429                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7163008660                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7163008660                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7163008660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7163008660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7163008660                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7163008660                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004425                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004425                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97550.132237                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97550.132237                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97550.132237                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97550.132237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97550.132237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97550.132237                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996639                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009880520                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048439.188641                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11726786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11726786                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11726786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11726786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11726786                       # number of overall hits
system.cpu1.icache.overall_hits::total       11726786                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3757646                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3757646                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3757646                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3757646                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3757646                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3757646                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11726804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11726804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11726804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11726804                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11726804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11726804                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 208758.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 208758.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 208758.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 208758.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 208758.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 208758.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2696571                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2696571                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2696571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2696571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2696571                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2696571                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207428.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207428.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207428.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207428.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207428.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207428.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50514                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170950119                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50770                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3367.148296                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.205544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.794456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910959                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089041                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8245337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8245337                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6909194                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6909194                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16853                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16853                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16030                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16030                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15154531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15154531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15154531                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15154531                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143099                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2930                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2930                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146029                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146029                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146029                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146029                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14485278464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14485278464                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    521634976                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    521634976                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15006913440                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15006913440                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15006913440                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15006913440                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8388436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8388436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6912124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6912124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15300560                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15300560                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15300560                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15300560                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017059                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000424                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000424                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009544                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009544                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009544                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009544                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101225.574351                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101225.574351                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178032.415017                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178032.415017                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102766.665799                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102766.665799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102766.665799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102766.665799                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1114296                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 123810.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25531                       # number of writebacks
system.cpu1.dcache.writebacks::total            25531                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92593                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92593                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2922                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95515                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95515                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50506                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50506                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50514                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50514                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4235515918                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4235515918                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1564418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1564418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4237080336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4237080336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4237080336                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4237080336                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83861.638578                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83861.638578                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 195552.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 195552.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83879.327236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83879.327236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83879.327236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83879.327236                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
