{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@176:212@HdlStmProcess", "    end\n  end\n  endcase\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_cfg_buffer_early_release <= 1'b0;\n    up_cfg_buffer_delay <= 'h00;\n    up_ctrl_err_statistics_mask <= 7'h0;\n    up_ctrl_err_statistics_reset <= 1'b0;\n    up_cfg_frame_align_err_threshold <= 8'd4;\n  end else if (up_wreq == 1'b1 && up_cfg_is_writeable == 1'b1) begin\n    case (up_waddr)\n    /* JESD RX configuraton */\n    12'h090: begin\n      up_cfg_buffer_early_release <= up_wdata[16];\n      up_cfg_buffer_delay <= up_wdata[9:DATA_PATH_WIDTH_LOG2];\n    end\n    endcase\n  end else if (up_wreq == 1'b1) begin\n    case (up_waddr)\n    12'h91: begin\n      up_ctrl_err_statistics_mask <= up_wdata[14:8];\n      up_ctrl_err_statistics_reset <= up_wdata[0];\n    end\n    12'h92: begin\n      up_cfg_frame_align_err_threshold <= up_wdata[7:0];\n    end\n    endcase\n  end\nend\n\ngenvar i;\ngenerate for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n    jesd204_up_rx_lane #(\n      .DATA_PATH_WIDTH(DATA_PATH_WIDTH)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[181, "always @(posedge up_clk) begin\n"], [182, "  if (up_reset == 1'b1) begin\n"], [183, "    up_cfg_buffer_early_release <= 1'b0;\n"], [184, "    up_cfg_buffer_delay <= 'h00;\n"], [185, "    up_ctrl_err_statistics_mask <= 7'h0;\n"], [186, "    up_ctrl_err_statistics_reset <= 1'b0;\n"], [187, "    up_cfg_frame_align_err_threshold <= 8'd4;\n"], [188, "  end else if (up_wreq == 1'b1 && up_cfg_is_writeable == 1'b1) begin\n"], [189, "    case (up_waddr)\n"], [191, "    12'h090: begin\n"], [192, "      up_cfg_buffer_early_release <= up_wdata[16];\n"], [193, "      up_cfg_buffer_delay <= up_wdata[9:DATA_PATH_WIDTH_LOG2];\n"], [194, "    end\n"], [195, "    endcase\n"], [196, "  end else if (up_wreq == 1'b1) begin\n"], [197, "    case (up_waddr)\n"], [198, "    12'h91: begin\n"], [199, "      up_ctrl_err_statistics_mask <= up_wdata[14:8];\n"], [200, "      up_ctrl_err_statistics_reset <= up_wdata[0];\n"], [201, "    end\n"], [202, "    12'h92: begin\n"], [203, "      up_cfg_frame_align_err_threshold <= up_wdata[7:0];\n"], [207, "end\n"]], "Add": [[203, "    12'h090: up_rdata = {\n"], [203, "      /* 17-31 */ 15'h00, /* Reserved for future additions */\n"], [203, "      /*    16 */ up_cfg_buffer_early_release, /* Release buffer as soon as all lanes are ready. */\n"], [203, "      /* 10-15 */ 6'b0000, /* Reserved for future extensions of buffer_delay */\n"], [203, "      /* 02-09 */ up_cfg_buffer_delay, /* Buffer release delay */\n"], [203, "      /* 00-01 */ 2'b00 /* Data path width alignment */\n"], [203, "    };\n"], [203, "    12'h91: up_rdata = {\n"], [203, "      /* 15-31 */ 17'h00, /* Reserved for future additions */\n"], [203, "      /* 08-14 */ up_ctrl_err_statistics_mask,\n"], [203, "      /* 01-07 */ 7'h0,\n"], [203, "      /*    00 */ up_ctrl_err_statistics_reset\n"], [203, "    };\n"], [203, "    12'h92: up_rdata = {\n"], [203, "      /* 08-31 */ 24'h0,\n"], [203, "      /* 00-07 */ up_cfg_frame_align_err_threshold\n"], [203, "    };\n"], [203, "    /* 0x93-0x9f reserved for future use */\n"], [203, "    /* JESD RX status */\n"], [203, "    12'ha0: up_rdata = {\n"], [203, "      /* 04-31 */ 28'h00, /* Reserved for future additions */\n"], [203, "      /* 02-03 */ 2'b00, /* Reserved for future extensions of ctrl_state */\n"], [203, "      /* 00-01 */ up_status_ctrl_state /* State of the internal state machine */\n"], [203, "    };\n"], [203, "    default: begin\n"], [203, "      if (up_raddr[11:3] >= LANE_BASE_ADDR &&\n"], [203, "          up_raddr[11:3] < LANE_BASE_ADDR + NUM_LANES) begin\n"], [203, "        up_rdata = up_lane_rdata[up_raddr[11:3] - LANE_BASE_ADDR];\n"], [203, "      end else begin\n"], [203, "        up_rdata = 'h00;\n"], [203, "      end\n"]]}}