and
for
grant
REFERENCES
[1] Intel’s Silverthorne Unveiled: Detailing Baby Centrino. http://
www.anandtech.com/showdoc.aspx?i=3230&p=4.
[2] International Technology Roadmap for Semiconductors 2007
Edition: Design.
[3] Latest from DAC: ST and Media Tek manage media SoC
http://www.edn.com/blog/1690000169/post/
designs (part 2).
290028029.html.
[4] Trusted Computing Group.
Online
at
https://www.
trustedcomputinggroup.org/, 2007.
[5] O. Aciicmez. Yet Another MicroArchitectural Attack: Exploit-
In Proceedings of the 1st Computer Security
ing I-cache.
Architecture Workshop (CSAW), pages 11–18, November 2007.
[6] O. Aciicmez, S. Gueron, and J. P. Seifert. New Branch
Prediction Vulnerabilities in OpenSSL and Necessary Software
Countermeasures. Cryptology ePrint Archive, Report 2007/039,
February 2007.
[7] O. Aciicmez, C. K. Koc, and J. P. Sefert. On the Power of
Simple Branch Prediction Analysis. In Proceedings of the ACM
Symposium on Information, Computer and Communications
Security (ASIACCS), pages 312–320, March 2007.
[8] O. Aciicmez, C. K. Koc, and J. P. Seifert. Predicting Secret Keys
via Branch Prediction. In Proceedings of the RSA Conference —
Cryptographers Track (CT-RSA), pages 225–242, March 2007.
[9] O. Aciicmez, W. Schindler, and C. K. Koc. Cache Based
Remote Timing Attack on the AES. In Proceedings of the RSA
Conference — Cryptographers Track (CT-RSA), pages 271–286,
March 2007.
[10] S. Adee. The hunt for the kill switch. IEEE Spectrum Magazine,
45(5):34–39, 2008.
[11] G. Agosta, L. Breveglieri, I. Koren, G. Pelosi, and M. Sykora.
In
the 4th Workshop on Fault Diagnosis and
Countermeasures Against Branch Target Buffer Attacks.
Proceedings of
Tolerance in Cryprography (FDTC), 2007.
[12] D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and
B. Sunar. Trojan detection using ic ﬁngerprinting. In Security
and Privacy, 2007. SP ’07. IEEE Symposium on, pages 296–
310, May 2007.
[13] F. Altschuler and B. Zoppis. Embedded system security. January
2008.
[14] D. P. Appenzeller. Formal veriﬁcation of a powerpc micropro-
cessor.
In ICCD ’95: Proceedings of the 1995 International
Conference on Computer Design, page 79, Washington, DC,
USA, 1995. IEEE Computer Society.
[15] D. Asonov and R. Agrawal. Keyboard Acoustic Emanations.
In Proceedings of the IEEE Symposium on Security & Privacy,
pages 3–11, May 2004.
[16] M. Banga, M. Chandrasekar, L. Fang, and M. S. Hsiao. Guided
test generation for isolation and detection of embedded trojans
in ics. In GLSVLSI ’08: Proceedings of the 18th ACM Great
Lakes symposium on VLSI, pages 363–366, New York, NY,
USA, 2008. ACM.
[17] M. Banga and M. Hsiao. A region based approach for the iden-
tiﬁcation of hardware trojans. In Hardware-Oriented Security
and Trust, 2008. HOST 2008. IEEE International Workshop on,
pages 40–47, June 2008.
[18] J. Baumgartner, H. Mony, V. Paruthi, R. Kanzelman, and
G. Janssen. Scalable sequential equivalence checking across
arbitrary design transformations.
In Computer Design, 2006.
ICCD 2006. International Conference on, pages 259–266, Oct.
2006.
[19] D. J. Bernstein. Cache-timing Attacks on AES, 2005.
[20] E. Biham, Y. Carmeli, and A. Shamir. Bug attacks. In CRYPTO,
pages 221–240, 2008.
[21] J. Bonneau and I. Mironov. Cache-Collision Timing Attacks
against AES. In Proceedings of the 8th International Workshop
on Cryptographic Hardware and Embedded Systems (CHES),
pages 201–215, 2006.
[22] E. Brickell, G. Graunke, M. Neve, and J. P. Seifert. Software
Mitigations to Hedge AES Against Cache-based software side
channel vulnerabilities. IACR ePrint Archive, Report 2006/052,
February 2006.
[23] J. Carretero, P. Chaparro, X. Vera, J. Abella, and A. Gonz´alez.
End-to-end register data-ﬂow continuous self-test. SIGARCH
Comput. Archit. News, 37(3):105–115, 2009.
[24] R. Chakraborty, S. Paul, and S. Bhunia. On-demand trans-
parency for
In
Hardware-Oriented Security and Trust, 2008. HOST 2008.
IEEE International Workshop on, pages 48–50, June 2008.
improving hardware trojan detectability.
[25] S. Chatterjee, C. Weaver, and T. Austin. Efﬁcient checker
processor design. In MICRO 33: Proceedings of the 33rd an-
nual ACM/IEEE international symposium on Microarchitecture,
pages 87–97, New York, NY, USA, 2000. ACM.
[26] R. P. Colwell. The Pentium Chronicles: The People, Passion,
and Politics Behind Intel’s Landmark Chips (Software Engi-
neering ”Best Practices”). Wiley-IEEE Computer Society Pr,
2005.
[27] J. Coron. Resistance against Differential Power Analysis for
Elliptic Curve Cryptosystems. In C. K. Koc and C. Paar, editors,
Proceedings of the 1st Cryptographic Hardware and Embedded
Systems, pages 292–302, August 1999.
[28] J. Dyer, M. Lindemann, R. Perez, R. Sailer, L. van Doorn, and
S. Smith. Building the ibm 4758 secure coprocessor. Computer,
34(10):57–66, Oct 2001.
[29] R. Elbaz, D. Champagne, C. Gebotys, R. B. Lee, N. Potlapally,
and L. Torres. Hardware mechanisms for memory authentica-
tion: A survey of existing techniques and engines. pages 1–22,
2009.
[30] F. Ferrandi, F. Fummi, G. Pravadelli, and D. Sciuto. Identiﬁ-
cation of design errors through functional testing. Reliability,
IEEE Transactions on, 52(4):400–412, Dec. 2003.
[31] K. Gandolﬁ, C. Mourtel, and F. Olivier.
Electromagnetic
Analysis: Concrete Results. In Proceedings of 3rd International
Workshop on Cryptographic Hardware and Embedded Systems
(CHES), pages 251–261, 2001.
[32] B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. Silicon
physical random functions. In ACM Conference on Computer
and Communications Security, pages 148–160, New York, NY,
USA, 2002. ACM Press.
[33] T. Harada, H. Sasaki, and Y. Kami. Investigation on radiated
emission characteristics of multilayer printed circuits boards.
IEICE Transactions on Communications, E80-B(11):1645–
1651, 1997.
[34] Y. Huang, R. Guo, W.-T. Cheng, and J. C.-M. Li. Survey of
IEEE Design and Test of Computers,
scan chain diagnosis.
25(3):240–248, 2008.
[35] IBM. IBM 4764 PCI-X Cryptographic Coprocessor.
[36] S. T. King, J. Tucek, A. Cozzie, C. Grier, W. Jiang, and
Y. Zhou. Designing and Implementing Malicious Hardware.
In Proceedings of the 1st USENIX Workshop on Large-scale
Exploits and Emergent Threats, April 2008.
[37] P. Kocher, J. Jaffe, and B. Jun. Differential power analysis.
pages 388–397. Springer-Verlag, 1999.
[38] O. K¨ommerling and M. G. Kuhn. Design Principles for Tamper-
Resistant Smartcard Processors. In Proceedings of the USENIX
Workshop on Smartcard Technology, pages 9–20, May 1999.
[39] B. W. Lampson. A Note on the Conﬁnement Problem. Com-
munications of the ACM, 16(10), 1973.
[40] J. W. Lee, D. Lim, B. Gassend, G. E. Suh, M. van Dijk, and
S. Devadas. A technique to build a secret key in integrated
circuits for identiﬁcation and authentication application.
In
Proceedings of the Symposium on VLSI Circuits, pages 176–
159, 2004.
[41] J. Li and J. Lach. At-speed delay characterization for ic
authentication and trojan horse detection. In Hardware-Oriented
Security and Trust, 2008. HOST 2008. IEEE International
Workshop on, pages 8–14, June 2008.
[42] S. Mangard. Exploiting radiated emissions - EM attacks on
cryptographic ICs. In Proceedings of AustroChip, 2003.
187
Knopf, 1974.
[45] J. Markoff. Old Trick Threatens the Newest Weapons. http://
www.nytimes.com/2009/10/27/science/27trojan.html? r=1/.
[46] G. McFarland. Microprocessor Design. McGraw-Hill, Inc., New
York, NY, USA, 2006.
[43] S. Mangard, E. Oswald, and T. Popp. Power analysis attacks:
Revealing the secrets of smart cards. Springer-Verlag, Secaucus,
NJ, USA, 2007.
[44] V. Marchetti and J. Marks. The CIA and the Cult of Intelligence.
[47] E. D. Mulder, P. Buysschaert, S. B. Ors, P. Delmotte, B. Preneel,
G. Vandenbosch, and I. Verbauwhede. Electromagnetic Anal-
ysis Attack on an FPGA Implementation of an Elliptic Curve
Cryptosystem. In Proceedings of EUROCON, November 2005.
[48] M. Neve, J. P. Sefert, and Z. Wang. A Reﬁned Look at
Bernstein’s AES Side-channel Analysis. In Proceedings of the
ACM Symposium on Information, Computer and Communica-
tions Security (ASIACCS), page 369, March 2006.
[49] M. Neve and J. P. Seifert. Advances on Access-driven Cache
Attacks on AES. In Proceedings of Selected Areas of Cryptog-
raphy (SAC), 2006.
[50] D. Osvik, A. Shamir, and E. Tromer. Cache attacks and
Countermeasures: the Case of AES. Cryptology ePrint Archive,
Report 2005/271, 2005.
[51] D. A. Osvik, A. Shamir, and E. Tromer. Other People’s Cache:
Presentation
Hyper Attacks on HyperThreaded Processors.
available at http://www.wisdom.weizmann.il/∼tromer/.
[52] C. Percival. Cache Missing for Fun and Proﬁt. http://www.
daemonology.net/papers/htt.pdf.
[53] J. J. Quisquater and D. Samyde. Electromagnetic analysis
(EMA): Measures and counter-measures for smart cards.
In
Proceedings of the International Conference on Smart Cards:
Smart Card Programming and Security (E-smart), pages 200–
210, 2001.
[54] R. M. Rad, X. Wang, M. Tehranipoor, and J. Plusquellic. Power
supply signal calibration techniques for improving detection
resolution to hardware trojans. In ICCAD ’08: Proceedings of
the 2008 IEEE/ACM International Conference on Computer-
Aided Design, pages 632–639, Piscataway, NJ, USA, 2008.
IEEE Press.
[55] S. K. Reinhardt and S. S. Mukherjee. Transient fault detection
via simultaneous multithreading. In ISCA ’00: Proceedings of
the 27th annual international symposium on Computer archi-
tecture, pages 25–36, New York, NY, USA, 2000. ACM.
[56] K. Rosenfeld and R. Karri. Attacks and defenses for jtag.
Design & Test of Computers, IEEE, 27(1):36–47, Jan.-Feb.
2010.
[57] H. Salmani, M. Tehranipoor, and J. Plusquellic. New design
strategy for improving hardware trojan detection and reducing
trojan activation time. In Hardware-Oriented Security and Trust,
2009. HOST ’09. IEEE International Workshop on, pages 66–
73, July 2009.
[58] H. Saputra, N. Vijaykrishnan, M. Kandemir, M.
Irwin,
R. Brooks, S. Kim, and W. Zhang. Masking the Energy
Behavior of DES Encryption.
In Proceedings of the Design
Automation and Test in Europe Conference (DATE), 2003.
[59] S. R. Sarangi, A. Tiwari, and J. Torrellas. Phoenix: Detecting
and recovering from permanent processor design bugs with
programmable hardware.
In MICRO 39: Proceedings of the
39th Annual IEEE/ACM International Symposium on Microar-
chitecture, pages 26–37, Washington, DC, USA, 2006. IEEE
Computer Society.
[60] A. Shamir and E. Tromer. Acoustic cryptanalysis: On nosy
people and noisy machines. http://people.csail.mit.edu/tromer/
acoustic/.
[61] S. Smith. Magic boxes and boots: Security in hardware. IEEE
Computer, 37(10):106–109, 2004.
[62] G. E. Suh and S. Devadas. Physical unclonable functions for
device authentication and secret key generation.
In Design
Automation Conference, pages 9–14, New York, NY, USA,
2007. ACM Press.
[63] K. Tiri, O. Aciicmez, M. Neve, and F. Andersen. An Analytical
Model for Time-Driven Cache Attacks. In Proceedings of the
Fast Software Encryption Workshop (FSE), March 2007.
[64] K. Tiri and I. Verbauwhede. A VLSI Design Flow for Secure
Side-Channel Attack Resistant ICs. In DATE ’05: Proceedings
of the conference on Design, Automation and Test in Europe,
pages 58–63, March 2005.
[65] K. Tiri and I. Verbauwhede. Design Method for Constant Power
Consumption of Differential Logic Circuits. In Proceedings of
Design, Automation and Test in Europe Conference (DATE),
pages 628–633, March 2005.
[66] K. Tiri and I. Verbauwhede. A Digital Design Flow for Secure
Integrated Circuits.
IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems (TCAD), 25(7):1197–
1208, July 2006.
[67] United Stated Department of Defense. High performance
microchip supply, February 2005.
[68] S. Vasudevan, V. Viswanath, J. A. Abraham, and J. Tu. Sequen-
tial equivalence checking between system level and rtl descrip-
tions. Design Automation for Embedded Systems, 12(4):377–
396, 2008.
[69] I. Verbauwhede, K. Tiri, D. Hwang, A. Hodjat, and P. Schau-
mont. Circuits and Design Techniques for Secure ICs Resistant
to Side-Channel Attacks.
In Proceedings of the International
Conference on IC Design & Technology (ICICDT), pages 1–4,
May 2006.
[70] X. Wang, M. Tehranipoor, and J. Plusquellic. Detecting mali-
cious inclusions in secure hardware: Challenges and solutions.
In Hardware-Oriented Security and Trust, 2008. HOST 2008.
IEEE International Workshop on, pages 15–19, June 2008.
[71] J. Yoo and M. Franklin. Hierarchical veriﬁcation for increasing
J. Electron. Test., 24(1-
performance in reliable processors.
3):117–128, 2008.
[72] M.-D. M. Yu and S. Devadas. Secure and robust error correction
for physical unclonable functions. Design & Test of Computers,
IEEE, 27(1):48–65, Jan.-Feb. 2010.
188