# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do vgacontroller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/ECE\ 550d/vgacontroller_restored/db {E:/ECE 550d/vgacontroller_restored/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:05 on Oct 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE 550d/vgacontroller_restored/db" E:/ECE 550d/vgacontroller_restored/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 09:59:05 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE 550d/vgacontroller_restored/vgacontroller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:05 on Oct 05,2017
# vcom -reportprogress 300 -93 -work work E:/ECE 550d/vgacontroller_restored/vgacontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vgacontroller
# -- Compiling architecture basic of vgacontroller
# End time: 09:59:05 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE 550d/vgacontroller_restored/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:05 on Oct 05,2017
# vcom -reportprogress 300 -93 -work work E:/ECE 550d/vgacontroller_restored/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 09:59:05 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE 550d/vgacontroller_restored/myvga.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:05 on Oct 05,2017
# vcom -reportprogress 300 -93 -work work E:/ECE 550d/vgacontroller_restored/myvga.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity fulladder
# -- Compiling architecture adder_struc of fulladder
# -- Compiling entity mux2to1
# -- Compiling architecture mux of mux2to1
# -- Compiling entity tenbitsadder
# -- Compiling architecture tenbits_struc of tenbitsadder
# -- Compiling entity twentybitsadder
# -- Compiling architecture twentybits_struc of twentybitsadder
# -- Compiling entity multiply640
# -- Compiling architecture mul_struc of multiply640
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity myvga
# -- Compiling architecture basic of myvga
# End time: 09:59:05 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/ECE 550d/vgacontroller_restored/vmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:05 on Oct 05,2017
# vcom -reportprogress 300 -93 -work work E:/ECE 550d/vgacontroller_restored/vmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity vmem
# -- Compiling architecture SYN of vmem
# End time: 09:59:05 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vsim work.vgacontroller
# vsim work.vgacontroller 
# Start time: 09:59:48 on Oct 05,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.vgacontroller(basic)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading work.myvga(basic)
# Loading work.multiply640(mul_struc)
# Loading work.twentybitsadder(twentybits_struc)
# Loading work.tenbitsadder(tenbits_struc)
# Loading work.fulladder(adder_struc)
# Loading work.mux2to1(mux)
# Loading altera_mf.altera_mf_components
# Loading work.vmem(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# Loading altera.dff(behavior)
# Loading altera.prim_gdff(behavior)
# ** Warning: Design size of 18624 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/vgacontroller/CLOCK_50 \
sim:/vgacontroller/KEY \
sim:/vgacontroller/VGA_R \
sim:/vgacontroller/VGA_G \
sim:/vgacontroller/VGA_B \
sim:/vgacontroller/VGA_CLK \
sim:/vgacontroller/VGA_BLANK \
sim:/vgacontroller/VGA_HS \
sim:/vgacontroller/VGA_VS \
sim:/vgacontroller/VGA_SYNC \
sim:/vgacontroller/vclk \
sim:/vgacontroller/hsyncx \
sim:/vgacontroller/vsyncx \
sim:/vgacontroller/notrst
force -freeze sim:/vgacontroller/CLOCK_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/vgacontroller/KEY 1111 0
run -all
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 20398 ps  Iteration: 3  Instance: /vgacontroller/pll0/altpll_component/CYCLONEIII_ALTPLL/M5
