#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dc7b9b7410 .scope module, "rv32ima_soc_tb" "rv32ima_soc_tb" 2 1;
 .timescale 0 0;
v0x55dc7ba1ebd0_0 .var "CLOCK_50", 0 0;
v0x55dc7ba1ec70_0 .var "rst", 0 0;
S_0x55dc7b9b7590 .scope module, "rv32ima_top0" "rv32ima_soc_top" 2 23, 3 1 0, S_0x55dc7b9b7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x55dc7ba1e7c0_0 .net "clk", 0 0, v0x55dc7ba1ebd0_0;  1 drivers
v0x55dc7ba1e880_0 .net "inst", 31 0, v0x55dc7b9f5260_0;  1 drivers
v0x55dc7ba1e940_0 .net "inst_addr", 31 0, L_0x55dc7ba1ed30;  1 drivers
v0x55dc7ba1e9e0_0 .net "rom_ce", 0 0, v0x55dc7ba1a7d0_0;  1 drivers
v0x55dc7ba1ea80_0 .net "rst", 0 0, v0x55dc7ba1ec70_0;  1 drivers
S_0x55dc7b9ba720 .scope module, "rom0" "rom" 3 17, 4 1 0, S_0x55dc7b9b7590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55dc7b9ec750_0 .net "addr_i", 31 0, L_0x55dc7ba1ed30;  alias, 1 drivers
v0x55dc7b9728e0_0 .net "ce_i", 0 0, v0x55dc7ba1a7d0_0;  alias, 1 drivers
v0x55dc7b988330 .array "inst_mem", 63 0, 31 0;
v0x55dc7b9f5260_0 .var "inst_o", 31 0;
v0x55dc7b988330_0 .array/port v0x55dc7b988330, 0;
v0x55dc7b988330_1 .array/port v0x55dc7b988330, 1;
E_0x55dc7b9b3d20/0 .event edge, v0x55dc7b9728e0_0, v0x55dc7b9ec750_0, v0x55dc7b988330_0, v0x55dc7b988330_1;
v0x55dc7b988330_2 .array/port v0x55dc7b988330, 2;
v0x55dc7b988330_3 .array/port v0x55dc7b988330, 3;
v0x55dc7b988330_4 .array/port v0x55dc7b988330, 4;
v0x55dc7b988330_5 .array/port v0x55dc7b988330, 5;
E_0x55dc7b9b3d20/1 .event edge, v0x55dc7b988330_2, v0x55dc7b988330_3, v0x55dc7b988330_4, v0x55dc7b988330_5;
v0x55dc7b988330_6 .array/port v0x55dc7b988330, 6;
v0x55dc7b988330_7 .array/port v0x55dc7b988330, 7;
v0x55dc7b988330_8 .array/port v0x55dc7b988330, 8;
v0x55dc7b988330_9 .array/port v0x55dc7b988330, 9;
E_0x55dc7b9b3d20/2 .event edge, v0x55dc7b988330_6, v0x55dc7b988330_7, v0x55dc7b988330_8, v0x55dc7b988330_9;
v0x55dc7b988330_10 .array/port v0x55dc7b988330, 10;
v0x55dc7b988330_11 .array/port v0x55dc7b988330, 11;
v0x55dc7b988330_12 .array/port v0x55dc7b988330, 12;
v0x55dc7b988330_13 .array/port v0x55dc7b988330, 13;
E_0x55dc7b9b3d20/3 .event edge, v0x55dc7b988330_10, v0x55dc7b988330_11, v0x55dc7b988330_12, v0x55dc7b988330_13;
v0x55dc7b988330_14 .array/port v0x55dc7b988330, 14;
v0x55dc7b988330_15 .array/port v0x55dc7b988330, 15;
v0x55dc7b988330_16 .array/port v0x55dc7b988330, 16;
v0x55dc7b988330_17 .array/port v0x55dc7b988330, 17;
E_0x55dc7b9b3d20/4 .event edge, v0x55dc7b988330_14, v0x55dc7b988330_15, v0x55dc7b988330_16, v0x55dc7b988330_17;
v0x55dc7b988330_18 .array/port v0x55dc7b988330, 18;
v0x55dc7b988330_19 .array/port v0x55dc7b988330, 19;
v0x55dc7b988330_20 .array/port v0x55dc7b988330, 20;
v0x55dc7b988330_21 .array/port v0x55dc7b988330, 21;
E_0x55dc7b9b3d20/5 .event edge, v0x55dc7b988330_18, v0x55dc7b988330_19, v0x55dc7b988330_20, v0x55dc7b988330_21;
v0x55dc7b988330_22 .array/port v0x55dc7b988330, 22;
v0x55dc7b988330_23 .array/port v0x55dc7b988330, 23;
v0x55dc7b988330_24 .array/port v0x55dc7b988330, 24;
v0x55dc7b988330_25 .array/port v0x55dc7b988330, 25;
E_0x55dc7b9b3d20/6 .event edge, v0x55dc7b988330_22, v0x55dc7b988330_23, v0x55dc7b988330_24, v0x55dc7b988330_25;
v0x55dc7b988330_26 .array/port v0x55dc7b988330, 26;
v0x55dc7b988330_27 .array/port v0x55dc7b988330, 27;
v0x55dc7b988330_28 .array/port v0x55dc7b988330, 28;
v0x55dc7b988330_29 .array/port v0x55dc7b988330, 29;
E_0x55dc7b9b3d20/7 .event edge, v0x55dc7b988330_26, v0x55dc7b988330_27, v0x55dc7b988330_28, v0x55dc7b988330_29;
v0x55dc7b988330_30 .array/port v0x55dc7b988330, 30;
v0x55dc7b988330_31 .array/port v0x55dc7b988330, 31;
v0x55dc7b988330_32 .array/port v0x55dc7b988330, 32;
v0x55dc7b988330_33 .array/port v0x55dc7b988330, 33;
E_0x55dc7b9b3d20/8 .event edge, v0x55dc7b988330_30, v0x55dc7b988330_31, v0x55dc7b988330_32, v0x55dc7b988330_33;
v0x55dc7b988330_34 .array/port v0x55dc7b988330, 34;
v0x55dc7b988330_35 .array/port v0x55dc7b988330, 35;
v0x55dc7b988330_36 .array/port v0x55dc7b988330, 36;
v0x55dc7b988330_37 .array/port v0x55dc7b988330, 37;
E_0x55dc7b9b3d20/9 .event edge, v0x55dc7b988330_34, v0x55dc7b988330_35, v0x55dc7b988330_36, v0x55dc7b988330_37;
v0x55dc7b988330_38 .array/port v0x55dc7b988330, 38;
v0x55dc7b988330_39 .array/port v0x55dc7b988330, 39;
v0x55dc7b988330_40 .array/port v0x55dc7b988330, 40;
v0x55dc7b988330_41 .array/port v0x55dc7b988330, 41;
E_0x55dc7b9b3d20/10 .event edge, v0x55dc7b988330_38, v0x55dc7b988330_39, v0x55dc7b988330_40, v0x55dc7b988330_41;
v0x55dc7b988330_42 .array/port v0x55dc7b988330, 42;
v0x55dc7b988330_43 .array/port v0x55dc7b988330, 43;
v0x55dc7b988330_44 .array/port v0x55dc7b988330, 44;
v0x55dc7b988330_45 .array/port v0x55dc7b988330, 45;
E_0x55dc7b9b3d20/11 .event edge, v0x55dc7b988330_42, v0x55dc7b988330_43, v0x55dc7b988330_44, v0x55dc7b988330_45;
v0x55dc7b988330_46 .array/port v0x55dc7b988330, 46;
v0x55dc7b988330_47 .array/port v0x55dc7b988330, 47;
v0x55dc7b988330_48 .array/port v0x55dc7b988330, 48;
v0x55dc7b988330_49 .array/port v0x55dc7b988330, 49;
E_0x55dc7b9b3d20/12 .event edge, v0x55dc7b988330_46, v0x55dc7b988330_47, v0x55dc7b988330_48, v0x55dc7b988330_49;
v0x55dc7b988330_50 .array/port v0x55dc7b988330, 50;
v0x55dc7b988330_51 .array/port v0x55dc7b988330, 51;
v0x55dc7b988330_52 .array/port v0x55dc7b988330, 52;
v0x55dc7b988330_53 .array/port v0x55dc7b988330, 53;
E_0x55dc7b9b3d20/13 .event edge, v0x55dc7b988330_50, v0x55dc7b988330_51, v0x55dc7b988330_52, v0x55dc7b988330_53;
v0x55dc7b988330_54 .array/port v0x55dc7b988330, 54;
v0x55dc7b988330_55 .array/port v0x55dc7b988330, 55;
v0x55dc7b988330_56 .array/port v0x55dc7b988330, 56;
v0x55dc7b988330_57 .array/port v0x55dc7b988330, 57;
E_0x55dc7b9b3d20/14 .event edge, v0x55dc7b988330_54, v0x55dc7b988330_55, v0x55dc7b988330_56, v0x55dc7b988330_57;
v0x55dc7b988330_58 .array/port v0x55dc7b988330, 58;
v0x55dc7b988330_59 .array/port v0x55dc7b988330, 59;
v0x55dc7b988330_60 .array/port v0x55dc7b988330, 60;
v0x55dc7b988330_61 .array/port v0x55dc7b988330, 61;
E_0x55dc7b9b3d20/15 .event edge, v0x55dc7b988330_58, v0x55dc7b988330_59, v0x55dc7b988330_60, v0x55dc7b988330_61;
v0x55dc7b988330_62 .array/port v0x55dc7b988330, 62;
v0x55dc7b988330_63 .array/port v0x55dc7b988330, 63;
E_0x55dc7b9b3d20/16 .event edge, v0x55dc7b988330_62, v0x55dc7b988330_63;
E_0x55dc7b9b3d20 .event/or E_0x55dc7b9b3d20/0, E_0x55dc7b9b3d20/1, E_0x55dc7b9b3d20/2, E_0x55dc7b9b3d20/3, E_0x55dc7b9b3d20/4, E_0x55dc7b9b3d20/5, E_0x55dc7b9b3d20/6, E_0x55dc7b9b3d20/7, E_0x55dc7b9b3d20/8, E_0x55dc7b9b3d20/9, E_0x55dc7b9b3d20/10, E_0x55dc7b9b3d20/11, E_0x55dc7b9b3d20/12, E_0x55dc7b9b3d20/13, E_0x55dc7b9b3d20/14, E_0x55dc7b9b3d20/15, E_0x55dc7b9b3d20/16;
S_0x55dc7ba14d10 .scope module, "rv32IMAcore0" "rv32IMACore" 3 9, 5 3 0, S_0x55dc7b9b7590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0x55dc7ba1ed30 .functor BUFZ 32, v0x55dc7ba1a9f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dc7ba1c290_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba1c350_0 .net "exe_aluOp_i", 7 0, v0x55dc7ba17f60_0;  1 drivers
v0x55dc7ba1c410_0 .net "exe_op1_i", 31 0, v0x55dc7ba181d0_0;  1 drivers
v0x55dc7ba1c500_0 .net "exe_op2_i", 31 0, v0x55dc7ba18390_0;  1 drivers
v0x55dc7ba1c610_0 .net "exe_reg_waddr_i", 4 0, v0x55dc7ba18530_0;  1 drivers
v0x55dc7ba1c770_0 .net "exe_reg_waddr_o", 4 0, v0x55dc7ba15470_0;  1 drivers
v0x55dc7ba1c880_0 .net "exe_reg_wdata_o", 31 0, v0x55dc7ba155a0_0;  1 drivers
v0x55dc7ba1c990_0 .net "exe_reg_we_i", 0 0, v0x55dc7ba186d0_0;  1 drivers
v0x55dc7ba1ca80_0 .net "exe_reg_we_o", 0 0, v0x55dc7ba15740_0;  1 drivers
v0x55dc7ba1cb20_0 .net "id_aluOp_o", 7 0, v0x55dc7ba167e0_0;  1 drivers
v0x55dc7ba1cc30_0 .net "id_inst_addr_i", 31 0, v0x55dc7ba18d60_0;  1 drivers
v0x55dc7ba1cd40_0 .net "id_inst_i", 31 0, v0x55dc7ba18f00_0;  1 drivers
v0x55dc7ba1ce50_0 .net "id_op1_o", 31 0, v0x55dc7ba16cc0_0;  1 drivers
v0x55dc7ba1cf60_0 .net "id_op2_o", 31 0, v0x55dc7ba16da0_0;  1 drivers
v0x55dc7ba1d070_0 .net "id_reg_waddr_o", 4 0, v0x55dc7ba17540_0;  1 drivers
v0x55dc7ba1d180_0 .net "id_reg_we_o", 0 0, v0x55dc7ba17620_0;  1 drivers
v0x55dc7ba1d270_0 .net "mem_reg_waddr_i", 4 0, v0x55dc7ba15e60_0;  1 drivers
v0x55dc7ba1d490_0 .net "mem_reg_waddr_o", 4 0, v0x55dc7ba195b0_0;  1 drivers
v0x55dc7ba1d5a0_0 .net "mem_reg_wdata_i", 31 0, v0x55dc7ba15fc0_0;  1 drivers
v0x55dc7ba1d6b0_0 .net "mem_reg_wdata_o", 31 0, v0x55dc7ba19770_0;  1 drivers
v0x55dc7ba1d7c0_0 .net "mem_reg_we_i", 0 0, v0x55dc7ba16170_0;  1 drivers
v0x55dc7ba1d8b0_0 .net "mem_reg_we_o", 0 0, v0x55dc7ba19920_0;  1 drivers
v0x55dc7ba1d9a0_0 .net "pc", 31 0, v0x55dc7ba1a9f0_0;  1 drivers
v0x55dc7ba1da60_0 .net "reg1_addr", 4 0, v0x55dc7ba17040_0;  1 drivers
v0x55dc7ba1db50_0 .net "reg1_data", 31 0, v0x55dc7ba1b420_0;  1 drivers
v0x55dc7ba1dc60_0 .net "reg1_re", 0 0, v0x55dc7ba17200_0;  1 drivers
v0x55dc7ba1dd50_0 .net "reg2_addr", 4 0, v0x55dc7ba172c0_0;  1 drivers
v0x55dc7ba1de60_0 .net "reg2_data", 31 0, v0x55dc7ba1b4c0_0;  1 drivers
v0x55dc7ba1df70_0 .net "reg2_re", 0 0, v0x55dc7ba17480_0;  1 drivers
v0x55dc7ba1e060_0 .net "rom_addr_o", 31 0, L_0x55dc7ba1ed30;  alias, 1 drivers
v0x55dc7ba1e170_0 .net "rom_ce_o", 0 0, v0x55dc7ba1a7d0_0;  alias, 1 drivers
v0x55dc7ba1e260_0 .net "rom_data_i", 31 0, v0x55dc7b9f5260_0;  alias, 1 drivers
v0x55dc7ba1e370_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
v0x55dc7ba1e410_0 .net "wb_reg_waddr", 4 0, v0x55dc7ba1a020_0;  1 drivers
v0x55dc7ba1e520_0 .net "wb_reg_wdata", 31 0, v0x55dc7ba1a1e0_0;  1 drivers
v0x55dc7ba1e630_0 .net "wb_reg_we", 0 0, v0x55dc7ba1a390_0;  1 drivers
S_0x55dc7ba14ee0 .scope module, "exe0" "exe" 5 130, 6 1 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 32 "op1_i"
    .port_info 2 /INPUT 32 "op2_i"
    .port_info 3 /INPUT 1 "reg_we_i"
    .port_info 4 /INPUT 5 "reg_waddr_i"
    .port_info 5 /INPUT 8 "aluOp_i"
    .port_info 6 /OUTPUT 5 "reg_waddr_o"
    .port_info 7 /OUTPUT 1 "reg_we_o"
    .port_info 8 /OUTPUT 32 "reg_wdata_o"
v0x55dc7b9e5df0_0 .net "aluOp_i", 7 0, v0x55dc7ba17f60_0;  alias, 1 drivers
v0x55dc7b9f1a70_0 .net "op1_i", 31 0, v0x55dc7ba181d0_0;  alias, 1 drivers
v0x55dc7ba152d0_0 .net "op2_i", 31 0, v0x55dc7ba18390_0;  alias, 1 drivers
v0x55dc7ba15390_0 .net "reg_waddr_i", 4 0, v0x55dc7ba18530_0;  alias, 1 drivers
v0x55dc7ba15470_0 .var "reg_waddr_o", 4 0;
v0x55dc7ba155a0_0 .var "reg_wdata_o", 31 0;
v0x55dc7ba15680_0 .net "reg_we_i", 0 0, v0x55dc7ba186d0_0;  alias, 1 drivers
v0x55dc7ba15740_0 .var "reg_we_o", 0 0;
v0x55dc7ba15800_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
E_0x55dc7b9b4bd0/0 .event edge, v0x55dc7ba15800_0, v0x55dc7b9e5df0_0, v0x55dc7ba15390_0, v0x55dc7b9f1a70_0;
E_0x55dc7b9b4bd0/1 .event edge, v0x55dc7ba152d0_0;
E_0x55dc7b9b4bd0 .event/or E_0x55dc7b9b4bd0/0, E_0x55dc7b9b4bd0/1;
S_0x55dc7ba159e0 .scope module, "exe_mem0" "exe_mem" 5 143, 7 1 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 5 "reg_waddr_i"
    .port_info 3 /INPUT 1 "reg_we_i"
    .port_info 4 /INPUT 32 "reg_wdata_i"
    .port_info 5 /OUTPUT 5 "reg_waddr_o"
    .port_info 6 /OUTPUT 1 "reg_we_o"
    .port_info 7 /OUTPUT 32 "reg_wdata_o"
v0x55dc7ba15cc0_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba15da0_0 .net "reg_waddr_i", 4 0, v0x55dc7ba15470_0;  alias, 1 drivers
v0x55dc7ba15e60_0 .var "reg_waddr_o", 4 0;
v0x55dc7ba15f00_0 .net "reg_wdata_i", 31 0, v0x55dc7ba155a0_0;  alias, 1 drivers
v0x55dc7ba15fc0_0 .var "reg_wdata_o", 31 0;
v0x55dc7ba160d0_0 .net "reg_we_i", 0 0, v0x55dc7ba15740_0;  alias, 1 drivers
v0x55dc7ba16170_0 .var "reg_we_o", 0 0;
v0x55dc7ba16210_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
E_0x55dc7b9b3350 .event posedge, v0x55dc7ba15cc0_0;
S_0x55dc7ba16410 .scope module, "id0" "id" 5 80, 8 1 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 32 "inst_addr_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_rdata_i"
    .port_info 4 /INPUT 32 "reg2_rdata_i"
    .port_info 5 /OUTPUT 5 "reg1_raddr_o"
    .port_info 6 /OUTPUT 5 "reg2_raddr_o"
    .port_info 7 /OUTPUT 1 "reg1_re_o"
    .port_info 8 /OUTPUT 1 "reg2_re_o"
    .port_info 9 /OUTPUT 8 "aluOp_o"
    .port_info 10 /OUTPUT 32 "op1_o"
    .port_info 11 /OUTPUT 32 "op2_o"
    .port_info 12 /OUTPUT 1 "reg_we_o"
    .port_info 13 /OUTPUT 5 "reg_waddr_o"
v0x55dc7ba167e0_0 .var "aluOp_o", 7 0;
v0x55dc7ba168e0_0 .net "funct3", 2 0, L_0x55dc7ba1ee60;  1 drivers
v0x55dc7ba169c0_0 .net "funct7", 6 0, L_0x55dc7ba1ef00;  1 drivers
v0x55dc7ba16ab0_0 .net "inst_addr_i", 31 0, v0x55dc7ba18d60_0;  alias, 1 drivers
v0x55dc7ba16b90_0 .net "inst_i", 31 0, v0x55dc7ba18f00_0;  alias, 1 drivers
v0x55dc7ba16cc0_0 .var "op1_o", 31 0;
v0x55dc7ba16da0_0 .var "op2_o", 31 0;
v0x55dc7ba16e80_0 .net "opcode", 6 0, L_0x55dc7ba1edc0;  1 drivers
v0x55dc7ba16f60_0 .net "rd", 4 0, L_0x55dc7ba1efa0;  1 drivers
v0x55dc7ba17040_0 .var "reg1_raddr_o", 4 0;
v0x55dc7ba17120_0 .net "reg1_rdata_i", 31 0, v0x55dc7ba1b420_0;  alias, 1 drivers
v0x55dc7ba17200_0 .var "reg1_re_o", 0 0;
v0x55dc7ba172c0_0 .var "reg2_raddr_o", 4 0;
v0x55dc7ba173a0_0 .net "reg2_rdata_i", 31 0, v0x55dc7ba1b4c0_0;  alias, 1 drivers
v0x55dc7ba17480_0 .var "reg2_re_o", 0 0;
v0x55dc7ba17540_0 .var "reg_waddr_o", 4 0;
v0x55dc7ba17620_0 .var "reg_we_o", 0 0;
v0x55dc7ba176e0_0 .net "rs1", 4 0, L_0x55dc7ba1f040;  1 drivers
v0x55dc7ba177c0_0 .net "rs2", 4 0, L_0x55dc7ba1f0e0;  1 drivers
v0x55dc7ba178a0_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
E_0x55dc7b9f9c10/0 .event edge, v0x55dc7ba15800_0, v0x55dc7ba16e80_0, v0x55dc7ba168e0_0, v0x55dc7ba16f60_0;
E_0x55dc7b9f9c10/1 .event edge, v0x55dc7ba176e0_0, v0x55dc7ba17120_0, v0x55dc7ba16b90_0;
E_0x55dc7b9f9c10 .event/or E_0x55dc7b9f9c10/0, E_0x55dc7b9f9c10/1;
L_0x55dc7ba1edc0 .part v0x55dc7ba18f00_0, 0, 7;
L_0x55dc7ba1ee60 .part v0x55dc7ba18f00_0, 12, 3;
L_0x55dc7ba1ef00 .part v0x55dc7ba18f00_0, 25, 7;
L_0x55dc7ba1efa0 .part v0x55dc7ba18f00_0, 7, 5;
L_0x55dc7ba1f040 .part v0x55dc7ba18f00_0, 15, 5;
L_0x55dc7ba1f0e0 .part v0x55dc7ba18f00_0, 20, 5;
S_0x55dc7ba17b80 .scope module, "id_exe0" "id_exe" 5 115, 9 1 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 32 "op1_i"
    .port_info 3 /INPUT 32 "op2_i"
    .port_info 4 /INPUT 1 "reg_we_i"
    .port_info 5 /INPUT 5 "reg_waddr_i"
    .port_info 6 /INPUT 8 "aluOp_i"
    .port_info 7 /OUTPUT 32 "op1_o"
    .port_info 8 /OUTPUT 32 "op2_o"
    .port_info 9 /OUTPUT 1 "reg_we_o"
    .port_info 10 /OUTPUT 5 "reg_waddr_o"
    .port_info 11 /OUTPUT 8 "aluOp_o"
v0x55dc7ba17e80_0 .net "aluOp_i", 7 0, v0x55dc7ba167e0_0;  alias, 1 drivers
v0x55dc7ba17f60_0 .var "aluOp_o", 7 0;
v0x55dc7ba18000_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba18100_0 .net "op1_i", 31 0, v0x55dc7ba16cc0_0;  alias, 1 drivers
v0x55dc7ba181d0_0 .var "op1_o", 31 0;
v0x55dc7ba182c0_0 .net "op2_i", 31 0, v0x55dc7ba16da0_0;  alias, 1 drivers
v0x55dc7ba18390_0 .var "op2_o", 31 0;
v0x55dc7ba18460_0 .net "reg_waddr_i", 4 0, v0x55dc7ba17540_0;  alias, 1 drivers
v0x55dc7ba18530_0 .var "reg_waddr_o", 4 0;
v0x55dc7ba18600_0 .net "reg_we_i", 0 0, v0x55dc7ba17620_0;  alias, 1 drivers
v0x55dc7ba186d0_0 .var "reg_we_o", 0 0;
v0x55dc7ba187a0_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
S_0x55dc7ba18920 .scope module, "if_id0" "if_id" 5 71, 10 6 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "inst_addr_i"
    .port_info 3 /INPUT 32 "inst_i"
    .port_info 4 /OUTPUT 32 "inst_addr_o"
    .port_info 5 /OUTPUT 32 "inst_o"
v0x55dc7ba18b90_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba18ca0_0 .net "inst_addr_i", 31 0, L_0x55dc7ba1ed30;  alias, 1 drivers
v0x55dc7ba18d60_0 .var "inst_addr_o", 31 0;
v0x55dc7ba18e30_0 .net "inst_i", 31 0, v0x55dc7b9f5260_0;  alias, 1 drivers
v0x55dc7ba18f00_0 .var "inst_o", 31 0;
v0x55dc7ba18ff0_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
S_0x55dc7ba191e0 .scope module, "mem0" "mem" 5 158, 11 5 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 5 "reg_waddr_i"
    .port_info 2 /INPUT 1 "reg_we_i"
    .port_info 3 /INPUT 32 "reg_wdata_i"
    .port_info 4 /OUTPUT 5 "reg_waddr_o"
    .port_info 5 /OUTPUT 1 "reg_we_o"
    .port_info 6 /OUTPUT 32 "reg_wdata_o"
v0x55dc7ba194a0_0 .net "reg_waddr_i", 4 0, v0x55dc7ba15e60_0;  alias, 1 drivers
v0x55dc7ba195b0_0 .var "reg_waddr_o", 4 0;
v0x55dc7ba19670_0 .net "reg_wdata_i", 31 0, v0x55dc7ba15fc0_0;  alias, 1 drivers
v0x55dc7ba19770_0 .var "reg_wdata_o", 31 0;
v0x55dc7ba19830_0 .net "reg_we_i", 0 0, v0x55dc7ba16170_0;  alias, 1 drivers
v0x55dc7ba19920_0 .var "reg_we_o", 0 0;
v0x55dc7ba199c0_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
E_0x55dc7ba19410 .event edge, v0x55dc7ba15800_0, v0x55dc7ba15e60_0, v0x55dc7ba16170_0, v0x55dc7ba15fc0_0;
S_0x55dc7ba19b80 .scope module, "mem_wb0" "mem_wb" 5 170, 12 1 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 5 "reg_waddr_i"
    .port_info 3 /INPUT 1 "reg_we_i"
    .port_info 4 /INPUT 32 "reg_wdata_i"
    .port_info 5 /OUTPUT 5 "reg_waddr_o"
    .port_info 6 /OUTPUT 1 "reg_we_o"
    .port_info 7 /OUTPUT 32 "reg_wdata_o"
v0x55dc7ba19e70_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba19f30_0 .net "reg_waddr_i", 4 0, v0x55dc7ba195b0_0;  alias, 1 drivers
v0x55dc7ba1a020_0 .var "reg_waddr_o", 4 0;
v0x55dc7ba1a0f0_0 .net "reg_wdata_i", 31 0, v0x55dc7ba19770_0;  alias, 1 drivers
v0x55dc7ba1a1e0_0 .var "reg_wdata_o", 31 0;
v0x55dc7ba1a2f0_0 .net "reg_we_i", 0 0, v0x55dc7ba19920_0;  alias, 1 drivers
v0x55dc7ba1a390_0 .var "reg_we_o", 0 0;
v0x55dc7ba1a430_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
S_0x55dc7ba1a620 .scope module, "pc_reg0" "pc_reg" 5 63, 13 5 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /OUTPUT 32 "pc_o"
    .port_info 3 /OUTPUT 1 "ce_o"
v0x55dc7ba1a7d0_0 .var "ce_o", 0 0;
v0x55dc7ba1a8c0_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba1a9f0_0 .var "pc_o", 31 0;
v0x55dc7ba1aac0_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
S_0x55dc7ba1ac10 .scope module, "regfile0" "regfile" 5 100, 14 1 0, S_0x55dc7ba14d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "we_i"
    .port_info 3 /INPUT 5 "waddr_i"
    .port_info 4 /INPUT 32 "wdata_i"
    .port_info 5 /INPUT 1 "re1_i"
    .port_info 6 /INPUT 5 "raddr1_i"
    .port_info 7 /INPUT 1 "re2_i"
    .port_info 8 /INPUT 5 "raddr2_i"
    .port_info 9 /OUTPUT 32 "rdata1_o"
    .port_info 10 /OUTPUT 32 "rdata2_o"
v0x55dc7ba1b0e0_0 .net "clk_i", 0 0, v0x55dc7ba1ebd0_0;  alias, 1 drivers
v0x55dc7ba1b1a0_0 .var/i "i", 31 0;
v0x55dc7ba1b280_0 .net "raddr1_i", 4 0, v0x55dc7ba17040_0;  alias, 1 drivers
v0x55dc7ba1b350_0 .net "raddr2_i", 4 0, v0x55dc7ba172c0_0;  alias, 1 drivers
v0x55dc7ba1b420_0 .var "rdata1_o", 31 0;
v0x55dc7ba1b4c0_0 .var "rdata2_o", 31 0;
v0x55dc7ba1b590_0 .net "re1_i", 0 0, v0x55dc7ba17200_0;  alias, 1 drivers
v0x55dc7ba1b660_0 .net "re2_i", 0 0, v0x55dc7ba17480_0;  alias, 1 drivers
v0x55dc7ba1b730 .array "regs", 0 31, 31 0;
v0x55dc7ba1bd30_0 .net "rst_i", 0 0, v0x55dc7ba1ec70_0;  alias, 1 drivers
v0x55dc7ba1bee0_0 .net "waddr_i", 4 0, v0x55dc7ba1a020_0;  alias, 1 drivers
v0x55dc7ba1bfd0_0 .net "wdata_i", 31 0, v0x55dc7ba1a1e0_0;  alias, 1 drivers
v0x55dc7ba1c0a0_0 .net "we_i", 0 0, v0x55dc7ba1a390_0;  alias, 1 drivers
E_0x55dc7b9f9c90/0 .event edge, v0x55dc7ba172c0_0, v0x55dc7ba1a020_0, v0x55dc7ba1a390_0, v0x55dc7ba17480_0;
v0x55dc7ba1b730_0 .array/port v0x55dc7ba1b730, 0;
v0x55dc7ba1b730_1 .array/port v0x55dc7ba1b730, 1;
v0x55dc7ba1b730_2 .array/port v0x55dc7ba1b730, 2;
E_0x55dc7b9f9c90/1 .event edge, v0x55dc7ba1a1e0_0, v0x55dc7ba1b730_0, v0x55dc7ba1b730_1, v0x55dc7ba1b730_2;
v0x55dc7ba1b730_3 .array/port v0x55dc7ba1b730, 3;
v0x55dc7ba1b730_4 .array/port v0x55dc7ba1b730, 4;
v0x55dc7ba1b730_5 .array/port v0x55dc7ba1b730, 5;
v0x55dc7ba1b730_6 .array/port v0x55dc7ba1b730, 6;
E_0x55dc7b9f9c90/2 .event edge, v0x55dc7ba1b730_3, v0x55dc7ba1b730_4, v0x55dc7ba1b730_5, v0x55dc7ba1b730_6;
v0x55dc7ba1b730_7 .array/port v0x55dc7ba1b730, 7;
v0x55dc7ba1b730_8 .array/port v0x55dc7ba1b730, 8;
v0x55dc7ba1b730_9 .array/port v0x55dc7ba1b730, 9;
v0x55dc7ba1b730_10 .array/port v0x55dc7ba1b730, 10;
E_0x55dc7b9f9c90/3 .event edge, v0x55dc7ba1b730_7, v0x55dc7ba1b730_8, v0x55dc7ba1b730_9, v0x55dc7ba1b730_10;
v0x55dc7ba1b730_11 .array/port v0x55dc7ba1b730, 11;
v0x55dc7ba1b730_12 .array/port v0x55dc7ba1b730, 12;
v0x55dc7ba1b730_13 .array/port v0x55dc7ba1b730, 13;
v0x55dc7ba1b730_14 .array/port v0x55dc7ba1b730, 14;
E_0x55dc7b9f9c90/4 .event edge, v0x55dc7ba1b730_11, v0x55dc7ba1b730_12, v0x55dc7ba1b730_13, v0x55dc7ba1b730_14;
v0x55dc7ba1b730_15 .array/port v0x55dc7ba1b730, 15;
v0x55dc7ba1b730_16 .array/port v0x55dc7ba1b730, 16;
v0x55dc7ba1b730_17 .array/port v0x55dc7ba1b730, 17;
v0x55dc7ba1b730_18 .array/port v0x55dc7ba1b730, 18;
E_0x55dc7b9f9c90/5 .event edge, v0x55dc7ba1b730_15, v0x55dc7ba1b730_16, v0x55dc7ba1b730_17, v0x55dc7ba1b730_18;
v0x55dc7ba1b730_19 .array/port v0x55dc7ba1b730, 19;
v0x55dc7ba1b730_20 .array/port v0x55dc7ba1b730, 20;
v0x55dc7ba1b730_21 .array/port v0x55dc7ba1b730, 21;
v0x55dc7ba1b730_22 .array/port v0x55dc7ba1b730, 22;
E_0x55dc7b9f9c90/6 .event edge, v0x55dc7ba1b730_19, v0x55dc7ba1b730_20, v0x55dc7ba1b730_21, v0x55dc7ba1b730_22;
v0x55dc7ba1b730_23 .array/port v0x55dc7ba1b730, 23;
v0x55dc7ba1b730_24 .array/port v0x55dc7ba1b730, 24;
v0x55dc7ba1b730_25 .array/port v0x55dc7ba1b730, 25;
v0x55dc7ba1b730_26 .array/port v0x55dc7ba1b730, 26;
E_0x55dc7b9f9c90/7 .event edge, v0x55dc7ba1b730_23, v0x55dc7ba1b730_24, v0x55dc7ba1b730_25, v0x55dc7ba1b730_26;
v0x55dc7ba1b730_27 .array/port v0x55dc7ba1b730, 27;
v0x55dc7ba1b730_28 .array/port v0x55dc7ba1b730, 28;
v0x55dc7ba1b730_29 .array/port v0x55dc7ba1b730, 29;
v0x55dc7ba1b730_30 .array/port v0x55dc7ba1b730, 30;
E_0x55dc7b9f9c90/8 .event edge, v0x55dc7ba1b730_27, v0x55dc7ba1b730_28, v0x55dc7ba1b730_29, v0x55dc7ba1b730_30;
v0x55dc7ba1b730_31 .array/port v0x55dc7ba1b730, 31;
E_0x55dc7b9f9c90/9 .event edge, v0x55dc7ba1b730_31;
E_0x55dc7b9f9c90 .event/or E_0x55dc7b9f9c90/0, E_0x55dc7b9f9c90/1, E_0x55dc7b9f9c90/2, E_0x55dc7b9f9c90/3, E_0x55dc7b9f9c90/4, E_0x55dc7b9f9c90/5, E_0x55dc7b9f9c90/6, E_0x55dc7b9f9c90/7, E_0x55dc7b9f9c90/8, E_0x55dc7b9f9c90/9;
E_0x55dc7ba1af70/0 .event edge, v0x55dc7ba17040_0, v0x55dc7ba1a020_0, v0x55dc7ba1a390_0, v0x55dc7ba17200_0;
E_0x55dc7ba1af70/1 .event edge, v0x55dc7ba1a1e0_0, v0x55dc7ba1b730_0, v0x55dc7ba1b730_1, v0x55dc7ba1b730_2;
E_0x55dc7ba1af70/2 .event edge, v0x55dc7ba1b730_3, v0x55dc7ba1b730_4, v0x55dc7ba1b730_5, v0x55dc7ba1b730_6;
E_0x55dc7ba1af70/3 .event edge, v0x55dc7ba1b730_7, v0x55dc7ba1b730_8, v0x55dc7ba1b730_9, v0x55dc7ba1b730_10;
E_0x55dc7ba1af70/4 .event edge, v0x55dc7ba1b730_11, v0x55dc7ba1b730_12, v0x55dc7ba1b730_13, v0x55dc7ba1b730_14;
E_0x55dc7ba1af70/5 .event edge, v0x55dc7ba1b730_15, v0x55dc7ba1b730_16, v0x55dc7ba1b730_17, v0x55dc7ba1b730_18;
E_0x55dc7ba1af70/6 .event edge, v0x55dc7ba1b730_19, v0x55dc7ba1b730_20, v0x55dc7ba1b730_21, v0x55dc7ba1b730_22;
E_0x55dc7ba1af70/7 .event edge, v0x55dc7ba1b730_23, v0x55dc7ba1b730_24, v0x55dc7ba1b730_25, v0x55dc7ba1b730_26;
E_0x55dc7ba1af70/8 .event edge, v0x55dc7ba1b730_27, v0x55dc7ba1b730_28, v0x55dc7ba1b730_29, v0x55dc7ba1b730_30;
E_0x55dc7ba1af70/9 .event edge, v0x55dc7ba1b730_31;
E_0x55dc7ba1af70 .event/or E_0x55dc7ba1af70/0, E_0x55dc7ba1af70/1, E_0x55dc7ba1af70/2, E_0x55dc7ba1af70/3, E_0x55dc7ba1af70/4, E_0x55dc7ba1af70/5, E_0x55dc7ba1af70/6, E_0x55dc7ba1af70/7, E_0x55dc7ba1af70/8, E_0x55dc7ba1af70/9;
    .scope S_0x55dc7ba1a620;
T_0 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba1aac0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba1a7d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc7ba1a7d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dc7ba1a620;
T_1 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba1a7d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba1a9f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dc7ba1a9f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dc7ba1a9f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dc7ba18920;
T_2 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba18ff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba18d60_0, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x55dc7ba18f00_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55dc7ba18ca0_0;
    %assign/vec4 v0x55dc7ba18d60_0, 0;
    %load/vec4 v0x55dc7ba18e30_0;
    %assign/vec4 v0x55dc7ba18f00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55dc7ba16410;
T_3 ;
    %wait E_0x55dc7b9f9c10;
    %load/vec4 v0x55dc7ba178a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x55dc7ba167e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba17040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba172c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba17540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba16cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba16da0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55dc7ba16e80_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc7ba17620_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba17540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba17040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba172c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba16cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba16da0_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x55dc7ba167e0_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55dc7ba168e0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc7ba17620_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba17540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba17040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba172c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba16cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba16da0_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x55dc7ba167e0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc7ba17620_0, 0;
    %load/vec4 v0x55dc7ba16f60_0;
    %assign/vec4 v0x55dc7ba17540_0, 0;
    %load/vec4 v0x55dc7ba176e0_0;
    %assign/vec4 v0x55dc7ba17040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba172c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc7ba17200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba17480_0, 0;
    %load/vec4 v0x55dc7ba17120_0;
    %assign/vec4 v0x55dc7ba16cc0_0, 0;
    %load/vec4 v0x55dc7ba16b90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55dc7ba16b90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dc7ba16da0_0, 0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0x55dc7ba167e0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dc7ba1ac10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dc7ba1b1a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55dc7ba1b1a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55dc7ba1b1a0_0;
    %store/vec4a v0x55dc7ba1b730, 4, 0;
    %load/vec4 v0x55dc7ba1b1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dc7ba1b1a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x55dc7ba1ac10;
T_5 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba1bd30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55dc7ba1c0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dc7ba1bee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55dc7ba1bfd0_0;
    %load/vec4 v0x55dc7ba1bee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dc7ba1b730, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dc7ba1ac10;
T_6 ;
    %wait E_0x55dc7ba1af70;
    %load/vec4 v0x55dc7ba1b280_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba1b420_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55dc7ba1b280_0;
    %load/vec4 v0x55dc7ba1bee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dc7ba1c0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55dc7ba1b590_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55dc7ba1bfd0_0;
    %assign/vec4 v0x55dc7ba1b420_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55dc7ba1b590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x55dc7ba1b280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dc7ba1b730, 4;
    %assign/vec4 v0x55dc7ba1b420_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba1b420_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55dc7ba1ac10;
T_7 ;
    %wait E_0x55dc7b9f9c90;
    %load/vec4 v0x55dc7ba1b350_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba1b4c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55dc7ba1b350_0;
    %load/vec4 v0x55dc7ba1bee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dc7ba1c0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55dc7ba1b660_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55dc7ba1bfd0_0;
    %assign/vec4 v0x55dc7ba1b4c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55dc7ba1b660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x55dc7ba1b350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dc7ba1b730, 4;
    %assign/vec4 v0x55dc7ba1b4c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba1b4c0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55dc7ba17b80;
T_8 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba187a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x55dc7ba17f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba181d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba18390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba186d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba18530_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dc7ba17e80_0;
    %assign/vec4 v0x55dc7ba17f60_0, 0;
    %load/vec4 v0x55dc7ba18100_0;
    %assign/vec4 v0x55dc7ba181d0_0, 0;
    %load/vec4 v0x55dc7ba182c0_0;
    %assign/vec4 v0x55dc7ba18390_0, 0;
    %load/vec4 v0x55dc7ba18600_0;
    %assign/vec4 v0x55dc7ba186d0_0, 0;
    %load/vec4 v0x55dc7ba18460_0;
    %assign/vec4 v0x55dc7ba18530_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dc7ba14ee0;
T_9 ;
    %wait E_0x55dc7b9b4bd0;
    %load/vec4 v0x55dc7ba15800_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba15470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba155a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba15740_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55dc7b9e5df0_0;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba15470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba155a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba15740_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55dc7ba15390_0;
    %assign/vec4 v0x55dc7ba15470_0, 0;
    %load/vec4 v0x55dc7b9f1a70_0;
    %load/vec4 v0x55dc7ba152d0_0;
    %or;
    %assign/vec4 v0x55dc7ba155a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc7ba15740_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55dc7ba159e0;
T_10 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba16210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba15e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba16170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba15fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55dc7ba15da0_0;
    %assign/vec4 v0x55dc7ba15e60_0, 0;
    %load/vec4 v0x55dc7ba160d0_0;
    %assign/vec4 v0x55dc7ba16170_0, 0;
    %load/vec4 v0x55dc7ba15f00_0;
    %assign/vec4 v0x55dc7ba15fc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55dc7ba191e0;
T_11 ;
    %wait E_0x55dc7ba19410;
    %load/vec4 v0x55dc7ba199c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba195b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc7ba19920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba19770_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55dc7ba194a0_0;
    %assign/vec4 v0x55dc7ba195b0_0, 0;
    %load/vec4 v0x55dc7ba19830_0;
    %assign/vec4 v0x55dc7ba19920_0, 0;
    %load/vec4 v0x55dc7ba19670_0;
    %assign/vec4 v0x55dc7ba19770_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55dc7ba19b80;
T_12 ;
    %wait E_0x55dc7b9b3350;
    %load/vec4 v0x55dc7ba1a430_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dc7ba1a020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc7ba1a390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7ba1a1e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55dc7ba19f30_0;
    %assign/vec4 v0x55dc7ba1a020_0, 0;
    %load/vec4 v0x55dc7ba1a2f0_0;
    %assign/vec4 v0x55dc7ba1a390_0, 0;
    %load/vec4 v0x55dc7ba1a0f0_0;
    %assign/vec4 v0x55dc7ba1a1e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55dc7b9ba720;
T_13 ;
    %wait E_0x55dc7b9b3d20;
    %load/vec4 v0x55dc7b9728e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dc7b9f5260_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %ix/getv 4, v0x55dc7b9ec750_0;
    %load/vec4a v0x55dc7b988330, 4;
    %assign/vec4 v0x55dc7b9f5260_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55dc7b9b7410;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc7ba1ebd0_0, 0, 1;
T_14.0 ;
    %delay 10, 0;
    %load/vec4 v0x55dc7ba1ebd0_0;
    %inv;
    %store/vec4 v0x55dc7ba1ebd0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x55dc7b9b7410;
T_15 ;
    %vpi_call 2 11 "$readmemh", "rom.data", v0x55dc7b988330 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55dc7b9b7410;
T_16 ;
    %vpi_call 2 15 "$dumpfile", "rv32ima_soc_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dc7b9b7410 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc7ba1ec70_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc7ba1ec70_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 20 "$stop" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "rv32ima_soc_top_tb.v";
    "rv32ima_soc_top.v";
    "rom.v";
    "RV32IMA_core.v";
    "exe.v";
    "exe_mem.v";
    "id.v";
    "id_exe.v";
    "if_id.v";
    "mem.v";
    "mem_wb.v";
    "pc_reg.v";
    "regfile.v";
