{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508624213884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508624213885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 18:16:53 2017 " "Processing started: Sat Oct 21 18:16:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508624213885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508624213885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508624213885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508624214256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalable_rca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalable_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scalable_rca-scalable_rca_arch " "Found design unit 1: scalable_rca-scalable_rca_arch" {  } { { "scalable_rca.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/scalable_rca.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214701 ""} { "Info" "ISGN_ENTITY_NAME" "1 scalable_rca " "Found entity 1: scalable_rca" {  } { { "scalable_rca.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/scalable_rca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_struct-xor_struct_arch " "Found design unit 1: xor_struct-xor_struct_arch" {  } { { "xor_struct.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/xor_struct.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214725 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_struct " "Found entity 1: xor_struct" {  } { { "xor_struct.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/xor_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_3i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate_3i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate_3i-xor_gate_3i_arch " "Found design unit 1: xor_gate_3i-xor_gate_3i_arch" {  } { { "xor_gate_3i.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/xor_gate_3i.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214752 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_3i " "Found entity 1: xor_gate_3i" {  } { { "xor_gate_3i.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/xor_gate_3i.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_3i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate_3i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate_3i-or_gate_3i_arch " "Found design unit 1: or_gate_3i-or_gate_3i_arch" {  } { { "or_gate_3i.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/or_gate_3i.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214778 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate_3i " "Found entity 1: or_gate_3i" {  } { { "or_gate_3i.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/or_gate_3i.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-or_gate_arch " "Found design unit 1: or_gate-or_gate_arch" {  } { { "or_gate.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/or_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214821 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-inverter_arch " "Found design unit 1: inverter-inverter_arch" {  } { { "inverter.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/inverter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214847 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/inverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arch " "Found design unit 1: full_adder-full_adder_arch" {  } { { "full_adder.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214874 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concurrent_ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concurrent_ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concurrent_ssd-concurrent_ssd_arch " "Found design unit 1: concurrent_ssd-concurrent_ssd_arch" {  } { { "concurrent_ssd.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/concurrent_ssd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214901 ""} { "Info" "ISGN_ENTITY_NAME" "1 concurrent_ssd " "Found entity 1: concurrent_ssd" {  } { { "concurrent_ssd.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/concurrent_ssd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_gate_arch " "Found design unit 1: and_gate-and_gate_arch" {  } { { "and_gate.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/and_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214928 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/and_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624214967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624214967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-alu_tb_arch " "Found design unit 1: alu_tb-alu_tb_arch" {  } { { "alu_tb.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624215011 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508624215011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508624215011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508624215098 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_BUS_Cmpl\[0\] alu.vhd(65) " "Inferred latch for \"B_BUS_Cmpl\[0\]\" at alu.vhd(65)" {  } { { "alu.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508624215101 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_BUS_Cmpl\[1\] alu.vhd(65) " "Inferred latch for \"B_BUS_Cmpl\[1\]\" at alu.vhd(65)" {  } { { "alu.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508624215101 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_BUS_Cmpl\[2\] alu.vhd(65) " "Inferred latch for \"B_BUS_Cmpl\[2\]\" at alu.vhd(65)" {  } { { "alu.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508624215101 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_BUS_Cmpl\[3\] alu.vhd(65) " "Inferred latch for \"B_BUS_Cmpl\[3\]\" at alu.vhd(65)" {  } { { "alu.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508624215101 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalable_rca scalable_rca:Addition " "Elaborating entity \"scalable_rca\" for hierarchy \"scalable_rca:Addition\"" {  } { { "alu.vhd" "Addition" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/alu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder scalable_rca:Addition\|full_adder:\\genloop:0:Ui " "Elaborating entity \"full_adder\" for hierarchy \"scalable_rca:Addition\|full_adder:\\genloop:0:Ui\"" {  } { { "scalable_rca.vhd" "\\genloop:0:Ui" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/scalable_rca.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate scalable_rca:Addition\|full_adder:\\genloop:0:Ui\|and_gate:U1 " "Elaborating entity \"and_gate\" for hierarchy \"scalable_rca:Addition\|full_adder:\\genloop:0:Ui\|and_gate:U1\"" {  } { { "full_adder.vhd" "U1" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/full_adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3i scalable_rca:Addition\|full_adder:\\genloop:0:Ui\|or_gate_3i:U4 " "Elaborating entity \"or_gate_3i\" for hierarchy \"scalable_rca:Addition\|full_adder:\\genloop:0:Ui\|or_gate_3i:U4\"" {  } { { "full_adder.vhd" "U4" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_3i scalable_rca:Addition\|full_adder:\\genloop:0:Ui\|xor_gate_3i:U5 " "Elaborating entity \"xor_gate_3i\" for hierarchy \"scalable_rca:Addition\|full_adder:\\genloop:0:Ui\|xor_gate_3i:U5\"" {  } { { "full_adder.vhd" "U5" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/full_adder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_struct scalable_rca:Addition\|xor_struct:U5 " "Elaborating entity \"xor_struct\" for hierarchy \"scalable_rca:Addition\|xor_struct:U5\"" {  } { { "scalable_rca.vhd" "U5" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/scalable_rca.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter scalable_rca:Addition\|xor_struct:U5\|inverter:U1 " "Elaborating entity \"inverter\" for hierarchy \"scalable_rca:Addition\|xor_struct:U5\|inverter:U1\"" {  } { { "xor_struct.vhd" "U1" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/xor_struct.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate scalable_rca:Addition\|xor_struct:U5\|or_gate:U5 " "Elaborating entity \"or_gate\" for hierarchy \"scalable_rca:Addition\|xor_struct:U5\|or_gate:U5\"" {  } { { "xor_struct.vhd" "U5" { Text "F:/New Schoolwork/Fall 2017/VHDL/ALU/alu/xor_struct.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508624215213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508624216473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508624217484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508624217484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508624217854 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508624217854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508624217854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508624217854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508624218096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 18:16:58 2017 " "Processing ended: Sat Oct 21 18:16:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508624218096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508624218096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508624218096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508624218096 ""}
