

================================================================
== Vitis HLS Report for 'hscale_polyphase'
================================================================
* Date:           Mon Aug 29 12:25:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.589 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  84.375 ns|  84.375 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   18|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    402|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1661|    512|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    1661|    999|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------------+---------+----+---+----+-----+
    |      Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+--------------+---------+----+---+----+-----+
    |mux_33_8_1_1_U101  |mux_33_8_1_1  |        0|   0|  0|  14|    0|
    |mux_33_8_1_1_U107  |mux_33_8_1_1  |        0|   0|  0|  14|    0|
    |mux_33_8_1_1_U113  |mux_33_8_1_1  |        0|   0|  0|  14|    0|
    |mux_43_8_1_1_U100  |mux_43_8_1_1  |        0|   0|  0|  20|    0|
    |mux_43_8_1_1_U106  |mux_43_8_1_1  |        0|   0|  0|  20|    0|
    |mux_43_8_1_1_U112  |mux_43_8_1_1  |        0|   0|  0|  20|    0|
    |mux_53_8_1_1_U96   |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U97   |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U98   |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U99   |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U102  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U103  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U104  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U105  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U108  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U109  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U110  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    |mux_53_8_1_1_U111  |mux_53_8_1_1  |        0|   0|  0|  25|    0|
    +-------------------+--------------+---------+----+---+----+-----+
    |Total              |              |        0|   0|  0| 402|    0|
    +-------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_16s_12ns_24_4_1_U114  |mac_muladd_8ns_16s_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_12ns_24_4_1_U115  |mac_muladd_8ns_16s_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_12ns_24_4_1_U116  |mac_muladd_8ns_16s_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_24s_25_4_1_U117   |mac_muladd_8ns_16s_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_24s_25_4_1_U118   |mac_muladd_8ns_16s_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_24s_25_4_1_U119   |mac_muladd_8ns_16s_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_25s_26_4_1_U120   |mac_muladd_8ns_16s_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_25s_26_4_1_U121   |mac_muladd_8ns_16s_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_25s_26_4_1_U122   |mac_muladd_8ns_16s_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_26_4_1_U123   |mac_muladd_8ns_16s_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_26_4_1_U124   |mac_muladd_8ns_16s_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_26_4_1_U125   |mac_muladd_8ns_16s_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_27_4_1_U126   |mac_muladd_8ns_16s_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_27_4_1_U127   |mac_muladd_8ns_16s_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_27_4_1_U128   |mac_muladd_8ns_16s_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_27s_27_4_1_U129   |mac_muladd_8ns_16s_27s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_27s_27_4_1_U130   |mac_muladd_8ns_16s_27s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_27s_27_4_1_U131   |mac_muladd_8ns_16s_27s_27_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |idx_fu_330_p2             |         +|   0|  0|  11|           3|           1|
    |icmp_ln968_1_fu_754_p2    |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln968_2_fu_776_p2    |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln968_fu_732_p2      |      icmp|   0|  0|  10|           7|           1|
    |or_ln260_1_fu_838_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln260_2_fu_872_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln260_fu_804_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln260_1_fu_842_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln260_2_fu_876_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln260_3_fu_796_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln260_4_fu_830_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln260_5_fu_864_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln260_fu_808_p3    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_1_fu_825_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_2_fu_859_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_fu_791_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  85|          37|          45|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |icmp_ln968_1_reg_1454     |   1|   0|    1|          0|
    |icmp_ln968_2_reg_1470     |   1|   0|    1|          0|
    |icmp_ln968_reg_1438       |   1|   0|    1|          0|
    |idxprom8_reg_1046         |   6|   0|   64|         58|
    |lhs_2_reg_1065            |   8|   0|    8|          0|
    |lhs_3_reg_1070            |   8|   0|    8|          0|
    |lhs_4_reg_1075            |   8|   0|    8|          0|
    |lhs_5_reg_1080            |   8|   0|    8|          0|
    |lhs_6_reg_1085            |   8|   0|    8|          0|
    |lhs_reg_1060              |   8|   0|    8|          0|
    |sum_11_reg_1443           |  27|   0|   27|          0|
    |sum_17_reg_1459           |  27|   0|   27|          0|
    |sum_18_reg_1204           |  24|   0|   24|          0|
    |sum_19_reg_1261           |  25|   0|   25|          0|
    |sum_20_reg_1318           |  26|   0|   26|          0|
    |sum_21_reg_1360           |  26|   0|   26|          0|
    |sum_22_reg_1412           |  27|   0|   27|          0|
    |sum_23_reg_1209           |  24|   0|   24|          0|
    |sum_24_reg_1266           |  25|   0|   25|          0|
    |sum_25_reg_1323           |  26|   0|   26|          0|
    |sum_26_reg_1365           |  26|   0|   26|          0|
    |sum_27_reg_1417           |  27|   0|   27|          0|
    |sum_28_reg_1214           |  24|   0|   24|          0|
    |sum_29_reg_1271           |  25|   0|   25|          0|
    |sum_30_reg_1328           |  26|   0|   26|          0|
    |sum_31_reg_1370           |  26|   0|   26|          0|
    |sum_32_reg_1422           |  27|   0|   27|          0|
    |sum_reg_1427              |  27|   0|   27|          0|
    |tmp_10_reg_1140           |   8|   0|    8|          0|
    |tmp_11_reg_1145           |   8|   0|    8|          0|
    |tmp_13_reg_1448           |   1|   0|    1|          0|
    |tmp_15_reg_1464           |   1|   0|    1|          0|
    |tmp_1_reg_1110            |   8|   0|    8|          0|
    |tmp_2_reg_1120            |   8|   0|    8|          0|
    |tmp_3_reg_1125            |   8|   0|    8|          0|
    |tmp_4_reg_1130            |   8|   0|    8|          0|
    |tmp_5_reg_1135            |   8|   0|    8|          0|
    |tmp_6_reg_1090            |   8|   0|    8|          0|
    |tmp_7_reg_1095            |   8|   0|    8|          0|
    |tmp_8_reg_1100            |   8|   0|    8|          0|
    |tmp_9_reg_1105            |   8|   0|    8|          0|
    |tmp_reg_1432              |   1|   0|    1|          0|
    |tmp_s_reg_1115            |   8|   0|    8|          0|
    |idxprom8_reg_1046         |  64|  32|   64|         58|
    |lhs_2_reg_1065            |  64|  32|    8|          0|
    |lhs_3_reg_1070            |  64|  32|    8|          0|
    |lhs_4_reg_1075            |  64|  32|    8|          0|
    |lhs_5_reg_1080            |  64|  32|    8|          0|
    |lhs_6_reg_1085            |  64|  32|    8|          0|
    |tmp_10_reg_1140           |  64|  32|    8|          0|
    |tmp_11_reg_1145           |  64|  32|    8|          0|
    |tmp_1_reg_1110            |  64|  32|    8|          0|
    |tmp_3_reg_1125            |  64|  32|    8|          0|
    |tmp_4_reg_1130            |  64|  32|    8|          0|
    |tmp_5_reg_1135            |  64|  32|    8|          0|
    |tmp_7_reg_1095            |  64|  32|    8|          0|
    |tmp_8_reg_1100            |  64|  32|    8|          0|
    |tmp_9_reg_1105            |  64|  32|    8|          0|
    |tmp_s_reg_1115            |  64|  32|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1661| 512|  879|        116|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_return_0           |  out|    8|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_return_1           |  out|    8|  ap_ctrl_hs|  hscale_polyphase|  return value|
|ap_return_2           |  out|    8|  ap_ctrl_hs|  hscale_polyphase|  return value|
|FiltCoeff_0_address0  |  out|    6|   ap_memory|       FiltCoeff_0|         array|
|FiltCoeff_0_ce0       |  out|    1|   ap_memory|       FiltCoeff_0|         array|
|FiltCoeff_0_q0        |   in|   16|   ap_memory|       FiltCoeff_0|         array|
|FiltCoeff_1_address0  |  out|    6|   ap_memory|       FiltCoeff_1|         array|
|FiltCoeff_1_ce0       |  out|    1|   ap_memory|       FiltCoeff_1|         array|
|FiltCoeff_1_q0        |   in|   16|   ap_memory|       FiltCoeff_1|         array|
|FiltCoeff_2_address0  |  out|    6|   ap_memory|       FiltCoeff_2|         array|
|FiltCoeff_2_ce0       |  out|    1|   ap_memory|       FiltCoeff_2|         array|
|FiltCoeff_2_q0        |   in|   16|   ap_memory|       FiltCoeff_2|         array|
|FiltCoeff_3_address0  |  out|    6|   ap_memory|       FiltCoeff_3|         array|
|FiltCoeff_3_ce0       |  out|    1|   ap_memory|       FiltCoeff_3|         array|
|FiltCoeff_3_q0        |   in|   16|   ap_memory|       FiltCoeff_3|         array|
|FiltCoeff_4_address0  |  out|    6|   ap_memory|       FiltCoeff_4|         array|
|FiltCoeff_4_ce0       |  out|    1|   ap_memory|       FiltCoeff_4|         array|
|FiltCoeff_4_q0        |   in|   16|   ap_memory|       FiltCoeff_4|         array|
|FiltCoeff_5_address0  |  out|    6|   ap_memory|       FiltCoeff_5|         array|
|FiltCoeff_5_ce0       |  out|    1|   ap_memory|       FiltCoeff_5|         array|
|FiltCoeff_5_q0        |   in|   16|   ap_memory|       FiltCoeff_5|         array|
|p_read3               |   in|    8|     ap_none|           p_read3|        scalar|
|p_read4               |   in|    8|     ap_none|           p_read4|        scalar|
|p_read5               |   in|    8|     ap_none|           p_read5|        scalar|
|p_read6               |   in|    8|     ap_none|           p_read6|        scalar|
|p_read7               |   in|    8|     ap_none|           p_read7|        scalar|
|p_read8               |   in|    8|     ap_none|           p_read8|        scalar|
|p_read9               |   in|    8|     ap_none|           p_read9|        scalar|
|p_read10              |   in|    8|     ap_none|          p_read10|        scalar|
|p_read11              |   in|    8|     ap_none|          p_read11|        scalar|
|p_read12              |   in|    8|     ap_none|          p_read12|        scalar|
|p_read13              |   in|    8|     ap_none|          p_read13|        scalar|
|p_read14              |   in|    8|     ap_none|          p_read14|        scalar|
|p_read15              |   in|    8|     ap_none|          p_read15|        scalar|
|p_read16              |   in|    8|     ap_none|          p_read16|        scalar|
|p_read17              |   in|    8|     ap_none|          p_read17|        scalar|
|p_read18              |   in|    8|     ap_none|          p_read18|        scalar|
|p_read19              |   in|    8|     ap_none|          p_read19|        scalar|
|p_read20              |   in|    8|     ap_none|          p_read20|        scalar|
|p_read21              |   in|    8|     ap_none|          p_read21|        scalar|
|p_read22              |   in|    8|     ap_none|          p_read22|        scalar|
|p_read23              |   in|    8|     ap_none|          p_read23|        scalar|
|PhasesH_0_read        |   in|    6|     ap_none|    PhasesH_0_read|        scalar|
|p_read2425            |   in|    2|     ap_none|        p_read2425|        scalar|
+----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.51>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read2425"   --->   Operation 17 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%PhasesH_0_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %PhasesH_0_read"   --->   Operation 18 'read' 'PhasesH_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 19 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 20 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 21 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 22 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 23 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 24 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 25 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 26 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 27 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 28 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 29 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 30 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 31 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 32 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 33 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 34 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 35 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 36 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 37 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_24 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 38 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 39 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read2425_cast = zext i2 %p_read"   --->   Operation 40 'zext' 'p_read2425_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.56ns)   --->   "%idx = add i3 %p_read2425_cast, i3 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:946]   --->   Operation 41 'add' 'idx' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%idxprom8 = zext i6 %PhasesH_0_read_1"   --->   Operation 42 'zext' 'idxprom8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%FiltCoeff_0_addr = getelementptr i16 %FiltCoeff_0, i64 0, i64 %idxprom8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 43 'getelementptr' 'FiltCoeff_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%FiltCoeffRead = load i6 %FiltCoeff_0_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 44 'load' 'FiltCoeffRead' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%lhs = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_25, i8 %p_read_22, i8 %p_read_19, i8 %p_read_16, i3 %idx"   --->   Operation 45 'mux' 'lhs' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.94ns)   --->   "%lhs_2 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_22, i8 %p_read_19, i8 %p_read_16, i8 %p_read_13, i3 %idx"   --->   Operation 46 'mux' 'lhs_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.94ns)   --->   "%lhs_3 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_19, i8 %p_read_16, i8 %p_read_13, i8 %p_read_10, i3 %idx"   --->   Operation 47 'mux' 'lhs_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%lhs_4 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_16, i8 %p_read_13, i8 %p_read_10, i8 %p_read_7, i3 %idx"   --->   Operation 48 'mux' 'lhs_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.82ns)   --->   "%lhs_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i3, i8 0, i8 %p_read_13, i8 %p_read_10, i8 %p_read_7, i3 %idx"   --->   Operation 49 'mux' 'lhs_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.70ns)   --->   "%lhs_6 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i3, i8 0, i8 %p_read_10, i8 %p_read_7, i3 %idx"   --->   Operation 50 'mux' 'lhs_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.94ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_24, i8 %p_read_21, i8 %p_read_18, i8 %p_read_15, i3 %idx"   --->   Operation 51 'mux' 'tmp_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.94ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_21, i8 %p_read_18, i8 %p_read_15, i8 %p_read_12, i3 %idx"   --->   Operation 52 'mux' 'tmp_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.94ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_18, i8 %p_read_15, i8 %p_read_12, i8 %p_read_9, i3 %idx"   --->   Operation 53 'mux' 'tmp_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_15, i8 %p_read_12, i8 %p_read_9, i8 %p_read_6, i3 %idx"   --->   Operation 54 'mux' 'tmp_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.82ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i3, i8 0, i8 %p_read_12, i8 %p_read_9, i8 %p_read_6, i3 %idx"   --->   Operation 55 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.70ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i3, i8 0, i8 %p_read_9, i8 %p_read_6, i3 %idx"   --->   Operation 56 'mux' 'tmp_s' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_23, i8 %p_read_20, i8 %p_read_17, i8 %p_read_14, i3 %idx"   --->   Operation 57 'mux' 'tmp_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_20, i8 %p_read_17, i8 %p_read_14, i8 %p_read_11, i3 %idx"   --->   Operation 58 'mux' 'tmp_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.94ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_17, i8 %p_read_14, i8 %p_read_11, i8 %p_read_8, i3 %idx"   --->   Operation 59 'mux' 'tmp_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.94ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 0, i8 %p_read_14, i8 %p_read_11, i8 %p_read_8, i8 %p_read_5, i3 %idx"   --->   Operation 60 'mux' 'tmp_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.82ns)   --->   "%tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i3, i8 0, i8 %p_read_11, i8 %p_read_8, i8 %p_read_5, i3 %idx"   --->   Operation 61 'mux' 'tmp_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.70ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i3, i8 0, i8 %p_read_8, i8 %p_read_5, i3 %idx"   --->   Operation 62 'mux' 'tmp_11' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%FiltCoeffRead = load i6 %FiltCoeff_0_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 63 'load' 'FiltCoeffRead' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %lhs"   --->   Operation 64 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i16 %FiltCoeffRead"   --->   Operation 65 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %zext_ln232, i24 %sext_ln1540"   --->   Operation 66 'mul' 'ret_V' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i8 %tmp_6"   --->   Operation 67 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_10 = mul i24 %zext_ln1540, i24 %sext_ln1540"   --->   Operation 68 'mul' 'ret_V_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1540_6 = zext i8 %tmp_2"   --->   Operation 69 'zext' 'zext_ln1540_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_16 = mul i24 %zext_ln1540_6, i24 %sext_ln1540"   --->   Operation 70 'mul' 'ret_V_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%FiltCoeff_1_addr = getelementptr i16 %FiltCoeff_1, i64 0, i64 %idxprom8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 71 'getelementptr' 'FiltCoeff_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.32ns)   --->   "%FiltCoeffRead_1 = load i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 72 'load' 'FiltCoeffRead_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %zext_ln232, i24 %sext_ln1540"   --->   Operation 73 'mul' 'ret_V' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [2/3] (1.05ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_10 = mul i24 %zext_ln1540, i24 %sext_ln1540"   --->   Operation 74 'mul' 'ret_V_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_16 = mul i24 %zext_ln1540_6, i24 %sext_ln1540"   --->   Operation 75 'mul' 'ret_V_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%FiltCoeffRead_1 = load i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 76 'load' 'FiltCoeffRead_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %zext_ln232, i24 %sext_ln1540"   --->   Operation 77 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i8 %lhs_2"   --->   Operation 78 'zext' 'zext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i16 %FiltCoeffRead_1"   --->   Operation 79 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [3/3] (1.05ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_5 = mul i24 %zext_ln232_4, i24 %sext_ln1540_1"   --->   Operation 80 'mul' 'ret_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_18 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 81 'add' 'sum_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_10 = mul i24 %zext_ln1540, i24 %sext_ln1540"   --->   Operation 82 'mul' 'ret_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1540_1 = zext i8 %tmp_7"   --->   Operation 83 'zext' 'zext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_11 = mul i24 %zext_ln1540_1, i24 %sext_ln1540_1"   --->   Operation 84 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_23 = add i24 %ret_V_10, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 85 'add' 'sum_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_16 = mul i24 %zext_ln1540_6, i24 %sext_ln1540"   --->   Operation 86 'mul' 'ret_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1540_7 = zext i8 %tmp_3"   --->   Operation 87 'zext' 'zext_ln1540_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [3/3] (1.05ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_17 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_1"   --->   Operation 88 'mul' 'ret_V_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_28 = add i24 %ret_V_16, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 89 'add' 'sum_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%FiltCoeff_2_addr = getelementptr i16 %FiltCoeff_2, i64 0, i64 %idxprom8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 90 'getelementptr' 'FiltCoeff_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (2.32ns)   --->   "%FiltCoeffRead_2 = load i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 91 'load' 'FiltCoeffRead_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 92 [2/3] (1.05ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_5 = mul i24 %zext_ln232_4, i24 %sext_ln1540_1"   --->   Operation 92 'mul' 'ret_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_18 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 93 'add' 'sum_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_11 = mul i24 %zext_ln1540_1, i24 %sext_ln1540_1"   --->   Operation 94 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_23 = add i24 %ret_V_10, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 95 'add' 'sum_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_17 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_1"   --->   Operation 96 'mul' 'ret_V_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_28 = add i24 %ret_V_16, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 97 'add' 'sum_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.37>
ST_6 : Operation 98 [1/2] (2.32ns)   --->   "%FiltCoeffRead_2 = load i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 98 'load' 'FiltCoeffRead_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_5 = mul i24 %zext_ln232_4, i24 %sext_ln1540_1"   --->   Operation 99 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into DSP with root node sum_19)   --->   "%sext_ln956 = sext i24 %ret_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 100 'sext' 'sext_ln956' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i8 %lhs_3"   --->   Operation 101 'zext' 'zext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i16 %FiltCoeffRead_2"   --->   Operation 102 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_6 = mul i24 %zext_ln232_5, i24 %sext_ln1540_2"   --->   Operation 103 'mul' 'ret_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln965_1 = sext i24 %sum_18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 104 'sext' 'sext_ln965_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_19 = add i25 %sext_ln965_1, i25 %sext_ln956" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 105 'add' 'sum_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_11 = mul i24 %zext_ln1540_1, i24 %sext_ln1540_1"   --->   Operation 106 'mul' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node sum_24)   --->   "%sext_ln956_4 = sext i24 %ret_V_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 107 'sext' 'sext_ln956_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1540_2 = zext i8 %tmp_8"   --->   Operation 108 'zext' 'zext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [3/3] (1.05ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_12 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_2"   --->   Operation 109 'mul' 'ret_V_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln965_5 = sext i24 %sum_23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 110 'sext' 'sext_ln965_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_24 = add i25 %sext_ln965_5, i25 %sext_ln956_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 111 'add' 'sum_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_17 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_1"   --->   Operation 112 'mul' 'ret_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node sum_29)   --->   "%sext_ln956_8 = sext i24 %ret_V_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 113 'sext' 'sext_ln956_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1540_8 = zext i8 %tmp_4"   --->   Operation 114 'zext' 'zext_ln1540_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [3/3] (1.05ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_18 = mul i24 %zext_ln1540_8, i24 %sext_ln1540_2"   --->   Operation 115 'mul' 'ret_V_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln965_9 = sext i24 %sum_28" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 116 'sext' 'sext_ln965_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_29 = add i25 %sext_ln965_9, i25 %sext_ln956_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 117 'add' 'sum_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%FiltCoeff_3_addr = getelementptr i16 %FiltCoeff_3, i64 0, i64 %idxprom8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 118 'getelementptr' 'FiltCoeff_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (2.32ns)   --->   "%FiltCoeffRead_3 = load i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 119 'load' 'FiltCoeffRead_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 120 [2/3] (1.05ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_6 = mul i24 %zext_ln232_5, i24 %sext_ln1540_2"   --->   Operation 120 'mul' 'ret_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 121 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_19 = add i25 %sext_ln965_1, i25 %sext_ln956" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 121 'add' 'sum_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [2/3] (1.05ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_12 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_2"   --->   Operation 122 'mul' 'ret_V_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_24 = add i25 %sext_ln965_5, i25 %sext_ln956_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 123 'add' 'sum_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [2/3] (1.05ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_18 = mul i24 %zext_ln1540_8, i24 %sext_ln1540_2"   --->   Operation 124 'mul' 'ret_V_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 125 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_29 = add i25 %sext_ln965_9, i25 %sext_ln956_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 125 'add' 'sum_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.37>
ST_8 : Operation 126 [1/2] (2.32ns)   --->   "%FiltCoeffRead_3 = load i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 126 'load' 'FiltCoeffRead_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_6 = mul i24 %zext_ln232_5, i24 %sext_ln1540_2"   --->   Operation 127 'mul' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into DSP with root node sum_20)   --->   "%sext_ln956_1 = sext i24 %ret_V_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 128 'sext' 'sext_ln956_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln232_6 = zext i8 %lhs_4"   --->   Operation 129 'zext' 'zext_ln232_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i16 %FiltCoeffRead_3"   --->   Operation 130 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [3/3] (1.05ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_7 = mul i24 %zext_ln232_6, i24 %sext_ln1540_3"   --->   Operation 131 'mul' 'ret_V_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln965_2 = sext i25 %sum_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 132 'sext' 'sext_ln965_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_20 = add i26 %sext_ln965_2, i26 %sext_ln956_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 133 'add' 'sum_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_12 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_2"   --->   Operation 134 'mul' 'ret_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node sum_25)   --->   "%sext_ln956_5 = sext i24 %ret_V_12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 135 'sext' 'sext_ln956_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1540_3 = zext i8 %tmp_9"   --->   Operation 136 'zext' 'zext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [3/3] (1.05ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_13 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_3"   --->   Operation 137 'mul' 'ret_V_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln965_6 = sext i25 %sum_24" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 138 'sext' 'sext_ln965_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_25 = add i26 %sext_ln965_6, i26 %sext_ln956_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 139 'add' 'sum_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/3] (0.00ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_18 = mul i24 %zext_ln1540_8, i24 %sext_ln1540_2"   --->   Operation 140 'mul' 'ret_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into DSP with root node sum_30)   --->   "%sext_ln956_9 = sext i24 %ret_V_18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 141 'sext' 'sext_ln956_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1540_9 = zext i8 %tmp_5"   --->   Operation 142 'zext' 'zext_ln1540_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [3/3] (1.05ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_19 = mul i24 %zext_ln1540_9, i24 %sext_ln1540_3"   --->   Operation 143 'mul' 'ret_V_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln965_10 = sext i25 %sum_29" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 144 'sext' 'sext_ln965_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_30 = add i26 %sext_ln965_10, i26 %sext_ln956_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 145 'add' 'sum_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%FiltCoeff_4_addr = getelementptr i16 %FiltCoeff_4, i64 0, i64 %idxprom8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 146 'getelementptr' 'FiltCoeff_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (2.32ns)   --->   "%FiltCoeffRead_4 = load i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 147 'load' 'FiltCoeffRead_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 148 [2/3] (1.05ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_7 = mul i24 %zext_ln232_6, i24 %sext_ln1540_3"   --->   Operation 148 'mul' 'ret_V_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 149 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_20 = add i26 %sext_ln965_2, i26 %sext_ln956_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 149 'add' 'sum_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [2/3] (1.05ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_13 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_3"   --->   Operation 150 'mul' 'ret_V_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 151 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_25 = add i26 %sext_ln965_6, i26 %sext_ln956_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 151 'add' 'sum_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 152 [2/3] (1.05ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_19 = mul i24 %zext_ln1540_9, i24 %sext_ln1540_3"   --->   Operation 152 'mul' 'ret_V_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_30 = add i26 %sext_ln965_10, i26 %sext_ln956_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 153 'add' 'sum_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.37>
ST_10 : Operation 154 [1/2] (2.32ns)   --->   "%FiltCoeffRead_4 = load i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 154 'load' 'FiltCoeffRead_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_7 = mul i24 %zext_ln232_6, i24 %sext_ln1540_3"   --->   Operation 155 'mul' 'ret_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into DSP with root node sum_21)   --->   "%sext_ln956_2 = sext i24 %ret_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 156 'sext' 'sext_ln956_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln232_7 = zext i8 %lhs_5"   --->   Operation 157 'zext' 'zext_ln232_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i16 %FiltCoeffRead_4"   --->   Operation 158 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_8 = mul i24 %zext_ln232_7, i24 %sext_ln1540_4"   --->   Operation 159 'mul' 'ret_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 160 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_21 = add i26 %sum_20, i26 %sext_ln956_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 160 'add' 'sum_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_13 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_3"   --->   Operation 161 'mul' 'ret_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into DSP with root node sum_26)   --->   "%sext_ln956_6 = sext i24 %ret_V_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 162 'sext' 'sext_ln956_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1540_4 = zext i8 %tmp_1"   --->   Operation 163 'zext' 'zext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [3/3] (1.05ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_14 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_4"   --->   Operation 164 'mul' 'ret_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_26 = add i26 %sum_25, i26 %sext_ln956_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 165 'add' 'sum_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 166 [1/3] (0.00ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_19 = mul i24 %zext_ln1540_9, i24 %sext_ln1540_3"   --->   Operation 166 'mul' 'ret_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into DSP with root node sum_31)   --->   "%sext_ln956_10 = sext i24 %ret_V_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 167 'sext' 'sext_ln956_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1540_10 = zext i8 %tmp_10"   --->   Operation 168 'zext' 'zext_ln1540_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [3/3] (1.05ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_20 = mul i24 %zext_ln1540_10, i24 %sext_ln1540_4"   --->   Operation 169 'mul' 'ret_V_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 170 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_31 = add i26 %sum_30, i26 %sext_ln956_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 170 'add' 'sum_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%FiltCoeff_5_addr = getelementptr i16 %FiltCoeff_5, i64 0, i64 %idxprom8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 171 'getelementptr' 'FiltCoeff_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [2/2] (2.32ns)   --->   "%FiltCoeffRead_5 = load i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 172 'load' 'FiltCoeffRead_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 173 [2/3] (1.05ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_8 = mul i24 %zext_ln232_7, i24 %sext_ln1540_4"   --->   Operation 173 'mul' 'ret_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 174 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_21 = add i26 %sum_20, i26 %sext_ln956_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 174 'add' 'sum_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 175 [2/3] (1.05ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_14 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_4"   --->   Operation 175 'mul' 'ret_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_26 = add i26 %sum_25, i26 %sext_ln956_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 176 'add' 'sum_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 177 [2/3] (1.05ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_20 = mul i24 %zext_ln1540_10, i24 %sext_ln1540_4"   --->   Operation 177 'mul' 'ret_V_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 178 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_31 = add i26 %sum_30, i26 %sext_ln956_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 178 'add' 'sum_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.37>
ST_12 : Operation 179 [1/2] (2.32ns)   --->   "%FiltCoeffRead_5 = load i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951]   --->   Operation 179 'load' 'FiltCoeffRead_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_8 = mul i24 %zext_ln232_7, i24 %sext_ln1540_4"   --->   Operation 180 'mul' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node sum_22)   --->   "%sext_ln956_3 = sext i24 %ret_V_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 181 'sext' 'sext_ln956_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln232_8 = zext i8 %lhs_6"   --->   Operation 182 'zext' 'zext_ln232_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i16 %FiltCoeffRead_5"   --->   Operation 183 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [3/3] (1.05ns) (grouped into DSP with root node sum)   --->   "%ret_V_9 = mul i24 %zext_ln232_8, i24 %sext_ln1540_5"   --->   Operation 184 'mul' 'ret_V_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln965_3 = sext i26 %sum_21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 185 'sext' 'sext_ln965_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_22 = add i27 %sext_ln965_3, i27 %sext_ln956_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 186 'add' 'sum_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_14 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_4"   --->   Operation 187 'mul' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/1] (0.00ns) (grouped into DSP with root node sum_27)   --->   "%sext_ln956_7 = sext i24 %ret_V_14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 188 'sext' 'sext_ln956_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1540_5 = zext i8 %tmp_s"   --->   Operation 189 'zext' 'zext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [3/3] (1.05ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_15 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_5"   --->   Operation 190 'mul' 'ret_V_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln965_7 = sext i26 %sum_26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 191 'sext' 'sext_ln965_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_27 = add i27 %sext_ln965_7, i27 %sext_ln956_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 192 'add' 'sum_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_20 = mul i24 %zext_ln1540_10, i24 %sext_ln1540_4"   --->   Operation 193 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node sum_32)   --->   "%sext_ln956_11 = sext i24 %ret_V_20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956]   --->   Operation 194 'sext' 'sext_ln956_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1540_11 = zext i8 %tmp_11"   --->   Operation 195 'zext' 'zext_ln1540_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [3/3] (1.05ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_21 = mul i24 %zext_ln1540_11, i24 %sext_ln1540_5"   --->   Operation 196 'mul' 'ret_V_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln965_11 = sext i26 %sum_31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 197 'sext' 'sext_ln965_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_32 = add i27 %sext_ln965_11, i27 %sext_ln956_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 198 'add' 'sum_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 199 [2/3] (1.05ns) (grouped into DSP with root node sum)   --->   "%ret_V_9 = mul i24 %zext_ln232_8, i24 %sext_ln1540_5"   --->   Operation 199 'mul' 'ret_V_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 200 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_22 = add i27 %sext_ln965_3, i27 %sext_ln956_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 200 'add' 'sum_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 201 [2/3] (1.05ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_15 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_5"   --->   Operation 201 'mul' 'ret_V_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_27 = add i27 %sext_ln965_7, i27 %sext_ln956_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 202 'add' 'sum_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [2/3] (1.05ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_21 = mul i24 %zext_ln1540_11, i24 %sext_ln1540_5"   --->   Operation 203 'mul' 'ret_V_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 204 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_32 = add i27 %sext_ln965_11, i27 %sext_ln956_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 204 'add' 'sum_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node sum)   --->   "%ret_V_9 = mul i24 %zext_ln232_8, i24 %sext_ln1540_5"   --->   Operation 205 'mul' 'ret_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node sum)   --->   "%sext_ln965 = sext i24 %ret_V_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 206 'sext' 'sext_ln965' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum = add i27 %sum_22, i27 %sext_ln965" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 207 'add' 'sum' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_15 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_5"   --->   Operation 208 'mul' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node sum_11)   --->   "%sext_ln965_4 = sext i24 %ret_V_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 209 'sext' 'sext_ln965_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_11 = add i27 %sum_27, i27 %sext_ln965_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 210 'add' 'sum_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_21 = mul i24 %zext_ln1540_11, i24 %sext_ln1540_5"   --->   Operation 211 'mul' 'ret_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node sum_17)   --->   "%sext_ln965_8 = sext i24 %ret_V_21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 212 'sext' 'sext_ln965_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_17 = add i27 %sum_32, i27 %sext_ln965_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 213 'add' 'sum_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.58>
ST_15 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum = add i27 %sum_22, i27 %sext_ln965" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 214 'add' 'sum' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 215 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 216 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (1.48ns)   --->   "%icmp_ln968 = icmp_sgt  i7 %tmp_12, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 217 'icmp' 'icmp_ln968' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_11 = add i27 %sum_27, i27 %sext_ln965_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 218 'add' 'sum_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_11, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 219 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_11, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 220 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (1.48ns)   --->   "%icmp_ln968_1 = icmp_sgt  i7 %tmp_14, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 221 'icmp' 'icmp_ln968_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_17 = add i27 %sum_32, i27 %sext_ln965_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965]   --->   Operation 222 'add' 'sum_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_17, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 223 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_17, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 224 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (1.48ns)   --->   "%icmp_ln968_2 = icmp_sgt  i7 %tmp_16, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968]   --->   Operation 225 'icmp' 'icmp_ln968_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 226 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 227 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 228 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 229 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 230 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 231 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum, i32 12, i32 19"   --->   Operation 232 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%xor_ln260 = xor i1 %tmp, i1 1"   --->   Operation 233 'xor' 'xor_ln260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%select_ln260_3 = select i1 %xor_ln260, i8 255, i8 0"   --->   Operation 234 'select' 'select_ln260_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%or_ln260 = or i1 %tmp, i1 %icmp_ln968"   --->   Operation 235 'or' 'or_ln260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260 = select i1 %or_ln260, i8 %select_ln260_3, i8 %trunc_ln4"   --->   Operation 236 'select' 'select_ln260' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%trunc_ln260_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_11, i32 12, i32 19"   --->   Operation 237 'partselect' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%xor_ln260_1 = xor i1 %tmp_13, i1 1"   --->   Operation 238 'xor' 'xor_ln260_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%select_ln260_4 = select i1 %xor_ln260_1, i8 255, i8 0"   --->   Operation 239 'select' 'select_ln260_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%or_ln260_1 = or i1 %tmp_13, i1 %icmp_ln968_1"   --->   Operation 240 'or' 'or_ln260_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260_1 = select i1 %or_ln260_1, i8 %select_ln260_4, i8 %trunc_ln260_1"   --->   Operation 241 'select' 'select_ln260_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%trunc_ln260_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_17, i32 12, i32 19"   --->   Operation 242 'partselect' 'trunc_ln260_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%xor_ln260_2 = xor i1 %tmp_15, i1 1"   --->   Operation 243 'xor' 'xor_ln260_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%select_ln260_5 = select i1 %xor_ln260_2, i8 255, i8 0"   --->   Operation 244 'select' 'select_ln260_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%or_ln260_2 = or i1 %tmp_15, i1 %icmp_ln968_2"   --->   Operation 245 'or' 'or_ln260_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260_2 = select i1 %or_ln260_2, i8 %select_ln260_5, i8 %trunc_ln260_2"   --->   Operation 246 'select' 'select_ln260_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln260" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:973]   --->   Operation 247 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %select_ln260_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:973]   --->   Operation 248 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln260_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:973]   --->   Operation 249 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln973 = ret i24 %mrv_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:973]   --->   Operation 250 'ret' 'ret_ln973' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FiltCoeff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FiltCoeff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PhasesH_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2425]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read           (read         ) [ 00000000000000000]
PhasesH_0_read_1 (read         ) [ 00000000000000000]
p_read_5         (read         ) [ 00000000000000000]
p_read_6         (read         ) [ 00000000000000000]
p_read_7         (read         ) [ 00000000000000000]
p_read_8         (read         ) [ 00000000000000000]
p_read_9         (read         ) [ 00000000000000000]
p_read_10        (read         ) [ 00000000000000000]
p_read_11        (read         ) [ 00000000000000000]
p_read_12        (read         ) [ 00000000000000000]
p_read_13        (read         ) [ 00000000000000000]
p_read_14        (read         ) [ 00000000000000000]
p_read_15        (read         ) [ 00000000000000000]
p_read_16        (read         ) [ 00000000000000000]
p_read_17        (read         ) [ 00000000000000000]
p_read_18        (read         ) [ 00000000000000000]
p_read_19        (read         ) [ 00000000000000000]
p_read_20        (read         ) [ 00000000000000000]
p_read_21        (read         ) [ 00000000000000000]
p_read_22        (read         ) [ 00000000000000000]
p_read_23        (read         ) [ 00000000000000000]
p_read_24        (read         ) [ 00000000000000000]
p_read_25        (read         ) [ 00000000000000000]
p_read2425_cast  (zext         ) [ 00000000000000000]
idx              (add          ) [ 00000000000000000]
idxprom8         (zext         ) [ 01111111111100000]
FiltCoeff_0_addr (getelementptr) [ 01100000000000000]
lhs              (mux          ) [ 01100000000000000]
lhs_2            (mux          ) [ 01111000000000000]
lhs_3            (mux          ) [ 01111110000000000]
lhs_4            (mux          ) [ 01111111100000000]
lhs_5            (mux          ) [ 01111111111000000]
lhs_6            (mux          ) [ 01111111111110000]
tmp_6            (mux          ) [ 01100000000000000]
tmp_7            (mux          ) [ 01111000000000000]
tmp_8            (mux          ) [ 01111110000000000]
tmp_9            (mux          ) [ 01111111100000000]
tmp_1            (mux          ) [ 01111111111000000]
tmp_s            (mux          ) [ 01111111111110000]
tmp_2            (mux          ) [ 01100000000000000]
tmp_3            (mux          ) [ 01111000000000000]
tmp_4            (mux          ) [ 01111110000000000]
tmp_5            (mux          ) [ 01111111100000000]
tmp_10           (mux          ) [ 01111111111000000]
tmp_11           (mux          ) [ 01111111111110000]
FiltCoeffRead    (load         ) [ 00000000000000000]
zext_ln232       (zext         ) [ 01011000000000000]
sext_ln1540      (sext         ) [ 01011000000000000]
zext_ln1540      (zext         ) [ 01011000000000000]
zext_ln1540_6    (zext         ) [ 01011000000000000]
FiltCoeff_1_addr (getelementptr) [ 01001000000000000]
FiltCoeffRead_1  (load         ) [ 00000000000000000]
ret_V            (mul          ) [ 01000100000000000]
zext_ln232_4     (zext         ) [ 01000110000000000]
sext_ln1540_1    (sext         ) [ 01000110000000000]
ret_V_10         (mul          ) [ 01000100000000000]
zext_ln1540_1    (zext         ) [ 01000110000000000]
ret_V_16         (mul          ) [ 01000100000000000]
zext_ln1540_7    (zext         ) [ 01000110000000000]
FiltCoeff_2_addr (getelementptr) [ 01000010000000000]
sum_18           (add          ) [ 01000010000000000]
sum_23           (add          ) [ 01000010000000000]
sum_28           (add          ) [ 01000010000000000]
FiltCoeffRead_2  (load         ) [ 00000000000000000]
ret_V_5          (mul          ) [ 00000000000000000]
sext_ln956       (sext         ) [ 01000001000000000]
zext_ln232_5     (zext         ) [ 01000001100000000]
sext_ln1540_2    (sext         ) [ 01000001100000000]
sext_ln965_1     (sext         ) [ 01000001000000000]
ret_V_11         (mul          ) [ 00000000000000000]
sext_ln956_4     (sext         ) [ 01000001000000000]
zext_ln1540_2    (zext         ) [ 01000001100000000]
sext_ln965_5     (sext         ) [ 01000001000000000]
ret_V_17         (mul          ) [ 00000000000000000]
sext_ln956_8     (sext         ) [ 01000001000000000]
zext_ln1540_8    (zext         ) [ 01000001100000000]
sext_ln965_9     (sext         ) [ 01000001000000000]
FiltCoeff_3_addr (getelementptr) [ 01000000100000000]
sum_19           (add          ) [ 01000000100000000]
sum_24           (add          ) [ 01000000100000000]
sum_29           (add          ) [ 01000000100000000]
FiltCoeffRead_3  (load         ) [ 00000000000000000]
ret_V_6          (mul          ) [ 00000000000000000]
sext_ln956_1     (sext         ) [ 01000000010000000]
zext_ln232_6     (zext         ) [ 01000000011000000]
sext_ln1540_3    (sext         ) [ 01000000011000000]
sext_ln965_2     (sext         ) [ 01000000010000000]
ret_V_12         (mul          ) [ 00000000000000000]
sext_ln956_5     (sext         ) [ 01000000010000000]
zext_ln1540_3    (zext         ) [ 01000000011000000]
sext_ln965_6     (sext         ) [ 01000000010000000]
ret_V_18         (mul          ) [ 00000000000000000]
sext_ln956_9     (sext         ) [ 01000000010000000]
zext_ln1540_9    (zext         ) [ 01000000011000000]
sext_ln965_10    (sext         ) [ 01000000010000000]
FiltCoeff_4_addr (getelementptr) [ 01000000001000000]
sum_20           (add          ) [ 01000000001100000]
sum_25           (add          ) [ 01000000001100000]
sum_30           (add          ) [ 01000000001100000]
FiltCoeffRead_4  (load         ) [ 00000000000000000]
ret_V_7          (mul          ) [ 00000000000000000]
sext_ln956_2     (sext         ) [ 01000000000100000]
zext_ln232_7     (zext         ) [ 01000000000110000]
sext_ln1540_4    (sext         ) [ 01000000000110000]
ret_V_13         (mul          ) [ 00000000000000000]
sext_ln956_6     (sext         ) [ 01000000000100000]
zext_ln1540_4    (zext         ) [ 01000000000110000]
ret_V_19         (mul          ) [ 00000000000000000]
sext_ln956_10    (sext         ) [ 01000000000100000]
zext_ln1540_10   (zext         ) [ 01000000000110000]
FiltCoeff_5_addr (getelementptr) [ 01000000000010000]
sum_21           (add          ) [ 01000000000010000]
sum_26           (add          ) [ 01000000000010000]
sum_31           (add          ) [ 01000000000010000]
FiltCoeffRead_5  (load         ) [ 00000000000000000]
ret_V_8          (mul          ) [ 00000000000000000]
sext_ln956_3     (sext         ) [ 01000000000001000]
zext_ln232_8     (zext         ) [ 01000000000001100]
sext_ln1540_5    (sext         ) [ 01000000000001100]
sext_ln965_3     (sext         ) [ 01000000000001000]
ret_V_14         (mul          ) [ 00000000000000000]
sext_ln956_7     (sext         ) [ 01000000000001000]
zext_ln1540_5    (zext         ) [ 01000000000001100]
sext_ln965_7     (sext         ) [ 01000000000001000]
ret_V_20         (mul          ) [ 00000000000000000]
sext_ln956_11    (sext         ) [ 01000000000001000]
zext_ln1540_11   (zext         ) [ 01000000000001100]
sext_ln965_11    (sext         ) [ 01000000000001000]
sum_22           (add          ) [ 01000000000000110]
sum_27           (add          ) [ 01000000000000110]
sum_32           (add          ) [ 01000000000000110]
ret_V_9          (mul          ) [ 00000000000000000]
sext_ln965       (sext         ) [ 01000000000000010]
ret_V_15         (mul          ) [ 00000000000000000]
sext_ln965_4     (sext         ) [ 01000000000000010]
ret_V_21         (mul          ) [ 00000000000000000]
sext_ln965_8     (sext         ) [ 01000000000000010]
sum              (add          ) [ 01000000000000001]
tmp              (bitselect    ) [ 01000000000000001]
tmp_12           (partselect   ) [ 00000000000000000]
icmp_ln968       (icmp         ) [ 01000000000000001]
sum_11           (add          ) [ 01000000000000001]
tmp_13           (bitselect    ) [ 01000000000000001]
tmp_14           (partselect   ) [ 00000000000000000]
icmp_ln968_1     (icmp         ) [ 01000000000000001]
sum_17           (add          ) [ 01000000000000001]
tmp_15           (bitselect    ) [ 01000000000000001]
tmp_16           (partselect   ) [ 00000000000000000]
icmp_ln968_2     (icmp         ) [ 01000000000000001]
specmemcore_ln0  (specmemcore  ) [ 00000000000000000]
specmemcore_ln0  (specmemcore  ) [ 00000000000000000]
specmemcore_ln0  (specmemcore  ) [ 00000000000000000]
specmemcore_ln0  (specmemcore  ) [ 00000000000000000]
specmemcore_ln0  (specmemcore  ) [ 00000000000000000]
specmemcore_ln0  (specmemcore  ) [ 00000000000000000]
trunc_ln4        (partselect   ) [ 00000000000000000]
xor_ln260        (xor          ) [ 00000000000000000]
select_ln260_3   (select       ) [ 00000000000000000]
or_ln260         (or           ) [ 00000000000000000]
select_ln260     (select       ) [ 00000000000000000]
trunc_ln260_1    (partselect   ) [ 00000000000000000]
xor_ln260_1      (xor          ) [ 00000000000000000]
select_ln260_4   (select       ) [ 00000000000000000]
or_ln260_1       (or           ) [ 00000000000000000]
select_ln260_1   (select       ) [ 00000000000000000]
trunc_ln260_2    (partselect   ) [ 00000000000000000]
xor_ln260_2      (xor          ) [ 00000000000000000]
select_ln260_5   (select       ) [ 00000000000000000]
or_ln260_2       (or           ) [ 00000000000000000]
select_ln260_2   (select       ) [ 00000000000000000]
mrv              (insertvalue  ) [ 00000000000000000]
mrv_1            (insertvalue  ) [ 00000000000000000]
mrv_2            (insertvalue  ) [ 00000000000000000]
ret_ln973        (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FiltCoeff_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FiltCoeff_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FiltCoeff_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FiltCoeff_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FiltCoeff_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FiltCoeff_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FiltCoeff_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="PhasesH_0_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PhasesH_0_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read2425">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2425"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i8.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="PhasesH_0_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="PhasesH_0_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_5_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_6_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_7_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_8_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_9_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_10_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_11_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_12_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_13_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_14_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_15_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_16_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read_17_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_18_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_19_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read_20_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read_21_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read_22_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read_23_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_read_24_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_read_25_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="FiltCoeff_0_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_0_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeffRead/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="FiltCoeff_1_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="2"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_1_addr/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeffRead_1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="FiltCoeff_2_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="4"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_2_addr/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeffRead_2/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="FiltCoeff_3_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="6"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_3_addr/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeffRead_3/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="FiltCoeff_4_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="8"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_4_addr/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeffRead_4/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="FiltCoeff_5_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="10"/>
<pin id="317" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FiltCoeff_5_addr/11 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FiltCoeffRead_5/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_read2425_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read2425_cast/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="idx_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="idxprom8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom8/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lhs_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="0" index="3" bw="8" slack="0"/>
<pin id="346" dir="0" index="4" bw="8" slack="0"/>
<pin id="347" dir="0" index="5" bw="8" slack="0"/>
<pin id="348" dir="0" index="6" bw="3" slack="0"/>
<pin id="349" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lhs_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="0" index="3" bw="8" slack="0"/>
<pin id="362" dir="0" index="4" bw="8" slack="0"/>
<pin id="363" dir="0" index="5" bw="8" slack="0"/>
<pin id="364" dir="0" index="6" bw="3" slack="0"/>
<pin id="365" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_2/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="lhs_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="0" index="3" bw="8" slack="0"/>
<pin id="378" dir="0" index="4" bw="8" slack="0"/>
<pin id="379" dir="0" index="5" bw="8" slack="0"/>
<pin id="380" dir="0" index="6" bw="3" slack="0"/>
<pin id="381" dir="1" index="7" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_3/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lhs_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="0" index="3" bw="8" slack="0"/>
<pin id="394" dir="0" index="4" bw="8" slack="0"/>
<pin id="395" dir="0" index="5" bw="8" slack="0"/>
<pin id="396" dir="0" index="6" bw="3" slack="0"/>
<pin id="397" dir="1" index="7" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_4/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="lhs_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="0" index="3" bw="8" slack="0"/>
<pin id="410" dir="0" index="4" bw="8" slack="0"/>
<pin id="411" dir="0" index="5" bw="3" slack="0"/>
<pin id="412" dir="1" index="6" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_5/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="lhs_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="8" slack="0"/>
<pin id="423" dir="0" index="3" bw="8" slack="0"/>
<pin id="424" dir="0" index="4" bw="3" slack="0"/>
<pin id="425" dir="1" index="5" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_6/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="0" index="3" bw="8" slack="0"/>
<pin id="436" dir="0" index="4" bw="8" slack="0"/>
<pin id="437" dir="0" index="5" bw="8" slack="0"/>
<pin id="438" dir="0" index="6" bw="3" slack="0"/>
<pin id="439" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_7_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="8" slack="0"/>
<pin id="451" dir="0" index="3" bw="8" slack="0"/>
<pin id="452" dir="0" index="4" bw="8" slack="0"/>
<pin id="453" dir="0" index="5" bw="8" slack="0"/>
<pin id="454" dir="0" index="6" bw="3" slack="0"/>
<pin id="455" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="0" index="3" bw="8" slack="0"/>
<pin id="468" dir="0" index="4" bw="8" slack="0"/>
<pin id="469" dir="0" index="5" bw="8" slack="0"/>
<pin id="470" dir="0" index="6" bw="3" slack="0"/>
<pin id="471" dir="1" index="7" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="8" slack="0"/>
<pin id="483" dir="0" index="3" bw="8" slack="0"/>
<pin id="484" dir="0" index="4" bw="8" slack="0"/>
<pin id="485" dir="0" index="5" bw="8" slack="0"/>
<pin id="486" dir="0" index="6" bw="3" slack="0"/>
<pin id="487" dir="1" index="7" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="0" index="3" bw="8" slack="0"/>
<pin id="500" dir="0" index="4" bw="8" slack="0"/>
<pin id="501" dir="0" index="5" bw="3" slack="0"/>
<pin id="502" dir="1" index="6" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_s_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="0" index="3" bw="8" slack="0"/>
<pin id="514" dir="0" index="4" bw="3" slack="0"/>
<pin id="515" dir="1" index="5" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="8" slack="0"/>
<pin id="525" dir="0" index="3" bw="8" slack="0"/>
<pin id="526" dir="0" index="4" bw="8" slack="0"/>
<pin id="527" dir="0" index="5" bw="8" slack="0"/>
<pin id="528" dir="0" index="6" bw="3" slack="0"/>
<pin id="529" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="0" index="3" bw="8" slack="0"/>
<pin id="542" dir="0" index="4" bw="8" slack="0"/>
<pin id="543" dir="0" index="5" bw="8" slack="0"/>
<pin id="544" dir="0" index="6" bw="3" slack="0"/>
<pin id="545" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="0" index="3" bw="8" slack="0"/>
<pin id="558" dir="0" index="4" bw="8" slack="0"/>
<pin id="559" dir="0" index="5" bw="8" slack="0"/>
<pin id="560" dir="0" index="6" bw="3" slack="0"/>
<pin id="561" dir="1" index="7" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="0" index="3" bw="8" slack="0"/>
<pin id="574" dir="0" index="4" bw="8" slack="0"/>
<pin id="575" dir="0" index="5" bw="8" slack="0"/>
<pin id="576" dir="0" index="6" bw="3" slack="0"/>
<pin id="577" dir="1" index="7" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_10_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="0" index="3" bw="8" slack="0"/>
<pin id="590" dir="0" index="4" bw="8" slack="0"/>
<pin id="591" dir="0" index="5" bw="3" slack="0"/>
<pin id="592" dir="1" index="6" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="8" slack="0"/>
<pin id="603" dir="0" index="3" bw="8" slack="0"/>
<pin id="604" dir="0" index="4" bw="3" slack="0"/>
<pin id="605" dir="1" index="5" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln232_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln1540_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln1540_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln1540_6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_6/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln232_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="3"/>
<pin id="626" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_4/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln1540_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_1/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln1540_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="3"/>
<pin id="633" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_1/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln1540_7_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="3"/>
<pin id="636" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_7/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln232_5_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="5"/>
<pin id="639" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_5/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln1540_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_2/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln965_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="24" slack="1"/>
<pin id="646" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_1/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln1540_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="5"/>
<pin id="649" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_2/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln965_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="1"/>
<pin id="652" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_5/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln1540_8_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="5"/>
<pin id="655" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_8/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sext_ln965_9_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="1"/>
<pin id="658" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_9/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln232_6_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="7"/>
<pin id="661" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_6/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln1540_3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_3/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln965_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="25" slack="1"/>
<pin id="668" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_2/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln1540_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="7"/>
<pin id="671" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_3/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sext_ln965_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="25" slack="1"/>
<pin id="674" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_6/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln1540_9_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="7"/>
<pin id="677" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_9/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln965_10_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="25" slack="1"/>
<pin id="680" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_10/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln232_7_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="9"/>
<pin id="683" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_7/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln1540_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_4/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln1540_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="9"/>
<pin id="690" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_4/10 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln1540_10_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="9"/>
<pin id="693" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_10/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln232_8_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="11"/>
<pin id="696" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_8/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln1540_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_5/12 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln965_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="26" slack="1"/>
<pin id="703" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_3/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln1540_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="11"/>
<pin id="706" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_5/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln965_7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="26" slack="1"/>
<pin id="709" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_7/12 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln1540_11_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="11"/>
<pin id="712" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_11/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln965_11_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="26" slack="1"/>
<pin id="715" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln965_11/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="27" slack="0"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="0" index="1" bw="27" slack="0"/>
<pin id="726" dir="0" index="2" bw="6" slack="0"/>
<pin id="727" dir="0" index="3" bw="6" slack="0"/>
<pin id="728" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/15 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln968_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="0" index="1" bw="7" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln968/15 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_13_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="27" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_14_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="27" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="0" index="3" bw="6" slack="0"/>
<pin id="750" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln968_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="0" index="1" bw="7" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln968_1/15 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_15_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="27" slack="0"/>
<pin id="763" dir="0" index="2" bw="6" slack="0"/>
<pin id="764" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_16_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="0" index="1" bw="27" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="0" index="3" bw="6" slack="0"/>
<pin id="772" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="776" class="1004" name="icmp_ln968_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="0" index="1" bw="7" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln968_2/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="trunc_ln4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="27" slack="1"/>
<pin id="785" dir="0" index="2" bw="5" slack="0"/>
<pin id="786" dir="0" index="3" bw="6" slack="0"/>
<pin id="787" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/16 "/>
</bind>
</comp>

<comp id="791" class="1004" name="xor_ln260_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln260/16 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln260_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_3/16 "/>
</bind>
</comp>

<comp id="804" class="1004" name="or_ln260_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="0" index="1" bw="1" slack="1"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln260/16 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln260_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="0" index="2" bw="8" slack="0"/>
<pin id="812" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260/16 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln260_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="27" slack="1"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="0" index="3" bw="6" slack="0"/>
<pin id="821" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln260_1/16 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln260_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln260_1/16 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln260_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="0" index="2" bw="8" slack="0"/>
<pin id="834" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_4/16 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_ln260_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="1"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln260_1/16 "/>
</bind>
</comp>

<comp id="842" class="1004" name="select_ln260_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="0" index="2" bw="8" slack="0"/>
<pin id="846" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_1/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln260_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="27" slack="1"/>
<pin id="853" dir="0" index="2" bw="5" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln260_2/16 "/>
</bind>
</comp>

<comp id="859" class="1004" name="xor_ln260_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln260_2/16 "/>
</bind>
</comp>

<comp id="864" class="1004" name="select_ln260_5_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_5/16 "/>
</bind>
</comp>

<comp id="872" class="1004" name="or_ln260_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="0" index="1" bw="1" slack="1"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln260_2/16 "/>
</bind>
</comp>

<comp id="876" class="1004" name="select_ln260_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_2/16 "/>
</bind>
</comp>

<comp id="884" class="1004" name="mrv_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="24" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/16 "/>
</bind>
</comp>

<comp id="890" class="1004" name="mrv_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="24" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/16 "/>
</bind>
</comp>

<comp id="896" class="1004" name="mrv_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="24" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/16 "/>
</bind>
</comp>

<comp id="902" class="1007" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="16" slack="0"/>
<pin id="905" dir="0" index="2" bw="12" slack="0"/>
<pin id="906" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V/2 sum_18/4 "/>
</bind>
</comp>

<comp id="910" class="1007" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="16" slack="0"/>
<pin id="913" dir="0" index="2" bw="12" slack="0"/>
<pin id="914" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_10/2 sum_23/4 "/>
</bind>
</comp>

<comp id="918" class="1007" name="grp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="0"/>
<pin id="921" dir="0" index="2" bw="12" slack="0"/>
<pin id="922" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_16/2 sum_28/4 "/>
</bind>
</comp>

<comp id="926" class="1007" name="grp_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="0" index="2" bw="24" slack="0"/>
<pin id="930" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_5/4 sext_ln956/6 sum_19/6 "/>
</bind>
</comp>

<comp id="934" class="1007" name="grp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="16" slack="0"/>
<pin id="937" dir="0" index="2" bw="24" slack="0"/>
<pin id="938" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_11/4 sext_ln956_4/6 sum_24/6 "/>
</bind>
</comp>

<comp id="942" class="1007" name="grp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="0" index="1" bw="16" slack="0"/>
<pin id="945" dir="0" index="2" bw="24" slack="0"/>
<pin id="946" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_17/4 sext_ln956_8/6 sum_29/6 "/>
</bind>
</comp>

<comp id="950" class="1007" name="grp_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="16" slack="0"/>
<pin id="953" dir="0" index="2" bw="25" slack="0"/>
<pin id="954" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_6/6 sext_ln956_1/8 sum_20/8 "/>
</bind>
</comp>

<comp id="958" class="1007" name="grp_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="0" index="1" bw="16" slack="0"/>
<pin id="961" dir="0" index="2" bw="25" slack="0"/>
<pin id="962" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_12/6 sext_ln956_5/8 sum_25/8 "/>
</bind>
</comp>

<comp id="966" class="1007" name="grp_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="16" slack="0"/>
<pin id="969" dir="0" index="2" bw="25" slack="0"/>
<pin id="970" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_18/6 sext_ln956_9/8 sum_30/8 "/>
</bind>
</comp>

<comp id="974" class="1007" name="grp_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="16" slack="0"/>
<pin id="977" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="978" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_7/8 sext_ln956_2/10 sum_21/10 "/>
</bind>
</comp>

<comp id="981" class="1007" name="grp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="16" slack="0"/>
<pin id="984" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="985" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_13/8 sext_ln956_6/10 sum_26/10 "/>
</bind>
</comp>

<comp id="988" class="1007" name="grp_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="0" index="1" bw="16" slack="0"/>
<pin id="991" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="992" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_19/8 sext_ln956_10/10 sum_31/10 "/>
</bind>
</comp>

<comp id="995" class="1007" name="grp_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="16" slack="0"/>
<pin id="998" dir="0" index="2" bw="26" slack="0"/>
<pin id="999" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_8/10 sext_ln956_3/12 sum_22/12 "/>
</bind>
</comp>

<comp id="1003" class="1007" name="grp_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="16" slack="0"/>
<pin id="1006" dir="0" index="2" bw="26" slack="0"/>
<pin id="1007" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_14/10 sext_ln956_7/12 sum_27/12 "/>
</bind>
</comp>

<comp id="1011" class="1007" name="grp_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="16" slack="0"/>
<pin id="1014" dir="0" index="2" bw="26" slack="0"/>
<pin id="1015" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_20/10 sext_ln956_11/12 sum_32/12 "/>
</bind>
</comp>

<comp id="1019" class="1007" name="grp_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="16" slack="0"/>
<pin id="1022" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="1023" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_9/12 sext_ln965/14 sum/14 "/>
</bind>
</comp>

<comp id="1028" class="1007" name="grp_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="16" slack="0"/>
<pin id="1031" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="1032" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_15/12 sext_ln965_4/14 sum_11/14 "/>
</bind>
</comp>

<comp id="1037" class="1007" name="grp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="1041" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_21/12 sext_ln965_8/14 sum_17/14 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="idxprom8_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="2"/>
<pin id="1048" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="idxprom8 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="FiltCoeff_0_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="1"/>
<pin id="1057" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_0_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="lhs_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="1065" class="1005" name="lhs_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="3"/>
<pin id="1067" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lhs_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="lhs_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="5"/>
<pin id="1072" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="lhs_4_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="7"/>
<pin id="1077" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="lhs_4 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="lhs_5_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="9"/>
<pin id="1082" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lhs_5 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="lhs_6_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="11"/>
<pin id="1087" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="lhs_6 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_6_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="1"/>
<pin id="1092" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_7_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="3"/>
<pin id="1097" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_8_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="5"/>
<pin id="1102" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_9_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="7"/>
<pin id="1107" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="9"/>
<pin id="1112" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_s_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="11"/>
<pin id="1117" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_2_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="1"/>
<pin id="1122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_3_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="3"/>
<pin id="1127" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_4_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="5"/>
<pin id="1132" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_5_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="7"/>
<pin id="1137" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="tmp_10_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="9"/>
<pin id="1142" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="tmp_11_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="11"/>
<pin id="1147" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="zext_ln232_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="24" slack="1"/>
<pin id="1152" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="sext_ln1540_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="24" slack="1"/>
<pin id="1157" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="zext_ln1540_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="24" slack="1"/>
<pin id="1164" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="zext_ln1540_6_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="24" slack="1"/>
<pin id="1169" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_6 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="FiltCoeff_1_addr_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="6" slack="1"/>
<pin id="1174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_1_addr "/>
</bind>
</comp>

<comp id="1177" class="1005" name="zext_ln232_4_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="24" slack="1"/>
<pin id="1179" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_4 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sext_ln1540_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="24" slack="1"/>
<pin id="1184" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="zext_ln1540_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="24" slack="1"/>
<pin id="1191" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="zext_ln1540_7_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="24" slack="1"/>
<pin id="1196" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_7 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="FiltCoeff_2_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="1"/>
<pin id="1201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_2_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="sum_18_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="24" slack="1"/>
<pin id="1206" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_18 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="sum_23_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="24" slack="1"/>
<pin id="1211" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_23 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="sum_28_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="24" slack="1"/>
<pin id="1216" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_28 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="zext_ln232_5_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="24" slack="1"/>
<pin id="1221" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_5 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="sext_ln1540_2_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="24" slack="1"/>
<pin id="1226" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_2 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sext_ln965_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="25" slack="1"/>
<pin id="1233" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="zext_ln1540_2_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="24" slack="1"/>
<pin id="1238" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="sext_ln965_5_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="25" slack="1"/>
<pin id="1243" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_5 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="zext_ln1540_8_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="24" slack="1"/>
<pin id="1248" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_8 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="sext_ln965_9_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="25" slack="1"/>
<pin id="1253" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_9 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="FiltCoeff_3_addr_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="6" slack="1"/>
<pin id="1258" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_3_addr "/>
</bind>
</comp>

<comp id="1261" class="1005" name="sum_19_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="25" slack="1"/>
<pin id="1263" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_19 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sum_24_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="25" slack="1"/>
<pin id="1268" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_24 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="sum_29_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="25" slack="1"/>
<pin id="1273" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_29 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="zext_ln232_6_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="24" slack="1"/>
<pin id="1278" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_6 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="sext_ln1540_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="24" slack="1"/>
<pin id="1283" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_3 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="sext_ln965_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="26" slack="1"/>
<pin id="1290" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_2 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="zext_ln1540_3_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="24" slack="1"/>
<pin id="1295" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_3 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="sext_ln965_6_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="26" slack="1"/>
<pin id="1300" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_6 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="zext_ln1540_9_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="24" slack="1"/>
<pin id="1305" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_9 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="sext_ln965_10_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="26" slack="1"/>
<pin id="1310" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_10 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="FiltCoeff_4_addr_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="6" slack="1"/>
<pin id="1315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_4_addr "/>
</bind>
</comp>

<comp id="1318" class="1005" name="sum_20_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="26" slack="1"/>
<pin id="1320" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_20 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="sum_25_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="26" slack="1"/>
<pin id="1325" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_25 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="sum_30_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="26" slack="1"/>
<pin id="1330" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_30 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="zext_ln232_7_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="24" slack="1"/>
<pin id="1335" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_7 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="sext_ln1540_4_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="24" slack="1"/>
<pin id="1340" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_4 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="zext_ln1540_4_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="24" slack="1"/>
<pin id="1347" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_4 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="zext_ln1540_10_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="24" slack="1"/>
<pin id="1352" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_10 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="FiltCoeff_5_addr_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="6" slack="1"/>
<pin id="1357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FiltCoeff_5_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="sum_21_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="26" slack="1"/>
<pin id="1362" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_21 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="sum_26_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="26" slack="1"/>
<pin id="1367" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_26 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="sum_31_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="26" slack="1"/>
<pin id="1372" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_31 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="zext_ln232_8_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="24" slack="1"/>
<pin id="1377" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232_8 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="sext_ln1540_5_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="24" slack="1"/>
<pin id="1382" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1540_5 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="sext_ln965_3_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="27" slack="1"/>
<pin id="1389" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_3 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="zext_ln1540_5_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="24" slack="1"/>
<pin id="1394" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_5 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="sext_ln965_7_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="27" slack="1"/>
<pin id="1399" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_7 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="zext_ln1540_11_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="24" slack="1"/>
<pin id="1404" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1540_11 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="sext_ln965_11_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="27" slack="1"/>
<pin id="1409" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln965_11 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="sum_22_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="27" slack="1"/>
<pin id="1414" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_22 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="sum_27_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="27" slack="1"/>
<pin id="1419" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_27 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="sum_32_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="27" slack="1"/>
<pin id="1424" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_32 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="sum_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="27" slack="1"/>
<pin id="1429" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1438" class="1005" name="icmp_ln968_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="1"/>
<pin id="1440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln968 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="sum_11_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="27" slack="1"/>
<pin id="1445" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_11 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="tmp_13_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="1" slack="1"/>
<pin id="1450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="icmp_ln968_1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln968_1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="sum_17_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="27" slack="1"/>
<pin id="1461" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sum_17 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_15_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="1"/>
<pin id="1466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="icmp_ln968_2_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln968_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="110" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="116" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="242" pin="2"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="224" pin="2"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="206" pin="2"/><net_sink comp="341" pin=4"/></net>

<net id="355"><net_src comp="188" pin="2"/><net_sink comp="341" pin=5"/></net>

<net id="356"><net_src comp="330" pin="2"/><net_sink comp="341" pin=6"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="224" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="206" pin="2"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="188" pin="2"/><net_sink comp="357" pin=4"/></net>

<net id="371"><net_src comp="170" pin="2"/><net_sink comp="357" pin=5"/></net>

<net id="372"><net_src comp="330" pin="2"/><net_sink comp="357" pin=6"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="206" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="188" pin="2"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="170" pin="2"/><net_sink comp="373" pin=4"/></net>

<net id="387"><net_src comp="152" pin="2"/><net_sink comp="373" pin=5"/></net>

<net id="388"><net_src comp="330" pin="2"/><net_sink comp="373" pin=6"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="70" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="188" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="170" pin="2"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="152" pin="2"/><net_sink comp="389" pin=4"/></net>

<net id="403"><net_src comp="134" pin="2"/><net_sink comp="389" pin=5"/></net>

<net id="404"><net_src comp="330" pin="2"/><net_sink comp="389" pin=6"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="170" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="152" pin="2"/><net_sink comp="405" pin=3"/></net>

<net id="417"><net_src comp="134" pin="2"/><net_sink comp="405" pin=4"/></net>

<net id="418"><net_src comp="330" pin="2"/><net_sink comp="405" pin=5"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="152" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="134" pin="2"/><net_sink comp="419" pin=3"/></net>

<net id="430"><net_src comp="330" pin="2"/><net_sink comp="419" pin=4"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="236" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="218" pin="2"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="200" pin="2"/><net_sink comp="431" pin=4"/></net>

<net id="445"><net_src comp="182" pin="2"/><net_sink comp="431" pin=5"/></net>

<net id="446"><net_src comp="330" pin="2"/><net_sink comp="431" pin=6"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="70" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="218" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="200" pin="2"/><net_sink comp="447" pin=3"/></net>

<net id="460"><net_src comp="182" pin="2"/><net_sink comp="447" pin=4"/></net>

<net id="461"><net_src comp="164" pin="2"/><net_sink comp="447" pin=5"/></net>

<net id="462"><net_src comp="330" pin="2"/><net_sink comp="447" pin=6"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="200" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="182" pin="2"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="164" pin="2"/><net_sink comp="463" pin=4"/></net>

<net id="477"><net_src comp="146" pin="2"/><net_sink comp="463" pin=5"/></net>

<net id="478"><net_src comp="330" pin="2"/><net_sink comp="463" pin=6"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="182" pin="2"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="164" pin="2"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="146" pin="2"/><net_sink comp="479" pin=4"/></net>

<net id="493"><net_src comp="128" pin="2"/><net_sink comp="479" pin=5"/></net>

<net id="494"><net_src comp="330" pin="2"/><net_sink comp="479" pin=6"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="70" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="164" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="146" pin="2"/><net_sink comp="495" pin=3"/></net>

<net id="507"><net_src comp="128" pin="2"/><net_sink comp="495" pin=4"/></net>

<net id="508"><net_src comp="330" pin="2"/><net_sink comp="495" pin=5"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="146" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="128" pin="2"/><net_sink comp="509" pin=3"/></net>

<net id="520"><net_src comp="330" pin="2"/><net_sink comp="509" pin=4"/></net>

<net id="530"><net_src comp="68" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="70" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="230" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="212" pin="2"/><net_sink comp="521" pin=3"/></net>

<net id="534"><net_src comp="194" pin="2"/><net_sink comp="521" pin=4"/></net>

<net id="535"><net_src comp="176" pin="2"/><net_sink comp="521" pin=5"/></net>

<net id="536"><net_src comp="330" pin="2"/><net_sink comp="521" pin=6"/></net>

<net id="546"><net_src comp="68" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="212" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="194" pin="2"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="176" pin="2"/><net_sink comp="537" pin=4"/></net>

<net id="551"><net_src comp="158" pin="2"/><net_sink comp="537" pin=5"/></net>

<net id="552"><net_src comp="330" pin="2"/><net_sink comp="537" pin=6"/></net>

<net id="562"><net_src comp="68" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="194" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="176" pin="2"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="158" pin="2"/><net_sink comp="553" pin=4"/></net>

<net id="567"><net_src comp="140" pin="2"/><net_sink comp="553" pin=5"/></net>

<net id="568"><net_src comp="330" pin="2"/><net_sink comp="553" pin=6"/></net>

<net id="578"><net_src comp="68" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="176" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="158" pin="2"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="140" pin="2"/><net_sink comp="569" pin=4"/></net>

<net id="583"><net_src comp="122" pin="2"/><net_sink comp="569" pin=5"/></net>

<net id="584"><net_src comp="330" pin="2"/><net_sink comp="569" pin=6"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="158" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="140" pin="2"/><net_sink comp="585" pin=3"/></net>

<net id="597"><net_src comp="122" pin="2"/><net_sink comp="585" pin=4"/></net>

<net id="598"><net_src comp="330" pin="2"/><net_sink comp="585" pin=5"/></net>

<net id="606"><net_src comp="74" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="70" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="140" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="122" pin="2"/><net_sink comp="599" pin=3"/></net>

<net id="610"><net_src comp="330" pin="2"/><net_sink comp="599" pin=4"/></net>

<net id="617"><net_src comp="255" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="630"><net_src comp="268" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="643"><net_src comp="281" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="665"><net_src comp="294" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="687"><net_src comp="307" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="700"><net_src comp="320" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="721"><net_src comp="78" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="80" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="729"><net_src comp="82" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="84" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="80" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="736"><net_src comp="723" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="86" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="78" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="80" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="82" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="84" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="753"><net_src comp="80" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="745" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="86" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="78" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="80" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="82" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="84" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="775"><net_src comp="80" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="767" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="86" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="788"><net_src comp="96" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="98" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="790"><net_src comp="100" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="795"><net_src comp="102" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="791" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="104" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="796" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="782" pin="4"/><net_sink comp="808" pin=2"/></net>

<net id="822"><net_src comp="96" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="98" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="100" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="829"><net_src comp="102" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="104" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="106" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="830" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="816" pin="4"/><net_sink comp="842" pin=2"/></net>

<net id="856"><net_src comp="96" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="98" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="100" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="863"><net_src comp="102" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="859" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="104" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="106" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="881"><net_src comp="872" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="864" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="850" pin="4"/><net_sink comp="876" pin=2"/></net>

<net id="888"><net_src comp="108" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="808" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="842" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="876" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="611" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="614" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="76" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="915"><net_src comp="618" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="614" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="76" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="923"><net_src comp="621" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="614" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="76" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="931"><net_src comp="624" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="627" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="644" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="939"><net_src comp="631" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="627" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="650" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="947"><net_src comp="634" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="627" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="656" pin="1"/><net_sink comp="942" pin=2"/></net>

<net id="955"><net_src comp="637" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="640" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="666" pin="1"/><net_sink comp="950" pin=2"/></net>

<net id="963"><net_src comp="647" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="640" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="672" pin="1"/><net_sink comp="958" pin=2"/></net>

<net id="971"><net_src comp="653" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="640" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="678" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="979"><net_src comp="659" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="662" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="986"><net_src comp="669" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="662" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="675" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="662" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1000"><net_src comp="681" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="684" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="701" pin="1"/><net_sink comp="995" pin=2"/></net>

<net id="1008"><net_src comp="688" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="684" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="707" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1016"><net_src comp="691" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="684" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="713" pin="1"/><net_sink comp="1011" pin=2"/></net>

<net id="1024"><net_src comp="694" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="697" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="1019" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="1027"><net_src comp="1019" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="1033"><net_src comp="704" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="697" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="1028" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="1036"><net_src comp="1028" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="1042"><net_src comp="710" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="697" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="1037" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="1045"><net_src comp="1037" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="1049"><net_src comp="336" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1058"><net_src comp="248" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1063"><net_src comp="341" pin="7"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1068"><net_src comp="357" pin="7"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1073"><net_src comp="373" pin="7"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1078"><net_src comp="389" pin="7"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1083"><net_src comp="405" pin="6"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1088"><net_src comp="419" pin="5"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1093"><net_src comp="431" pin="7"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1098"><net_src comp="447" pin="7"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1103"><net_src comp="463" pin="7"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1108"><net_src comp="479" pin="7"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1113"><net_src comp="495" pin="6"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1118"><net_src comp="509" pin="5"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1123"><net_src comp="521" pin="7"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1128"><net_src comp="537" pin="7"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1133"><net_src comp="553" pin="7"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1138"><net_src comp="569" pin="7"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1143"><net_src comp="585" pin="6"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1148"><net_src comp="599" pin="5"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1153"><net_src comp="611" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1158"><net_src comp="614" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1165"><net_src comp="618" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1170"><net_src comp="621" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1175"><net_src comp="261" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1180"><net_src comp="624" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1185"><net_src comp="627" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1192"><net_src comp="631" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1197"><net_src comp="634" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1202"><net_src comp="274" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1207"><net_src comp="902" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1212"><net_src comp="910" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1217"><net_src comp="918" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1222"><net_src comp="637" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1227"><net_src comp="640" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1234"><net_src comp="644" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1239"><net_src comp="647" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1244"><net_src comp="650" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1249"><net_src comp="653" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1254"><net_src comp="656" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1259"><net_src comp="287" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1264"><net_src comp="926" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1269"><net_src comp="934" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1274"><net_src comp="942" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1279"><net_src comp="659" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1284"><net_src comp="662" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1287"><net_src comp="1281" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1291"><net_src comp="666" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1296"><net_src comp="669" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1301"><net_src comp="672" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1306"><net_src comp="675" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1311"><net_src comp="678" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1316"><net_src comp="300" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1321"><net_src comp="950" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1326"><net_src comp="958" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1331"><net_src comp="966" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1336"><net_src comp="681" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1341"><net_src comp="684" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1348"><net_src comp="688" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1353"><net_src comp="691" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1358"><net_src comp="313" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1363"><net_src comp="974" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1368"><net_src comp="981" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1373"><net_src comp="988" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1378"><net_src comp="694" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1383"><net_src comp="697" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1386"><net_src comp="1380" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1390"><net_src comp="701" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1395"><net_src comp="704" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1400"><net_src comp="707" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1405"><net_src comp="710" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1410"><net_src comp="713" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1415"><net_src comp="995" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1420"><net_src comp="1003" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1425"><net_src comp="1011" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1430"><net_src comp="1019" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1435"><net_src comp="716" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1441"><net_src comp="732" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1446"><net_src comp="1028" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1451"><net_src comp="738" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1457"><net_src comp="754" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1462"><net_src comp="1037" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1467"><net_src comp="760" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1473"><net_src comp="776" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="872" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FiltCoeff_0 | {}
	Port: FiltCoeff_1 | {}
	Port: FiltCoeff_2 | {}
	Port: FiltCoeff_3 | {}
	Port: FiltCoeff_4 | {}
	Port: FiltCoeff_5 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
	Port: p_read10 | {}
	Port: p_read11 | {}
	Port: p_read12 | {}
	Port: p_read13 | {}
	Port: p_read14 | {}
	Port: p_read15 | {}
	Port: p_read16 | {}
	Port: p_read17 | {}
	Port: p_read18 | {}
	Port: p_read19 | {}
	Port: p_read20 | {}
	Port: p_read21 | {}
	Port: p_read22 | {}
	Port: p_read23 | {}
	Port: PhasesH_0_read | {}
	Port: p_read2425 | {}
 - Input state : 
	Port: hscale_polyphase : FiltCoeff_0 | {1 2 }
	Port: hscale_polyphase : FiltCoeff_1 | {3 4 }
	Port: hscale_polyphase : FiltCoeff_2 | {5 6 }
	Port: hscale_polyphase : FiltCoeff_3 | {7 8 }
	Port: hscale_polyphase : FiltCoeff_4 | {9 10 }
	Port: hscale_polyphase : FiltCoeff_5 | {11 12 }
	Port: hscale_polyphase : p_read3 | {1 }
	Port: hscale_polyphase : p_read4 | {1 }
	Port: hscale_polyphase : p_read5 | {1 }
	Port: hscale_polyphase : p_read6 | {1 }
	Port: hscale_polyphase : p_read7 | {1 }
	Port: hscale_polyphase : p_read8 | {1 }
	Port: hscale_polyphase : p_read9 | {1 }
	Port: hscale_polyphase : p_read10 | {1 }
	Port: hscale_polyphase : p_read11 | {1 }
	Port: hscale_polyphase : p_read12 | {1 }
	Port: hscale_polyphase : p_read13 | {1 }
	Port: hscale_polyphase : p_read14 | {1 }
	Port: hscale_polyphase : p_read15 | {1 }
	Port: hscale_polyphase : p_read16 | {1 }
	Port: hscale_polyphase : p_read17 | {1 }
	Port: hscale_polyphase : p_read18 | {1 }
	Port: hscale_polyphase : p_read19 | {1 }
	Port: hscale_polyphase : p_read20 | {1 }
	Port: hscale_polyphase : p_read21 | {1 }
	Port: hscale_polyphase : p_read22 | {1 }
	Port: hscale_polyphase : p_read23 | {1 }
	Port: hscale_polyphase : PhasesH_0_read | {1 }
	Port: hscale_polyphase : p_read2425 | {1 }
  - Chain level:
	State 1
		idx : 1
		FiltCoeff_0_addr : 1
		FiltCoeffRead : 2
		lhs : 2
		lhs_2 : 2
		lhs_3 : 2
		lhs_4 : 2
		lhs_5 : 2
		lhs_6 : 2
		tmp_6 : 2
		tmp_7 : 2
		tmp_8 : 2
		tmp_9 : 2
		tmp_1 : 2
		tmp_s : 2
		tmp_2 : 2
		tmp_3 : 2
		tmp_4 : 2
		tmp_5 : 2
		tmp_10 : 2
		tmp_11 : 2
	State 2
		sext_ln1540 : 1
		ret_V : 2
		ret_V_10 : 2
		ret_V_16 : 2
	State 3
		FiltCoeffRead_1 : 1
	State 4
		sext_ln1540_1 : 1
		ret_V_5 : 2
		sum_18 : 1
		ret_V_11 : 2
		sum_23 : 1
		ret_V_17 : 2
		sum_28 : 1
	State 5
		FiltCoeffRead_2 : 1
	State 6
		sext_ln956 : 1
		sext_ln1540_2 : 1
		ret_V_6 : 2
		sum_19 : 2
		sext_ln956_4 : 1
		ret_V_12 : 2
		sum_24 : 2
		sext_ln956_8 : 1
		ret_V_18 : 2
		sum_29 : 2
	State 7
		FiltCoeffRead_3 : 1
	State 8
		sext_ln956_1 : 1
		sext_ln1540_3 : 1
		ret_V_7 : 2
		sum_20 : 2
		sext_ln956_5 : 1
		ret_V_13 : 2
		sum_25 : 2
		sext_ln956_9 : 1
		ret_V_19 : 2
		sum_30 : 2
	State 9
		FiltCoeffRead_4 : 1
	State 10
		sext_ln956_2 : 1
		sext_ln1540_4 : 1
		ret_V_8 : 2
		sum_21 : 2
		sext_ln956_6 : 1
		ret_V_14 : 2
		sum_26 : 2
		sext_ln956_10 : 1
		ret_V_20 : 2
		sum_31 : 2
	State 11
		FiltCoeffRead_5 : 1
	State 12
		sext_ln956_3 : 1
		sext_ln1540_5 : 1
		ret_V_9 : 2
		sum_22 : 2
		sext_ln956_7 : 1
		ret_V_15 : 2
		sum_27 : 2
		sext_ln956_11 : 1
		ret_V_21 : 2
		sum_32 : 2
	State 13
	State 14
		sext_ln965 : 1
		sum : 2
		sext_ln965_4 : 1
		sum_11 : 2
		sext_ln965_8 : 1
		sum_17 : 2
	State 15
		tmp : 1
		tmp_12 : 1
		icmp_ln968 : 2
		tmp_13 : 1
		tmp_14 : 1
		icmp_ln968_1 : 2
		tmp_15 : 1
		tmp_16 : 1
		icmp_ln968_2 : 2
	State 16
		select_ln260 : 1
		select_ln260_1 : 1
		select_ln260_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln973 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          lhs_fu_341          |    0    |    0    |    25   |
|          |         lhs_2_fu_357         |    0    |    0    |    25   |
|          |         lhs_3_fu_373         |    0    |    0    |    25   |
|          |         lhs_4_fu_389         |    0    |    0    |    25   |
|          |         lhs_5_fu_405         |    0    |    0    |    20   |
|          |         lhs_6_fu_419         |    0    |    0    |    14   |
|          |         tmp_6_fu_431         |    0    |    0    |    25   |
|          |         tmp_7_fu_447         |    0    |    0    |    25   |
|    mux   |         tmp_8_fu_463         |    0    |    0    |    25   |
|          |         tmp_9_fu_479         |    0    |    0    |    25   |
|          |         tmp_1_fu_495         |    0    |    0    |    20   |
|          |         tmp_s_fu_509         |    0    |    0    |    14   |
|          |         tmp_2_fu_521         |    0    |    0    |    25   |
|          |         tmp_3_fu_537         |    0    |    0    |    25   |
|          |         tmp_4_fu_553         |    0    |    0    |    25   |
|          |         tmp_5_fu_569         |    0    |    0    |    25   |
|          |         tmp_10_fu_585        |    0    |    0    |    20   |
|          |         tmp_11_fu_599        |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln260_3_fu_796    |    0    |    0    |    8    |
|          |      select_ln260_fu_808     |    0    |    0    |    8    |
|  select  |     select_ln260_4_fu_830    |    0    |    0    |    8    |
|          |     select_ln260_1_fu_842    |    0    |    0    |    8    |
|          |     select_ln260_5_fu_864    |    0    |    0    |    8    |
|          |     select_ln260_2_fu_876    |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln968_fu_732      |    0    |    0    |    10   |
|   icmp   |      icmp_ln968_1_fu_754     |    0    |    0    |    10   |
|          |      icmp_ln968_2_fu_776     |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_902          |    1    |    0    |    0    |
|          |          grp_fu_910          |    1    |    0    |    0    |
|          |          grp_fu_918          |    1    |    0    |    0    |
|          |          grp_fu_926          |    1    |    0    |    0    |
|          |          grp_fu_934          |    1    |    0    |    0    |
|          |          grp_fu_942          |    1    |    0    |    0    |
|          |          grp_fu_950          |    1    |    0    |    0    |
|          |          grp_fu_958          |    1    |    0    |    0    |
|  muladd  |          grp_fu_966          |    1    |    0    |    0    |
|          |          grp_fu_974          |    1    |    0    |    0    |
|          |          grp_fu_981          |    1    |    0    |    0    |
|          |          grp_fu_988          |    1    |    0    |    0    |
|          |          grp_fu_995          |    1    |    0    |    0    |
|          |          grp_fu_1003         |    1    |    0    |    0    |
|          |          grp_fu_1011         |    1    |    0    |    0    |
|          |          grp_fu_1019         |    1    |    0    |    0    |
|          |          grp_fu_1028         |    1    |    0    |    0    |
|          |          grp_fu_1037         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    add   |          idx_fu_330          |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln260_fu_791       |    0    |    0    |    2    |
|    xor   |      xor_ln260_1_fu_825      |    0    |    0    |    2    |
|          |      xor_ln260_2_fu_859      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln260_fu_804       |    0    |    0    |    2    |
|    or    |       or_ln260_1_fu_838      |    0    |    0    |    2    |
|          |       or_ln260_2_fu_872      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      p_read_read_fu_110      |    0    |    0    |    0    |
|          | PhasesH_0_read_1_read_fu_116 |    0    |    0    |    0    |
|          |     p_read_5_read_fu_122     |    0    |    0    |    0    |
|          |     p_read_6_read_fu_128     |    0    |    0    |    0    |
|          |     p_read_7_read_fu_134     |    0    |    0    |    0    |
|          |     p_read_8_read_fu_140     |    0    |    0    |    0    |
|          |     p_read_9_read_fu_146     |    0    |    0    |    0    |
|          |     p_read_10_read_fu_152    |    0    |    0    |    0    |
|          |     p_read_11_read_fu_158    |    0    |    0    |    0    |
|          |     p_read_12_read_fu_164    |    0    |    0    |    0    |
|          |     p_read_13_read_fu_170    |    0    |    0    |    0    |
|   read   |     p_read_14_read_fu_176    |    0    |    0    |    0    |
|          |     p_read_15_read_fu_182    |    0    |    0    |    0    |
|          |     p_read_16_read_fu_188    |    0    |    0    |    0    |
|          |     p_read_17_read_fu_194    |    0    |    0    |    0    |
|          |     p_read_18_read_fu_200    |    0    |    0    |    0    |
|          |     p_read_19_read_fu_206    |    0    |    0    |    0    |
|          |     p_read_20_read_fu_212    |    0    |    0    |    0    |
|          |     p_read_21_read_fu_218    |    0    |    0    |    0    |
|          |     p_read_22_read_fu_224    |    0    |    0    |    0    |
|          |     p_read_23_read_fu_230    |    0    |    0    |    0    |
|          |     p_read_24_read_fu_236    |    0    |    0    |    0    |
|          |     p_read_25_read_fu_242    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    p_read2425_cast_fu_326    |    0    |    0    |    0    |
|          |        idxprom8_fu_336       |    0    |    0    |    0    |
|          |       zext_ln232_fu_611      |    0    |    0    |    0    |
|          |      zext_ln1540_fu_618      |    0    |    0    |    0    |
|          |     zext_ln1540_6_fu_621     |    0    |    0    |    0    |
|          |      zext_ln232_4_fu_624     |    0    |    0    |    0    |
|          |     zext_ln1540_1_fu_631     |    0    |    0    |    0    |
|          |     zext_ln1540_7_fu_634     |    0    |    0    |    0    |
|          |      zext_ln232_5_fu_637     |    0    |    0    |    0    |
|   zext   |     zext_ln1540_2_fu_647     |    0    |    0    |    0    |
|          |     zext_ln1540_8_fu_653     |    0    |    0    |    0    |
|          |      zext_ln232_6_fu_659     |    0    |    0    |    0    |
|          |     zext_ln1540_3_fu_669     |    0    |    0    |    0    |
|          |     zext_ln1540_9_fu_675     |    0    |    0    |    0    |
|          |      zext_ln232_7_fu_681     |    0    |    0    |    0    |
|          |     zext_ln1540_4_fu_688     |    0    |    0    |    0    |
|          |     zext_ln1540_10_fu_691    |    0    |    0    |    0    |
|          |      zext_ln232_8_fu_694     |    0    |    0    |    0    |
|          |     zext_ln1540_5_fu_704     |    0    |    0    |    0    |
|          |     zext_ln1540_11_fu_710    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln1540_fu_614      |    0    |    0    |    0    |
|          |     sext_ln1540_1_fu_627     |    0    |    0    |    0    |
|          |     sext_ln1540_2_fu_640     |    0    |    0    |    0    |
|          |      sext_ln965_1_fu_644     |    0    |    0    |    0    |
|          |      sext_ln965_5_fu_650     |    0    |    0    |    0    |
|          |      sext_ln965_9_fu_656     |    0    |    0    |    0    |
|          |     sext_ln1540_3_fu_662     |    0    |    0    |    0    |
|   sext   |      sext_ln965_2_fu_666     |    0    |    0    |    0    |
|          |      sext_ln965_6_fu_672     |    0    |    0    |    0    |
|          |     sext_ln965_10_fu_678     |    0    |    0    |    0    |
|          |     sext_ln1540_4_fu_684     |    0    |    0    |    0    |
|          |     sext_ln1540_5_fu_697     |    0    |    0    |    0    |
|          |      sext_ln965_3_fu_701     |    0    |    0    |    0    |
|          |      sext_ln965_7_fu_707     |    0    |    0    |    0    |
|          |     sext_ln965_11_fu_713     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_716          |    0    |    0    |    0    |
| bitselect|         tmp_13_fu_738        |    0    |    0    |    0    |
|          |         tmp_15_fu_760        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_12_fu_723        |    0    |    0    |    0    |
|          |         tmp_14_fu_745        |    0    |    0    |    0    |
|partselect|         tmp_16_fu_767        |    0    |    0    |    0    |
|          |       trunc_ln4_fu_782       |    0    |    0    |    0    |
|          |     trunc_ln260_1_fu_816     |    0    |    0    |    0    |
|          |     trunc_ln260_2_fu_850     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_884          |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_890         |    0    |    0    |    0    |
|          |         mrv_2_fu_896         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    18   |    0    |   502   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|FiltCoeff_0_addr_reg_1055|    6   |
|FiltCoeff_1_addr_reg_1172|    6   |
|FiltCoeff_2_addr_reg_1199|    6   |
|FiltCoeff_3_addr_reg_1256|    6   |
|FiltCoeff_4_addr_reg_1313|    6   |
|FiltCoeff_5_addr_reg_1355|    6   |
|  icmp_ln968_1_reg_1454  |    1   |
|  icmp_ln968_2_reg_1470  |    1   |
|   icmp_ln968_reg_1438   |    1   |
|    idxprom8_reg_1046    |   64   |
|      lhs_2_reg_1065     |    8   |
|      lhs_3_reg_1070     |    8   |
|      lhs_4_reg_1075     |    8   |
|      lhs_5_reg_1080     |    8   |
|      lhs_6_reg_1085     |    8   |
|       lhs_reg_1060      |    8   |
|  sext_ln1540_1_reg_1182 |   24   |
|  sext_ln1540_2_reg_1224 |   24   |
|  sext_ln1540_3_reg_1281 |   24   |
|  sext_ln1540_4_reg_1338 |   24   |
|  sext_ln1540_5_reg_1380 |   24   |
|   sext_ln1540_reg_1155  |   24   |
|  sext_ln965_10_reg_1308 |   26   |
|  sext_ln965_11_reg_1407 |   27   |
|  sext_ln965_1_reg_1231  |   25   |
|  sext_ln965_2_reg_1288  |   26   |
|  sext_ln965_3_reg_1387  |   27   |
|  sext_ln965_5_reg_1241  |   25   |
|  sext_ln965_6_reg_1298  |   26   |
|  sext_ln965_7_reg_1397  |   27   |
|  sext_ln965_9_reg_1251  |   25   |
|     sum_11_reg_1443     |   27   |
|     sum_17_reg_1459     |   27   |
|     sum_18_reg_1204     |   24   |
|     sum_19_reg_1261     |   25   |
|     sum_20_reg_1318     |   26   |
|     sum_21_reg_1360     |   26   |
|     sum_22_reg_1412     |   27   |
|     sum_23_reg_1209     |   24   |
|     sum_24_reg_1266     |   25   |
|     sum_25_reg_1323     |   26   |
|     sum_26_reg_1365     |   26   |
|     sum_27_reg_1417     |   27   |
|     sum_28_reg_1214     |   24   |
|     sum_29_reg_1271     |   25   |
|     sum_30_reg_1328     |   26   |
|     sum_31_reg_1370     |   26   |
|     sum_32_reg_1422     |   27   |
|       sum_reg_1427      |   27   |
|     tmp_10_reg_1140     |    8   |
|     tmp_11_reg_1145     |    8   |
|     tmp_13_reg_1448     |    1   |
|     tmp_15_reg_1464     |    1   |
|      tmp_1_reg_1110     |    8   |
|      tmp_2_reg_1120     |    8   |
|      tmp_3_reg_1125     |    8   |
|      tmp_4_reg_1130     |    8   |
|      tmp_5_reg_1135     |    8   |
|      tmp_6_reg_1090     |    8   |
|      tmp_7_reg_1095     |    8   |
|      tmp_8_reg_1100     |    8   |
|      tmp_9_reg_1105     |    8   |
|       tmp_reg_1432      |    1   |
|      tmp_s_reg_1115     |    8   |
| zext_ln1540_10_reg_1350 |   24   |
| zext_ln1540_11_reg_1402 |   24   |
|  zext_ln1540_1_reg_1189 |   24   |
|  zext_ln1540_2_reg_1236 |   24   |
|  zext_ln1540_3_reg_1293 |   24   |
|  zext_ln1540_4_reg_1345 |   24   |
|  zext_ln1540_5_reg_1392 |   24   |
|  zext_ln1540_6_reg_1167 |   24   |
|  zext_ln1540_7_reg_1194 |   24   |
|  zext_ln1540_8_reg_1246 |   24   |
|  zext_ln1540_9_reg_1303 |   24   |
|   zext_ln1540_reg_1162  |   24   |
|  zext_ln232_4_reg_1177  |   24   |
|  zext_ln232_5_reg_1219  |   24   |
|  zext_ln232_6_reg_1276  |   24   |
|  zext_ln232_7_reg_1333  |   24   |
|  zext_ln232_8_reg_1375  |   24   |
|   zext_ln232_reg_1150   |   24   |
+-------------------------+--------+
|          Total          |  1525  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_255 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_281 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_902    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_902    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_910    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_910    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_918    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_918    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_926    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_926    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_934    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_934    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_942    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_942    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_950    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_950    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_958    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_958    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_966    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_966    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_974    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_974    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_981    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_981    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_988    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_988    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_995    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_995    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1003    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1003    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1011    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1011    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1019    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1019    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1028    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1028    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1037    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1037    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1056  || 68.4855 ||   453   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   68   |    -   |   453  |
|  Register |    -   |    -   |  1525  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   68   |  1525  |   955  |
+-----------+--------+--------+--------+--------+
