# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
project open {C:/Modeltech_pe_edu_10.4a/examples/LD assngmnt}
# Compile of Adeeb_B190737CS_Q02.v was successful.
# Compile of Adeeb_B190737CS_TB_Q02.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.full_tb
# vsim 
# Start time: 19:17:10 on Oct 16,2020
# Loading work.full_tb
# Loading work.full_adder
# Loading work.xor_gate
# Loading work.and_gate
# Loading work.or_gate
add wave -position insertpoint sim:/full_tb/*
run
