

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readImg'
================================================================
* Date:           Thu Apr 11 18:16:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg  |        8|        8|         2|          1|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     19|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    140|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    140|     55|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_325_p2  |         +|   0|  0|  13|           5|           2|
    |or_ln12_fu_314_p2   |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|          10|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |i_fu_84                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_84                  |  5|   0|    5|          0|
    |img_inT_10_fu_128        |  8|   0|    8|          0|
    |img_inT_11_fu_132        |  8|   0|    8|          0|
    |img_inT_12_fu_136        |  8|   0|    8|          0|
    |img_inT_13_fu_140        |  8|   0|    8|          0|
    |img_inT_14_fu_144        |  8|   0|    8|          0|
    |img_inT_15_fu_148        |  8|   0|    8|          0|
    |img_inT_1_fu_92          |  8|   0|    8|          0|
    |img_inT_2_fu_96          |  8|   0|    8|          0|
    |img_inT_3_fu_100         |  8|   0|    8|          0|
    |img_inT_4_fu_104         |  8|   0|    8|          0|
    |img_inT_5_fu_108         |  8|   0|    8|          0|
    |img_inT_6_fu_112         |  8|   0|    8|          0|
    |img_inT_7_fu_116         |  8|   0|    8|          0|
    |img_inT_8_fu_120         |  8|   0|    8|          0|
    |img_inT_9_fu_124         |  8|   0|    8|          0|
    |img_inT_fu_88            |  8|   0|    8|          0|
    |trunc_ln12_reg_586       |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |140|   0|  140|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|img_in_address0        |  out|    4|   ap_memory|                    img_in|         array|
|img_in_ce0             |  out|    1|   ap_memory|                    img_in|         array|
|img_in_q0              |   in|    8|   ap_memory|                    img_in|         array|
|img_in_address1        |  out|    4|   ap_memory|                    img_in|         array|
|img_in_ce1             |  out|    1|   ap_memory|                    img_in|         array|
|img_in_q1              |   in|    8|   ap_memory|                    img_in|         array|
|img_inT_15_out         |  out|    8|      ap_vld|            img_inT_15_out|       pointer|
|img_inT_15_out_ap_vld  |  out|    1|      ap_vld|            img_inT_15_out|       pointer|
|img_inT_14_out         |  out|    8|      ap_vld|            img_inT_14_out|       pointer|
|img_inT_14_out_ap_vld  |  out|    1|      ap_vld|            img_inT_14_out|       pointer|
|img_inT_13_out         |  out|    8|      ap_vld|            img_inT_13_out|       pointer|
|img_inT_13_out_ap_vld  |  out|    1|      ap_vld|            img_inT_13_out|       pointer|
|img_inT_12_out         |  out|    8|      ap_vld|            img_inT_12_out|       pointer|
|img_inT_12_out_ap_vld  |  out|    1|      ap_vld|            img_inT_12_out|       pointer|
|img_inT_11_out         |  out|    8|      ap_vld|            img_inT_11_out|       pointer|
|img_inT_11_out_ap_vld  |  out|    1|      ap_vld|            img_inT_11_out|       pointer|
|img_inT_10_out         |  out|    8|      ap_vld|            img_inT_10_out|       pointer|
|img_inT_10_out_ap_vld  |  out|    1|      ap_vld|            img_inT_10_out|       pointer|
|img_inT_9_out          |  out|    8|      ap_vld|             img_inT_9_out|       pointer|
|img_inT_9_out_ap_vld   |  out|    1|      ap_vld|             img_inT_9_out|       pointer|
|img_inT_8_out          |  out|    8|      ap_vld|             img_inT_8_out|       pointer|
|img_inT_8_out_ap_vld   |  out|    1|      ap_vld|             img_inT_8_out|       pointer|
|img_inT_7_out          |  out|    8|      ap_vld|             img_inT_7_out|       pointer|
|img_inT_7_out_ap_vld   |  out|    1|      ap_vld|             img_inT_7_out|       pointer|
|img_inT_6_out          |  out|    8|      ap_vld|             img_inT_6_out|       pointer|
|img_inT_6_out_ap_vld   |  out|    1|      ap_vld|             img_inT_6_out|       pointer|
|img_inT_5_out          |  out|    8|      ap_vld|             img_inT_5_out|       pointer|
|img_inT_5_out_ap_vld   |  out|    1|      ap_vld|             img_inT_5_out|       pointer|
|img_inT_4_out          |  out|    8|      ap_vld|             img_inT_4_out|       pointer|
|img_inT_4_out_ap_vld   |  out|    1|      ap_vld|             img_inT_4_out|       pointer|
|img_inT_3_out          |  out|    8|      ap_vld|             img_inT_3_out|       pointer|
|img_inT_3_out_ap_vld   |  out|    1|      ap_vld|             img_inT_3_out|       pointer|
|img_inT_2_out          |  out|    8|      ap_vld|             img_inT_2_out|       pointer|
|img_inT_2_out_ap_vld   |  out|    1|      ap_vld|             img_inT_2_out|       pointer|
|img_inT_1_out          |  out|    8|      ap_vld|             img_inT_1_out|       pointer|
|img_inT_1_out_ap_vld   |  out|    1|      ap_vld|             img_inT_1_out|       pointer|
|img_inT_out            |  out|    8|      ap_vld|               img_inT_out|       pointer|
|img_inT_out_ap_vld     |  out|    1|      ap_vld|               img_inT_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%img_inT = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 6 'alloca' 'img_inT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_inT_1 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 7 'alloca' 'img_inT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_inT_2 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 8 'alloca' 'img_inT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_inT_3 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 9 'alloca' 'img_inT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_inT_4 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 10 'alloca' 'img_inT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_inT_5 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 11 'alloca' 'img_inT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_inT_6 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 12 'alloca' 'img_inT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_inT_7 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 13 'alloca' 'img_inT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_inT_8 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 14 'alloca' 'img_inT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_inT_9 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 15 'alloca' 'img_inT_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_inT_10 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 16 'alloca' 'img_inT_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_inT_11 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 17 'alloca' 'img_inT_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_inT_12 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 18 'alloca' 'img_inT_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_inT_13 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 19 'alloca' 'img_inT_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_inT_14 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 20 'alloca' 'img_inT_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_15 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 21 'alloca' 'img_inT_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 0, i5 %i" [conv2D0.cpp:12]   --->   Operation 23 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [conv2D0.cpp:12]   --->   Operation 25 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_2, i32 4" [conv2D0.cpp:12]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp, void %for.inc.split, void %for.inc12.0.preheader.exitStub" [conv2D0.cpp:12]   --->   Operation 27 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %i_2" [conv2D0.cpp:12]   --->   Operation 28 'zext' 'zext_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i5 %i_2" [conv2D0.cpp:12]   --->   Operation 29 'trunc' 'trunc_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln12 = or i4 %trunc_ln12, i4 1" [conv2D0.cpp:12]   --->   Operation 30 'or' 'or_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %or_ln12" [conv2D0.cpp:12]   --->   Operation 31 'zext' 'zext_ln12_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln12" [conv2D0.cpp:15]   --->   Operation 32 'getelementptr' 'img_in_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 33 'load' 'img_inT_16' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_in_addr_1 = getelementptr i8 %img_in, i64 0, i64 %zext_ln12_1" [conv2D0.cpp:15]   --->   Operation 34 'getelementptr' 'img_in_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%img_inT_17 = load i4 %img_in_addr_1" [conv2D0.cpp:15]   --->   Operation 35 'load' 'img_inT_17' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.88ns)   --->   "%switch_ln15 = switch i4 %trunc_ln12, void %arrayidx2.1.case.15, i4 0, void %for.inc.split.arrayidx2.1.exit_crit_edge4, i4 2, void %arrayidx2.1.case.3, i4 4, void %arrayidx2.1.case.5, i4 6, void %arrayidx2.1.case.7, i4 8, void %arrayidx2.1.case.9, i4 10, void %arrayidx2.1.case.11, i4 12, void %for.inc.split.arrayidx2.1.exit_crit_edge" [conv2D0.cpp:15]   --->   Operation 36 'switch' 'switch_ln15' <Predicate = (!tmp)> <Delay = 1.88>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %i_2, i5 2" [conv2D0.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %i" [conv2D0.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [conv2D0.cpp:12]   --->   Operation 39 'br' 'br_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%img_inT_load = load i8 %img_inT"   --->   Operation 69 'load' 'img_inT_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%img_inT_1_load = load i8 %img_inT_1"   --->   Operation 70 'load' 'img_inT_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%img_inT_2_load = load i8 %img_inT_2"   --->   Operation 71 'load' 'img_inT_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%img_inT_3_load = load i8 %img_inT_3"   --->   Operation 72 'load' 'img_inT_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%img_inT_4_load = load i8 %img_inT_4"   --->   Operation 73 'load' 'img_inT_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%img_inT_5_load = load i8 %img_inT_5"   --->   Operation 74 'load' 'img_inT_5_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%img_inT_6_load = load i8 %img_inT_6"   --->   Operation 75 'load' 'img_inT_6_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%img_inT_7_load = load i8 %img_inT_7"   --->   Operation 76 'load' 'img_inT_7_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%img_inT_8_load = load i8 %img_inT_8"   --->   Operation 77 'load' 'img_inT_8_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_inT_9_load = load i8 %img_inT_9"   --->   Operation 78 'load' 'img_inT_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%img_inT_10_load = load i8 %img_inT_10"   --->   Operation 79 'load' 'img_inT_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%img_inT_11_load = load i8 %img_inT_11"   --->   Operation 80 'load' 'img_inT_11_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%img_inT_12_load = load i8 %img_inT_12"   --->   Operation 81 'load' 'img_inT_12_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%img_inT_13_load = load i8 %img_inT_13"   --->   Operation 82 'load' 'img_inT_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%img_inT_14_load = load i8 %img_inT_14"   --->   Operation 83 'load' 'img_inT_14_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%img_inT_15_load = load i8 %img_inT_15"   --->   Operation 84 'load' 'img_inT_15_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_15_out, i8 %img_inT_15_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_14_out, i8 %img_inT_14_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_13_out, i8 %img_inT_13_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_12_out, i8 %img_inT_12_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_11_out, i8 %img_inT_11_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_10_out, i8 %img_inT_10_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_9_out, i8 %img_inT_9_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_8_out, i8 %img_inT_8_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_7_out, i8 %img_inT_7_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_6_out, i8 %img_inT_6_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_5_out, i8 %img_inT_5_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_4_out, i8 %img_inT_4_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_3_out, i8 %img_inT_3_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_2_out, i8 %img_inT_2_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_1_out, i8 %img_inT_1_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_out, i8 %img_inT_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:13]   --->   Operation 40 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [conv2D0.cpp:8]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:12]   --->   Operation 42 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 43 'load' 'img_inT_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%img_inT_17 = load i4 %img_in_addr_1" [conv2D0.cpp:15]   --->   Operation 44 'load' 'img_inT_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_13" [conv2D0.cpp:8]   --->   Operation 45 'store' 'store_ln8' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_12" [conv2D0.cpp:8]   --->   Operation 46 'store' 'store_ln8' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_11" [conv2D0.cpp:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_10" [conv2D0.cpp:8]   --->   Operation 49 'store' 'store_ln8' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 50 'br' 'br_ln15' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_9" [conv2D0.cpp:8]   --->   Operation 51 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_8" [conv2D0.cpp:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 53 'br' 'br_ln15' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_7" [conv2D0.cpp:8]   --->   Operation 54 'store' 'store_ln8' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_6" [conv2D0.cpp:8]   --->   Operation 55 'store' 'store_ln8' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 56 'br' 'br_ln15' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_5" [conv2D0.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_4" [conv2D0.cpp:8]   --->   Operation 58 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 59 'br' 'br_ln15' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_3" [conv2D0.cpp:8]   --->   Operation 60 'store' 'store_ln8' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_2" [conv2D0.cpp:8]   --->   Operation 61 'store' 'store_ln8' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 62 'br' 'br_ln15' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_1" [conv2D0.cpp:8]   --->   Operation 63 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT" [conv2D0.cpp:8]   --->   Operation 64 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 65 'br' 'br_ln15' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_15" [conv2D0.cpp:8]   --->   Operation 66 'store' 'store_ln8' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 2 & trunc_ln12 != 4 & trunc_ln12 != 6 & trunc_ln12 != 8 & trunc_ln12 != 10 & trunc_ln12 != 12)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_14" [conv2D0.cpp:8]   --->   Operation 67 'store' 'store_ln8' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 2 & trunc_ln12 != 4 & trunc_ln12 != 6 & trunc_ln12 != 8 & trunc_ln12 != 10 & trunc_ln12 != 12)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 68 'br' 'br_ln15' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 2 & trunc_ln12 != 4 & trunc_ln12 != 6 & trunc_ln12 != 8 & trunc_ln12 != 10 & trunc_ln12 != 12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ img_inT_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
img_inT               (alloca           ) [ 011]
img_inT_1             (alloca           ) [ 011]
img_inT_2             (alloca           ) [ 011]
img_inT_3             (alloca           ) [ 011]
img_inT_4             (alloca           ) [ 011]
img_inT_5             (alloca           ) [ 011]
img_inT_6             (alloca           ) [ 011]
img_inT_7             (alloca           ) [ 011]
img_inT_8             (alloca           ) [ 011]
img_inT_9             (alloca           ) [ 011]
img_inT_10            (alloca           ) [ 011]
img_inT_11            (alloca           ) [ 011]
img_inT_12            (alloca           ) [ 011]
img_inT_13            (alloca           ) [ 011]
img_inT_14            (alloca           ) [ 011]
img_inT_15            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
store_ln12            (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_2                   (load             ) [ 000]
tmp                   (bitselect        ) [ 010]
br_ln12               (br               ) [ 000]
zext_ln12             (zext             ) [ 000]
trunc_ln12            (trunc            ) [ 011]
or_ln12               (or               ) [ 000]
zext_ln12_1           (zext             ) [ 000]
img_in_addr           (getelementptr    ) [ 011]
img_in_addr_1         (getelementptr    ) [ 011]
switch_ln15           (switch           ) [ 000]
add_ln12              (add              ) [ 000]
store_ln12            (store            ) [ 000]
br_ln12               (br               ) [ 000]
specpipeline_ln13     (specpipeline     ) [ 000]
speclooptripcount_ln8 (speclooptripcount) [ 000]
specloopname_ln12     (specloopname     ) [ 000]
img_inT_16            (load             ) [ 000]
img_inT_17            (load             ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
store_ln8             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln15               (br               ) [ 000]
img_inT_load          (load             ) [ 000]
img_inT_1_load        (load             ) [ 000]
img_inT_2_load        (load             ) [ 000]
img_inT_3_load        (load             ) [ 000]
img_inT_4_load        (load             ) [ 000]
img_inT_5_load        (load             ) [ 000]
img_inT_6_load        (load             ) [ 000]
img_inT_7_load        (load             ) [ 000]
img_inT_8_load        (load             ) [ 000]
img_inT_9_load        (load             ) [ 000]
img_inT_10_load       (load             ) [ 000]
img_inT_11_load       (load             ) [ 000]
img_inT_12_load       (load             ) [ 000]
img_inT_13_load       (load             ) [ 000]
img_inT_14_load       (load             ) [ 000]
img_inT_15_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_inT_15_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_15_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_inT_14_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_14_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_inT_13_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_13_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_inT_12_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_12_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_inT_11_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_11_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_inT_10_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_10_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_inT_9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_inT_8_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_8_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_inT_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_inT_6_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_6_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_inT_5_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_5_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_inT_4_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_4_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_inT_3_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_3_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_inT_2_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_2_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img_inT_1_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_1_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="img_inT_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="img_inT_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_inT_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_inT_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="img_inT_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img_inT_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img_inT_5_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="img_inT_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_inT_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_inT_8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_inT_9_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_9/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_inT_10_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_inT_11_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_11/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img_inT_12_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_12/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="img_inT_13_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_13/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="img_inT_14_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="img_inT_15_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_15/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln0_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln0_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln0_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="write_ln0_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln0_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln0_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln0_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="write_ln0_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln0_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="write_ln0_write_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="img_in_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="0"/>
<pin id="276" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
<pin id="279" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_16/1 img_inT_17/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="img_in_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln12_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_2_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln12_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln12_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln12_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln12_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln12_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln8_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln8_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln8_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln8_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln8_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="1"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln8_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="1"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln8_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="1"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln8_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="1"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln8_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="1"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln8_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln8_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="1"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln8_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="1"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln8_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="1"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln8_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="1"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln8_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln8_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="img_inT_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="img_inT_1_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_1_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="img_inT_2_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_2_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="img_inT_3_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_3_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="img_inT_4_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_4_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="img_inT_5_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_5_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="img_inT_6_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_6_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="img_inT_7_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_7_load/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="img_inT_8_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_8_load/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="img_inT_9_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_9_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="img_inT_10_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_10_load/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="img_inT_11_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_11_load/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="img_inT_12_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_12_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="img_inT_13_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_13_load/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="img_inT_14_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_14_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="img_inT_15_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_15_load/1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="487" class="1005" name="img_inT_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT "/>
</bind>
</comp>

<comp id="493" class="1005" name="img_inT_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="img_inT_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="img_inT_3_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="img_inT_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_4 "/>
</bind>
</comp>

<comp id="517" class="1005" name="img_inT_5_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_5 "/>
</bind>
</comp>

<comp id="523" class="1005" name="img_inT_6_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_6 "/>
</bind>
</comp>

<comp id="529" class="1005" name="img_inT_7_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_7 "/>
</bind>
</comp>

<comp id="535" class="1005" name="img_inT_8_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_8 "/>
</bind>
</comp>

<comp id="541" class="1005" name="img_inT_9_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_9 "/>
</bind>
</comp>

<comp id="547" class="1005" name="img_inT_10_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_10 "/>
</bind>
</comp>

<comp id="553" class="1005" name="img_inT_11_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_11 "/>
</bind>
</comp>

<comp id="559" class="1005" name="img_inT_12_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_12 "/>
</bind>
</comp>

<comp id="565" class="1005" name="img_inT_13_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="img_inT_14_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_14 "/>
</bind>
</comp>

<comp id="577" class="1005" name="img_inT_15_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_15 "/>
</bind>
</comp>

<comp id="586" class="1005" name="trunc_ln12_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="590" class="1005" name="img_in_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="img_in_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="82" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="82" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="82" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="82" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="82" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="82" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="82" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="82" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="264" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="294" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="313"><net_src comp="294" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="329"><net_src comp="294" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="271" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="271" pin="7"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="271" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="271" pin="7"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="271" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="271" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="271" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="271" pin="7"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="271" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="271" pin="7"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="271" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="271" pin="7"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="271" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="271" pin="7"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="271" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="271" pin="7"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="483"><net_src comp="84" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="490"><net_src comp="88" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="496"><net_src comp="92" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="502"><net_src comp="96" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="508"><net_src comp="100" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="514"><net_src comp="104" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="520"><net_src comp="108" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="526"><net_src comp="112" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="532"><net_src comp="116" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="538"><net_src comp="120" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="544"><net_src comp="124" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="550"><net_src comp="128" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="556"><net_src comp="132" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="562"><net_src comp="136" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="568"><net_src comp="140" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="574"><net_src comp="144" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="580"><net_src comp="148" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="589"><net_src comp="310" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="264" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="598"><net_src comp="281" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="271" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_in | {}
	Port: img_inT_15_out | {1 }
	Port: img_inT_14_out | {1 }
	Port: img_inT_13_out | {1 }
	Port: img_inT_12_out | {1 }
	Port: img_inT_11_out | {1 }
	Port: img_inT_10_out | {1 }
	Port: img_inT_9_out | {1 }
	Port: img_inT_8_out | {1 }
	Port: img_inT_7_out | {1 }
	Port: img_inT_6_out | {1 }
	Port: img_inT_5_out | {1 }
	Port: img_inT_4_out | {1 }
	Port: img_inT_3_out | {1 }
	Port: img_inT_2_out | {1 }
	Port: img_inT_1_out | {1 }
	Port: img_inT_out | {1 }
 - Input state : 
	Port: conv2D0_Pipeline_readImg : img_in | {1 2 }
  - Chain level:
	State 1
		store_ln12 : 1
		i_2 : 1
		tmp : 2
		br_ln12 : 3
		zext_ln12 : 2
		trunc_ln12 : 2
		or_ln12 : 3
		zext_ln12_1 : 3
		img_in_addr : 3
		img_inT_16 : 4
		img_in_addr_1 : 4
		img_inT_17 : 5
		switch_ln15 : 3
		add_ln12 : 2
		store_ln12 : 3
		img_inT_load : 1
		img_inT_1_load : 1
		img_inT_2_load : 1
		img_inT_3_load : 1
		img_inT_4_load : 1
		img_inT_5_load : 1
		img_inT_6_load : 1
		img_inT_7_load : 1
		img_inT_8_load : 1
		img_inT_9_load : 1
		img_inT_10_load : 1
		img_inT_11_load : 1
		img_inT_12_load : 1
		img_inT_13_load : 1
		img_inT_14_load : 1
		img_inT_15_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln12_fu_325    |    0    |    13   |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_152 |    0    |    0    |
|          | write_ln0_write_fu_159 |    0    |    0    |
|          | write_ln0_write_fu_166 |    0    |    0    |
|          | write_ln0_write_fu_173 |    0    |    0    |
|          | write_ln0_write_fu_180 |    0    |    0    |
|          | write_ln0_write_fu_187 |    0    |    0    |
|          | write_ln0_write_fu_194 |    0    |    0    |
|   write  | write_ln0_write_fu_201 |    0    |    0    |
|          | write_ln0_write_fu_208 |    0    |    0    |
|          | write_ln0_write_fu_215 |    0    |    0    |
|          | write_ln0_write_fu_222 |    0    |    0    |
|          | write_ln0_write_fu_229 |    0    |    0    |
|          | write_ln0_write_fu_236 |    0    |    0    |
|          | write_ln0_write_fu_243 |    0    |    0    |
|          | write_ln0_write_fu_250 |    0    |    0    |
|          | write_ln0_write_fu_257 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_297       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln12_fu_305    |    0    |    0    |
|          |   zext_ln12_1_fu_320   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln12_fu_310   |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |     or_ln12_fu_314     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    13   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_480      |    5   |
|  img_inT_10_reg_547 |    8   |
|  img_inT_11_reg_553 |    8   |
|  img_inT_12_reg_559 |    8   |
|  img_inT_13_reg_565 |    8   |
|  img_inT_14_reg_571 |    8   |
|  img_inT_15_reg_577 |    8   |
|  img_inT_1_reg_493  |    8   |
|  img_inT_2_reg_499  |    8   |
|  img_inT_3_reg_505  |    8   |
|  img_inT_4_reg_511  |    8   |
|  img_inT_5_reg_517  |    8   |
|  img_inT_6_reg_523  |    8   |
|  img_inT_7_reg_529  |    8   |
|  img_inT_8_reg_535  |    8   |
|  img_inT_9_reg_541  |    8   |
|   img_inT_reg_487   |    8   |
|img_in_addr_1_reg_595|    4   |
| img_in_addr_reg_590 |    4   |
|  trunc_ln12_reg_586 |    4   |
+---------------------+--------+
|        Total        |   145  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_271 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_271 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   13   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   145  |   31   |
+-----------+--------+--------+--------+
