# system info Qsys_system on 2017.10.27.09:33:04
system_info:
name,value
DEVICE,5CEBA4F17I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1509067959
#
#
# Files generated for Qsys_system on 2017.10.27.09:33:04
files:
filepath,kind,attributes,module,is_top
simulation/Qsys_system.v,VERILOG,,Qsys_system,true
simulation/submodules/Qsys_system_jtag_uart_0.v,VERILOG,,Qsys_system_jtag_uart_0,false
simulation/submodules/Qsys_system_nios2_qsys_0.sdc,SDC,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0.vo,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_bht_ram.dat,DAT,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_bht_ram.hex,HEX,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_bht_ram.mif,MIF,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_dc_tag_ram.dat,DAT,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_dc_tag_ram.hex,HEX,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_dc_tag_ram.mif,MIF,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_ic_tag_ram.dat,DAT,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_ic_tag_ram.hex,HEX,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_ic_tag_ram.mif,MIF,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_mult_cell.v,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_nios2_waves.do,OTHER,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_ociram_default_contents.dat,DAT,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_ociram_default_contents.hex,HEX,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_ociram_default_contents.mif,MIF,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_oci_test_bench.v,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_rf_ram_a.dat,DAT,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_rf_ram_a.hex,HEX,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_rf_ram_a.mif,MIF,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_rf_ram_b.dat,DAT,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_rf_ram_b.hex,HEX,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_rf_ram_b.mif,MIF,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_nios2_qsys_0_test_bench.v,VERILOG,,Qsys_system_nios2_qsys_0,false
simulation/submodules/Qsys_system_onchip_ram.hex,HEX,,Qsys_system_onchip_ram,false
simulation/submodules/Qsys_system_onchip_ram.v,VERILOG,,Qsys_system_onchip_ram,false
simulation/submodules/Qsys_system_onchip_rom.hex,HEX,,Qsys_system_onchip_rom,false
simulation/submodules/Qsys_system_onchip_rom.v,VERILOG,,Qsys_system_onchip_rom,false
simulation/submodules/Qsys_system_pio_key.v,VERILOG,,Qsys_system_pio_key,false
simulation/submodules/Qsys_system_pio_led.v,VERILOG,,Qsys_system_pio_led,false
simulation/submodules/Qsys_system_sysid_qsys_0.v,VERILOG,,Qsys_system_sysid_qsys_0,false
simulation/submodules/Qsys_system_mm_interconnect_0.v,VERILOG,,Qsys_system_mm_interconnect_0,false
simulation/submodules/Qsys_system_irq_mapper.sv,SYSTEM_VERILOG,,Qsys_system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Qsys_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_router,false
simulation/submodules/Qsys_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_router_001,false
simulation/submodules/Qsys_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_router_002,false
simulation/submodules/Qsys_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/Qsys_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/Qsys_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Qsys_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/Qsys_system_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/Qsys_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/Qsys_system_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Qsys_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Qsys_system.jtag_uart_0,Qsys_system_jtag_uart_0
Qsys_system.nios2_qsys_0,Qsys_system_nios2_qsys_0
Qsys_system.onchip_ram,Qsys_system_onchip_ram
Qsys_system.onchip_rom,Qsys_system_onchip_rom
Qsys_system.pio_key,Qsys_system_pio_key
Qsys_system.pio_led,Qsys_system_pio_led
Qsys_system.sysid_qsys_0,Qsys_system_sysid_qsys_0
Qsys_system.mm_interconnect_0,Qsys_system_mm_interconnect_0
Qsys_system.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
Qsys_system.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
Qsys_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.onchip_ram_s1_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.pio_led_s1_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.pio_key_s1_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.onchip_rom_s1_translator,altera_merlin_slave_translator
Qsys_system.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
Qsys_system.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
Qsys_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.onchip_ram_s1_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.pio_led_s1_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.pio_key_s1_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.onchip_rom_s1_agent,altera_merlin_slave_agent
Qsys_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.onchip_ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.pio_led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.pio_key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.onchip_rom_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_system.mm_interconnect_0.router,Qsys_system_mm_interconnect_0_router
Qsys_system.mm_interconnect_0.router_001,Qsys_system_mm_interconnect_0_router_001
Qsys_system.mm_interconnect_0.router_002,Qsys_system_mm_interconnect_0_router_002
Qsys_system.mm_interconnect_0.router_003,Qsys_system_mm_interconnect_0_router_002
Qsys_system.mm_interconnect_0.router_006,Qsys_system_mm_interconnect_0_router_002
Qsys_system.mm_interconnect_0.router_007,Qsys_system_mm_interconnect_0_router_002
Qsys_system.mm_interconnect_0.router_004,Qsys_system_mm_interconnect_0_router_004
Qsys_system.mm_interconnect_0.router_005,Qsys_system_mm_interconnect_0_router_004
Qsys_system.mm_interconnect_0.router_008,Qsys_system_mm_interconnect_0_router_004
Qsys_system.mm_interconnect_0.nios2_qsys_0_data_master_limiter,altera_merlin_traffic_limiter
Qsys_system.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
Qsys_system.mm_interconnect_0.cmd_demux,Qsys_system_mm_interconnect_0_cmd_demux
Qsys_system.mm_interconnect_0.cmd_demux_001,Qsys_system_mm_interconnect_0_cmd_demux_001
Qsys_system.mm_interconnect_0.cmd_mux,Qsys_system_mm_interconnect_0_cmd_mux
Qsys_system.mm_interconnect_0.cmd_mux_001,Qsys_system_mm_interconnect_0_cmd_mux
Qsys_system.mm_interconnect_0.cmd_mux_004,Qsys_system_mm_interconnect_0_cmd_mux
Qsys_system.mm_interconnect_0.cmd_mux_005,Qsys_system_mm_interconnect_0_cmd_mux
Qsys_system.mm_interconnect_0.cmd_mux_002,Qsys_system_mm_interconnect_0_cmd_mux_002
Qsys_system.mm_interconnect_0.cmd_mux_003,Qsys_system_mm_interconnect_0_cmd_mux_002
Qsys_system.mm_interconnect_0.cmd_mux_006,Qsys_system_mm_interconnect_0_cmd_mux_002
Qsys_system.mm_interconnect_0.rsp_demux,Qsys_system_mm_interconnect_0_rsp_demux
Qsys_system.mm_interconnect_0.rsp_demux_001,Qsys_system_mm_interconnect_0_rsp_demux
Qsys_system.mm_interconnect_0.rsp_demux_004,Qsys_system_mm_interconnect_0_rsp_demux
Qsys_system.mm_interconnect_0.rsp_demux_005,Qsys_system_mm_interconnect_0_rsp_demux
Qsys_system.mm_interconnect_0.rsp_demux_002,Qsys_system_mm_interconnect_0_rsp_demux_002
Qsys_system.mm_interconnect_0.rsp_demux_003,Qsys_system_mm_interconnect_0_rsp_demux_002
Qsys_system.mm_interconnect_0.rsp_demux_006,Qsys_system_mm_interconnect_0_rsp_demux_002
Qsys_system.mm_interconnect_0.rsp_mux,Qsys_system_mm_interconnect_0_rsp_mux
Qsys_system.mm_interconnect_0.rsp_mux_001,Qsys_system_mm_interconnect_0_rsp_mux_001
Qsys_system.mm_interconnect_0.avalon_st_adapter,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.mm_interconnect_0.avalon_st_adapter_001,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.mm_interconnect_0.avalon_st_adapter_002,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.mm_interconnect_0.avalon_st_adapter_003,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.mm_interconnect_0.avalon_st_adapter_004,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.mm_interconnect_0.avalon_st_adapter_005,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.mm_interconnect_0.avalon_st_adapter_006,Qsys_system_mm_interconnect_0_avalon_st_adapter
Qsys_system.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_system.irq_mapper,Qsys_system_irq_mapper
Qsys_system.rst_controller,altera_reset_controller
