

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_x2'
================================================================
* Date:           Sat Sep  3 20:06:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.835 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    27513|    27513|  91.701 us|  91.701 us|  27513|  27513|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_x2_loop_1       |    27512|    27512|     13756|          -|          -|     2|        no|
        | + C_drain_IO_L2_out_x2_loop_2      |    13754|    13754|      1058|          -|          -|    13|        no|
        |  ++ C_drain_IO_L2_out_x2_loop_3    |     1056|     1056|        66|          -|          -|    16|        no|
        |   +++ C_drain_IO_L2_out_x2_loop_4  |       64|       64|         2|          -|          -|    32|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      101|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      118|     -|
|Register             |        -|      -|      106|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      106|      219|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_549_fu_153_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln691_550_fu_165_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln691_551_fu_177_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_135_p2            |         +|   0|  0|   9|           2|           1|
    |ap_condition_193               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state5  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state5  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i_fu_147_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln890_391_fu_159_p2       |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln890_392_fu_171_p2       |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_393_fu_183_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_141_p2           |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 101|          41|          29|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  37|          7|    1|          7|
    |ap_done                                         |   9|          2|    1|          2|
    |c3_V_reg_81                                     |   9|          2|    2|          4|
    |c4_V_reg_92                                     |   9|          2|    4|          8|
    |c5_V_reg_103                                    |   9|          2|    5|         10|
    |c6_V_reg_114                                    |   9|          2|    6|         12|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_x2135_blk_n    |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x2136_blk_n    |   9|          2|    1|          2|
    |fifo_data_2_reg_125                             |   9|          2|   64|        128|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 118|         25|   86|        177|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln691_549_reg_201  |   4|   0|    4|          0|
    |add_ln691_550_reg_209  |   5|   0|    5|          0|
    |add_ln691_551_reg_217  |   6|   0|    6|          0|
    |add_ln691_reg_189      |   2|   0|    2|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |c3_V_reg_81            |   2|   0|    2|          0|
    |c4_V_reg_92            |   4|   0|    4|          0|
    |c5_V_reg_103           |   5|   0|    5|          0|
    |c6_V_reg_114           |   6|   0|    6|          0|
    |cmp_i_i_reg_197        |   1|   0|    1|          0|
    |fifo_data_2_reg_125    |  64|   0|   64|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 106|   0|  106|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_dout       |   in|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_din        |  out|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

