# do LabB_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/RegisterOEN.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterOEN
# 
# Top level modules:
# 	RegisterOEN
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/DecoderN.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DecoderN
# 
# Top level modules:
# 	DecoderN
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/PCAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/imemlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module imemlpm
# 
# Top level modules:
# 	imemlpm
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/instruction_register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module instruction_register
# 
# Top level modules:
# 	instruction_register
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/PC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/Datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/cunit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cunit
# 
# Top level modules:
# 	cunit
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/Hex7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Hex7seg
# 
# Top level modules:
# 	Hex7seg
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/Processor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/LabB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module LabB
# 
# Top level modules:
# 	LabB
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/muxlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module muxlpm
# 
# Top level modules:
# 	muxlpm
# 
vlog -reportprogress 300 -work work /home/thetic/Documents/tces330/LabB/testProcessor.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testProcessor
# 
# Top level modules:
# 	testProcessor
vsim -L 220model_ver -L altera_mf_ver -do LabB_run_msim_rtl_verilog.do -l msim_transcript -i work.testProcessor
# vsim -L 220model_ver -L altera_mf_ver -do LabB_run_msim_rtl_verilog.do -l msim_transcript -i work.testProcessor 
# Loading work.testProcessor
# Loading work.Processor
# Loading work.cunit
# Loading work.PC
# Loading work.PCAdder
# Loading work.muxlpm
# Loading 220model_ver.lpm_mux
# Loading work.instruction_register
# Loading work.controller
# Loading work.imemlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.Datapath
# Loading work.ramlpm
# Loading work.RegisterFile
# Loading work.DecoderN
# Loading work.ALU
# Loading work.RegisterOEN
# do LabB_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/RegisterOEN.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterOEN
# 
# Top level modules:
# 	RegisterOEN
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/DecoderN.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DecoderN
# 
# Top level modules:
# 	DecoderN
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/PCAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/imemlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module imemlpm
# 
# Top level modules:
# 	imemlpm
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/instruction_register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module instruction_register
# 
# Top level modules:
# 	instruction_register
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/PC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/Datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/cunit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cunit
# 
# Top level modules:
# 	cunit
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/Hex7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Hex7seg
# 
# Top level modules:
# 	Hex7seg
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/Processor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/LabB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module LabB
# 
# Top level modules:
# 	LabB
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+/home/thetic/Documents/tces330/LabB {/home/thetic/Documents/tces330/LabB/muxlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module muxlpm
# 
# Top level modules:
# 	muxlpm
# 
add wave -position end  sim:/testProcessor/Clk
add wave -position end  sim:/testProcessor/Reset
add wave -position end  sim:/testProcessor/IR_Out
add wave -position end  sim:/testProcessor/PC_Out
add wave -position end  sim:/testProcessor/StateO
add wave -position end  sim:/testProcessor/ALU_A
add wave -position end  sim:/testProcessor/ALU_B
add wave -position end  sim:/testProcessor/ALU_Out
add wave -position end  sim:/testProcessor/MuxOut
add wave -position end  sim:/testProcessor/RQ0
run
# Time is          0 : Reset = 1 State =  x Reg0 = 0000, MuxOut = 0000
# Time is         10 : Reset = 0 State =  0 Reg0 = 0000, MuxOut = 0000
# Time is         30 : Reset = 0 State =  1 Reg0 = 0000, MuxOut = 0000
# Time is         50 : Reset = 0 State =  2 Reg0 = 0000, MuxOut = 0000
# Time is         70 : Reset = 0 State =  4 Reg0 = 0000, MuxOut = b035
# Time is         90 : Reset = 0 State =  5 Reg0 = 0000, MuxOut = b035
# Time is        110 : Reset = 0 State =  1 Reg0 = b035, MuxOut = 0000
# Time is        130 : Reset = 0 State =  2 Reg0 = b035, MuxOut = 0000
# Time is        150 : Reset = 0 State =  4 Reg0 = b035, MuxOut = 00dc
# Time is        170 : Reset = 0 State =  5 Reg0 = b035, MuxOut = 00dc
# Time is        190 : Reset = 0 State =  1 Reg0 = b035, MuxOut = 0000
# Time is        210 : Reset = 0 State =  2 Reg0 = b035, MuxOut = 0000
# Time is        230 : Reset = 0 State =  4 Reg0 = b035, MuxOut = 10aa
# Time is        250 : Reset = 0 State =  5 Reg0 = b035, MuxOut = 10aa
# Time is        270 : Reset = 0 State =  1 Reg0 = b035, MuxOut = 0000
# Time is        290 : Reset = 0 State =  2 Reg0 = b035, MuxOut = 0000
# Time is        310 : Reset = 0 State =  4 Reg0 = b035, MuxOut = 00e9
# Time is        330 : Reset = 0 State =  5 Reg0 = b035, MuxOut = 00e9
# Time is        350 : Reset = 0 State =  1 Reg0 = b035, MuxOut = 0000
# Time is        370 : Reset = 0 State =  2 Reg0 = b035, MuxOut = xxxx
# Time is        390 : Reset = 0 State =  8 Reg0 = b035, MuxOut = xxxx
# Time is        410 : Reset = 0 State =  1 Reg0 = b035, MuxOut = 0000
# Time is        430 : Reset = 0 State =  2 Reg0 = b035, MuxOut = xxxx
# Time is        450 : Reset = 0 State =  8 Reg0 = b035, MuxOut = xxxx
# Time is        470 : Reset = 0 State =  1 Reg0 = b035, MuxOut = 0000
# Time is        490 : Reset = 0 State =  2 Reg0 = b035, MuxOut = xxxx
# Time is        510 : Reset = 0 State =  7 Reg0 = xxxx, MuxOut = xxxx
# Time is        530 : Reset = 0 State =  1 Reg0 = xxxx, MuxOut = 0000
# Time is        550 : Reset = 0 State =  2 Reg0 = xxxx, MuxOut = 0000
# Time is        570 : Reset = 0 State =  6 Reg0 = xxxx, MuxOut = 0000
# Time is        590 : Reset = 0 State =  1 Reg0 = xxxx, MuxOut = 0000
# Time is        610 : Reset = 0 State =  2 Reg0 = xxxx, MuxOut = 0000
# Time is        630 : Reset = 0 State =  9 Reg0 = xxxx, MuxOut = 0000
# Break in Module testProcessor at /home/thetic/Documents/tces330/LabB/testProcessor.v line 31
