(edif t_serial
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 11 23 23 44 56)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure t_serial.ngc t_serial.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDPE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library t_serial_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell t_serial
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port sys_clk
              (direction INPUT)
            )
            (port uart_rx
              (direction INPUT)
            )
            (port reset_btn
              (direction INPUT)
            )
            (port uart_tx
              (direction OUTPUT)
            )
            (port pmod_1
              (direction OUTPUT)
            )
            (port pmod_2
              (direction OUTPUT)
            )
            (port (array (rename led "led<7:0>") 8)
              (direction OUTPUT))
            (designator "xc7z020-3-clg484")
            (property TYPE (string "t_serial") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:led<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "t_serial_t_serial") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_0
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_1
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_2
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_3
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_4
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_5
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_6
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance state_tx_data_7
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_fsm_state_FSM_FFd1_renamed_1 "state_fsm_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename state_fsm_state_FSM_FFd2_renamed_2 "state_fsm_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_11__ "basic_uart_inst/Mcount_sample_counter_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_10__ "basic_uart_inst/Mcount_sample_counter_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_10__ "basic_uart_inst/Mcount_sample_counter_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_9__ "basic_uart_inst/Mcount_sample_counter_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_9__ "basic_uart_inst/Mcount_sample_counter_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_8__ "basic_uart_inst/Mcount_sample_counter_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_8__ "basic_uart_inst/Mcount_sample_counter_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_7__ "basic_uart_inst/Mcount_sample_counter_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_7__ "basic_uart_inst/Mcount_sample_counter_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_6__ "basic_uart_inst/Mcount_sample_counter_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_6__ "basic_uart_inst/Mcount_sample_counter_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_5__ "basic_uart_inst/Mcount_sample_counter_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_5__ "basic_uart_inst/Mcount_sample_counter_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_4__ "basic_uart_inst/Mcount_sample_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_4__ "basic_uart_inst/Mcount_sample_counter_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_3__ "basic_uart_inst/Mcount_sample_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_3__ "basic_uart_inst/Mcount_sample_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_2__ "basic_uart_inst/Mcount_sample_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_2__ "basic_uart_inst/Mcount_sample_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_1__ "basic_uart_inst/Mcount_sample_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_1__ "basic_uart_inst/Mcount_sample_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_0__ "basic_uart_inst/Mcount_sample_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_0__ "basic_uart_inst/Mcount_sample_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_counter_3 "basic_uart_inst/rx_state_counter_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_counter_2 "basic_uart_inst/rx_state_counter_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_counter_1 "basic_uart_inst/rx_state_counter_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_counter_0 "basic_uart_inst/rx_state_counter_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_nbits_3 "basic_uart_inst/rx_state_nbits_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_nbits_2 "basic_uart_inst/rx_state_nbits_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_nbits_1 "basic_uart_inst/rx_state_nbits_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_nbits_0 "basic_uart_inst/rx_state_nbits_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_counter_3 "basic_uart_inst/tx_state_counter_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_counter_2 "basic_uart_inst/tx_state_counter_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_counter_1 "basic_uart_inst/tx_state_counter_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_counter_0 "basic_uart_inst/tx_state_counter_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_11 "basic_uart_inst/sample_counter_11")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_10 "basic_uart_inst/sample_counter_10")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_9 "basic_uart_inst/sample_counter_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_8 "basic_uart_inst/sample_counter_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_7 "basic_uart_inst/sample_counter_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_6 "basic_uart_inst/sample_counter_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_5 "basic_uart_inst/sample_counter_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_4 "basic_uart_inst/sample_counter_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_3 "basic_uart_inst/sample_counter_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_2 "basic_uart_inst/sample_counter_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_1 "basic_uart_inst/sample_counter_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_counter_0 "basic_uart_inst/sample_counter_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_nbits_3 "basic_uart_inst/tx_state_nbits_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_nbits_2 "basic_uart_inst/tx_state_nbits_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_nbits_1 "basic_uart_inst/tx_state_nbits_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_nbits_0 "basic_uart_inst/tx_state_nbits_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_8 "basic_uart_inst/tx_state_bits_8")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_7 "basic_uart_inst/tx_state_bits_7")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_6 "basic_uart_inst/tx_state_bits_6")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_5 "basic_uart_inst/tx_state_bits_5")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_4 "basic_uart_inst/tx_state_bits_4")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_3 "basic_uart_inst/tx_state_bits_3")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_2 "basic_uart_inst/tx_state_bits_2")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_1 "basic_uart_inst/tx_state_bits_1")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_bits_0 "basic_uart_inst/tx_state_bits_0")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_enable_renamed_3 "basic_uart_inst/rx_state_enable")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_7 "basic_uart_inst/rx_state_bits_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_6 "basic_uart_inst/rx_state_bits_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_5 "basic_uart_inst/rx_state_bits_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_4 "basic_uart_inst/rx_state_bits_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_3 "basic_uart_inst/rx_state_bits_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_2 "basic_uart_inst/rx_state_bits_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_1 "basic_uart_inst/rx_state_bits_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_bits_0 "basic_uart_inst/rx_state_bits_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_fsm_state_renamed_4 "basic_uart_inst/rx_state_fsm_state")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_sample_renamed_5 "basic_uart_inst/sample")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_fsm_state_FSM_FFd2_In11 "state_fsm_state_FSM_FFd2-In11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___state_fsm_state_FSM_FFd2-In11") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename state_fsm_state_FSM_FFd1_In1 "state_fsm_state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_tx_state_counter_xor_3_11 "basic_uart_inst/Mcount_tx_state_counter_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___basic_uart_inst/Mcount_tx_state_counter_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_nbits_xor_3_11 "basic_uart_inst/Mcount_rx_state_nbits_xor<3>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___basic_uart_inst/Mcount_rx_state_nbits_xor<3>11") (owner "Xilinx"))
              (property INIT (string "28888888") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_tx_state_counter_xor_2_11 "basic_uart_inst/Mcount_tx_state_counter_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___basic_uart_inst/Mcount_tx_state_counter_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_counter_xor_2_11 "basic_uart_inst/Mcount_rx_state_counter_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___basic_uart_inst/Mcount_rx_state_counter_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_nbits_xor_1_11 "basic_uart_inst/Mcount_rx_state_nbits_xor<1>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___basic_uart_inst/Mcount_rx_state_nbits_xor<1>11") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_counter_xor_3_11 "basic_uart_inst/Mcount_rx_state_counter_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___basic_uart_inst/Mcount_rx_state_counter_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_nbits_xor_2_11 "basic_uart_inst/Mcount_rx_state_nbits_xor<2>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___basic_uart_inst/Mcount_rx_state_nbits_xor<3>11") (owner "Xilinx"))
              (property INIT (string "2888") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n0176_inv1 "basic_uart_inst/_n0176_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDFFFFFF0000FFFF") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n0199_inv2 "basic_uart_inst/_n0199_inv2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200FFFF0000FFFF") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n0199_inv11 "basic_uart_inst/_n0199_inv11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00100000") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n0219_inv1 "basic_uart_inst/_n0219_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_nbits_xor_0_11 "basic_uart_inst/Mcount_rx_state_nbits_xor<0>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___basic_uart_inst/Mcount_rx_state_nbits_xor<1>11") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_tx_state_counter_xor_1_11 "basic_uart_inst/Mcount_tx_state_counter_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_counter_xor_1_11 "basic_uart_inst/Mcount_rx_state_counter_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits11 "basic_uart_inst/Mmux_rx_state_next_bits11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___basic_uart_inst/Mmux_rx_state_next_bits11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits21 "basic_uart_inst/Mmux_rx_state_next_bits21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___basic_uart_inst/Mmux_rx_state_next_bits21") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits31 "basic_uart_inst/Mmux_rx_state_next_bits31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___basic_uart_inst/Mmux_rx_state_next_bits21") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits41 "basic_uart_inst/Mmux_rx_state_next_bits41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___basic_uart_inst/Mmux_rx_state_next_bits41") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits51 "basic_uart_inst/Mmux_rx_state_next_bits51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___basic_uart_inst/Mmux_rx_state_next_bits41") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits61 "basic_uart_inst/Mmux_rx_state_next_bits61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___basic_uart_inst/Mmux_rx_state_next_bits61") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_bits71 "basic_uart_inst/Mmux_rx_state_next_bits71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___basic_uart_inst/Mmux_rx_state_next_bits61") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_rx_state_next_bits_7_1 "basic_uart_inst/rx_state_next_bits<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___basic_uart_inst/Mmux_rx_state_next_bits11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_rx_state_next_fsm_state11 "basic_uart_inst/Mmux_rx_state_next_fsm_state11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___basic_uart_inst/Mmux_rx_state_next_fsm_state11") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n01511 "basic_uart_inst/_n01511")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___basic_uart_inst/Mmux_rx_state_next_fsm_state11") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6 "basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2 "basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_3 "basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>3")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>3") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename uart_rx_IBUF_renamed_7 "uart_rx_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_btn_IBUF_renamed_8 "reset_btn_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance uart_tx_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pmod_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pmod_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_10__rt_renamed_9 "basic_uart_inst/Mcount_sample_counter_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_9__rt_renamed_10 "basic_uart_inst/Mcount_sample_counter_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_8__rt_renamed_11 "basic_uart_inst/Mcount_sample_counter_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_7__rt_renamed_12 "basic_uart_inst/Mcount_sample_counter_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_6__rt_renamed_13 "basic_uart_inst/Mcount_sample_counter_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_5__rt_renamed_14 "basic_uart_inst/Mcount_sample_counter_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_4__rt_renamed_15 "basic_uart_inst/Mcount_sample_counter_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_3__rt_renamed_16 "basic_uart_inst/Mcount_sample_counter_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_2__rt_renamed_17 "basic_uart_inst/Mcount_sample_counter_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_cy_1__rt_renamed_18 "basic_uart_inst/Mcount_sample_counter_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_xor_11__rt_renamed_19 "basic_uart_inst/Mcount_sample_counter_xor<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_ready_renamed_20 "basic_uart_inst/tx_state_ready")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_111 "basic_uart_inst/Mcount_sample_counter_eqn_111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_101 "basic_uart_inst/Mcount_sample_counter_eqn_101")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_91 "basic_uart_inst/Mcount_sample_counter_eqn_91")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_81 "basic_uart_inst/Mcount_sample_counter_eqn_81")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_71 "basic_uart_inst/Mcount_sample_counter_eqn_71")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_61 "basic_uart_inst/Mcount_sample_counter_eqn_61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_51 "basic_uart_inst/Mcount_sample_counter_eqn_51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_41 "basic_uart_inst/Mcount_sample_counter_eqn_41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_31 "basic_uart_inst/Mcount_sample_counter_eqn_31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_21 "basic_uart_inst/Mcount_sample_counter_eqn_21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_11_renamed_21 "basic_uart_inst/Mcount_sample_counter_eqn_11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits221 "basic_uart_inst/Mmux_tx_state_next_bits221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFF00010001") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n01531 "basic_uart_inst/_n01531")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___basic_uart_inst/_n01531") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst__n0168_inv1 "basic_uart_inst/_n0168_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF80000000") (owner "Xilinx"))
            )
            (instance (rename state_fsm_state_FSM_FFd2_In1_renamed_22 "state_fsm_state_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___state_fsm_state_FSM_FFd2-In11") (owner "Xilinx"))
              (property INIT (string "2722") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_nbits41 "basic_uart_inst/Mmux_tx_state_next_nbits41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEA44444440") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_nbits31 "basic_uart_inst/Mmux_tx_state_next_nbits31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___basic_uart_inst/Mmux_tx_state_next_nbits31") (owner "Xilinx"))
              (property INIT (string "44414440") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_nbits11 "basic_uart_inst/Mmux_tx_state_next_nbits11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___basic_uart_inst/Mmux_tx_state_next_nbits31") (owner "Xilinx"))
              (property INIT (string "11111110") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits91 "basic_uart_inst/Mmux_tx_state_next_bits91")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BF") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_eqn_01 "basic_uart_inst/Mcount_sample_counter_eqn_01")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>3") (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits21 "basic_uart_inst/Mmux_tx_state_next_bits21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits41 "basic_uart_inst/Mmux_tx_state_next_bits41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits31 "basic_uart_inst/Mmux_tx_state_next_bits31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits51 "basic_uart_inst/Mmux_tx_state_next_bits51")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits61 "basic_uart_inst/Mmux_tx_state_next_bits61")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits71 "basic_uart_inst/Mmux_tx_state_next_bits71")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___basic_uart_inst/_n01531") (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits81 "basic_uart_inst/Mmux_tx_state_next_bits81")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___basic_uart_inst/Mmux_tx_state_next_bits81") (owner "Xilinx"))
              (property INIT (string "FFCA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_bits11 "basic_uart_inst/Mmux_tx_state_next_bits11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___basic_uart_inst/Mmux_tx_state_next_bits81") (owner "Xilinx"))
              (property INIT (string "F2") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_ready_rstpot_SW1 "basic_uart_inst/tx_state_ready_rstpot_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFDFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_tx_state_ready_rstpot_renamed_23 "basic_uart_inst/tx_state_ready_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00004000AAAAEAAA") (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mmux_tx_state_next_nbits21 "basic_uart_inst/Mmux_tx_state_next_nbits21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EBEBEBEA41414140") (owner "Xilinx"))
            )
            (instance (rename sys_clk_BUFGP_renamed_24 "sys_clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_sample_counter_lut_0__INV_0 "basic_uart_inst/Mcount_sample_counter_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance reset1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_tx_state_counter_xor_0_11_INV_0 "basic_uart_inst/Mcount_tx_state_counter_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename basic_uart_inst_Mcount_rx_state_counter_xor_0_11_INV_0 "basic_uart_inst/Mcount_rx_state_counter_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net sys_clk_BUFGP
              (joined
                (portRef C (instanceRef state_tx_data_0))
                (portRef C (instanceRef state_tx_data_1))
                (portRef C (instanceRef state_tx_data_2))
                (portRef C (instanceRef state_tx_data_3))
                (portRef C (instanceRef state_tx_data_4))
                (portRef C (instanceRef state_tx_data_5))
                (portRef C (instanceRef state_tx_data_6))
                (portRef C (instanceRef state_tx_data_7))
                (portRef C (instanceRef state_fsm_state_FSM_FFd1_renamed_1))
                (portRef C (instanceRef state_fsm_state_FSM_FFd2_renamed_2))
                (portRef C (instanceRef basic_uart_inst_sample_renamed_5))
                (portRef C (instanceRef basic_uart_inst_rx_state_fsm_state_renamed_4))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_0))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_1))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_2))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_3))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_4))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_5))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_6))
                (portRef C (instanceRef basic_uart_inst_rx_state_bits_7))
                (portRef C (instanceRef basic_uart_inst_rx_state_enable_renamed_3))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_0))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_1))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_2))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_3))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_4))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_5))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_6))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_7))
                (portRef C (instanceRef basic_uart_inst_tx_state_bits_8))
                (portRef C (instanceRef basic_uart_inst_tx_state_nbits_0))
                (portRef C (instanceRef basic_uart_inst_tx_state_nbits_1))
                (portRef C (instanceRef basic_uart_inst_tx_state_nbits_2))
                (portRef C (instanceRef basic_uart_inst_tx_state_nbits_3))
                (portRef C (instanceRef basic_uart_inst_sample_counter_0))
                (portRef C (instanceRef basic_uart_inst_sample_counter_1))
                (portRef C (instanceRef basic_uart_inst_sample_counter_2))
                (portRef C (instanceRef basic_uart_inst_sample_counter_3))
                (portRef C (instanceRef basic_uart_inst_sample_counter_4))
                (portRef C (instanceRef basic_uart_inst_sample_counter_5))
                (portRef C (instanceRef basic_uart_inst_sample_counter_6))
                (portRef C (instanceRef basic_uart_inst_sample_counter_7))
                (portRef C (instanceRef basic_uart_inst_sample_counter_8))
                (portRef C (instanceRef basic_uart_inst_sample_counter_9))
                (portRef C (instanceRef basic_uart_inst_sample_counter_10))
                (portRef C (instanceRef basic_uart_inst_sample_counter_11))
                (portRef C (instanceRef basic_uart_inst_tx_state_counter_0))
                (portRef C (instanceRef basic_uart_inst_tx_state_counter_1))
                (portRef C (instanceRef basic_uart_inst_tx_state_counter_2))
                (portRef C (instanceRef basic_uart_inst_tx_state_counter_3))
                (portRef C (instanceRef basic_uart_inst_rx_state_nbits_0))
                (portRef C (instanceRef basic_uart_inst_rx_state_nbits_1))
                (portRef C (instanceRef basic_uart_inst_rx_state_nbits_2))
                (portRef C (instanceRef basic_uart_inst_rx_state_nbits_3))
                (portRef C (instanceRef basic_uart_inst_rx_state_counter_0))
                (portRef C (instanceRef basic_uart_inst_rx_state_counter_1))
                (portRef C (instanceRef basic_uart_inst_rx_state_counter_2))
                (portRef C (instanceRef basic_uart_inst_rx_state_counter_3))
                (portRef C (instanceRef basic_uart_inst_tx_state_ready_renamed_20))
                (portRef O (instanceRef sys_clk_BUFGP_renamed_24))
              )
            )
            (net uart_rx_IBUF
              (joined
                (portRef I1 (instanceRef basic_uart_inst_rx_state_next_bits_7_1))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_fsm_state11))
                (portRef O (instanceRef uart_rx_IBUF_renamed_7))
              )
            )
            (net reset_btn_IBUF
              (joined
                (portRef I1 (instanceRef basic_uart_inst__n0219_inv1))
                (portRef I0 (instanceRef basic_uart_inst__n01511))
                (portRef O (instanceRef reset_btn_IBUF_renamed_8))
                (portRef I0 (instanceRef basic_uart_inst__n01531))
                (portRef I (instanceRef reset1_INV_0))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_7_ "basic_uart_inst/rx_state_bits<7>")
              (joined
                (portRef D (instanceRef state_tx_data_7))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_7))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits71))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_6_ "basic_uart_inst/rx_state_bits<6>")
              (joined
                (portRef D (instanceRef state_tx_data_6))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_6))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits61))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_5_ "basic_uart_inst/rx_state_bits<5>")
              (joined
                (portRef D (instanceRef state_tx_data_5))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_5))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits51))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_4_ "basic_uart_inst/rx_state_bits<4>")
              (joined
                (portRef D (instanceRef state_tx_data_4))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_4))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits41))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_3_ "basic_uart_inst/rx_state_bits<3>")
              (joined
                (portRef D (instanceRef state_tx_data_3))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_3))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits31))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_2_ "basic_uart_inst/rx_state_bits<2>")
              (joined
                (portRef D (instanceRef state_tx_data_2))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_2))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits21))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_1_ "basic_uart_inst/rx_state_bits<1>")
              (joined
                (portRef D (instanceRef state_tx_data_1))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_1))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits11))
              )
            )
            (net (rename basic_uart_inst_rx_state_bits_0_ "basic_uart_inst/rx_state_bits<0>")
              (joined
                (portRef D (instanceRef state_tx_data_0))
                (portRef Q (instanceRef basic_uart_inst_rx_state_bits_0))
              )
            )
            (net (rename basic_uart_inst_rx_state_enable "basic_uart_inst/rx_state_enable")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_enable_renamed_3))
                (portRef I2 (instanceRef state_fsm_state_FSM_FFd2_In11))
                (portRef I3 (instanceRef state_fsm_state_FSM_FFd2_In1_renamed_22))
              )
            )
            (net (rename basic_uart_inst_tx_state_ready "basic_uart_inst/tx_state_ready")
              (joined
                (portRef I0 (instanceRef state_fsm_state_FSM_FFd1_In1))
                (portRef I (instanceRef pmod_2_OBUF))
                (portRef Q (instanceRef basic_uart_inst_tx_state_ready_renamed_20))
                (portRef I1 (instanceRef basic_uart_inst__n01531))
                (portRef I5 (instanceRef basic_uart_inst__n0168_inv1))
                (portRef I1 (instanceRef state_fsm_state_FSM_FFd2_In1_renamed_22))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits31))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits11))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits91))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits11))
                (portRef I0 (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
                (portRef I5 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits21))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits41))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits31))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits51))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits61))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits71))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits81))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_0_ "basic_uart_inst/tx_state_bits<0>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_0))
                (portRef I (instanceRef uart_tx_OBUF))
              )
            )
            (net state_fsm_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef state_fsm_state_FSM_FFd1_renamed_1))
                (portRef I0 (instanceRef state_fsm_state_FSM_FFd2_In11))
                (portRef I2 (instanceRef state_fsm_state_FSM_FFd1_In1))
                (portRef I (instanceRef pmod_1_OBUF))
                (portRef I2 (instanceRef state_fsm_state_FSM_FFd2_In1_renamed_22))
                (portRef I5 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits91))
                (portRef I5 (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
                (portRef I5 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
                (portRef I4 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
              )
            )
            (net state_fsm_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef state_fsm_state_FSM_FFd2_renamed_2))
                (portRef I1 (instanceRef state_fsm_state_FSM_FFd2_In11))
                (portRef I1 (instanceRef state_fsm_state_FSM_FFd1_In1))
                (portRef I0 (instanceRef state_fsm_state_FSM_FFd2_In1_renamed_22))
              )
            )
            (net (rename state_tx_data_7_ "state_tx_data<7>")
              (joined
                (portRef Q (instanceRef state_tx_data_7))
                (portRef I (instanceRef led_7_OBUF))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits91))
              )
            )
            (net (rename state_tx_data_6_ "state_tx_data<6>")
              (joined
                (portRef Q (instanceRef state_tx_data_6))
                (portRef I (instanceRef led_6_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits81))
              )
            )
            (net (rename state_tx_data_5_ "state_tx_data<5>")
              (joined
                (portRef Q (instanceRef state_tx_data_5))
                (portRef I (instanceRef led_5_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits71))
              )
            )
            (net (rename state_tx_data_4_ "state_tx_data<4>")
              (joined
                (portRef Q (instanceRef state_tx_data_4))
                (portRef I (instanceRef led_4_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits61))
              )
            )
            (net (rename state_tx_data_3_ "state_tx_data<3>")
              (joined
                (portRef Q (instanceRef state_tx_data_3))
                (portRef I (instanceRef led_3_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits51))
              )
            )
            (net (rename state_tx_data_2_ "state_tx_data<2>")
              (joined
                (portRef Q (instanceRef state_tx_data_2))
                (portRef I (instanceRef led_2_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits41))
              )
            )
            (net (rename state_tx_data_1_ "state_tx_data<1>")
              (joined
                (portRef Q (instanceRef state_tx_data_1))
                (portRef I (instanceRef led_1_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits31))
              )
            )
            (net (rename state_tx_data_0_ "state_tx_data<0>")
              (joined
                (portRef Q (instanceRef state_tx_data_0))
                (portRef I (instanceRef led_0_OBUF))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits21))
              )
            )
            (net reset
              (joined
                (portRef CLR (instanceRef state_tx_data_0))
                (portRef CLR (instanceRef state_tx_data_1))
                (portRef CLR (instanceRef state_tx_data_2))
                (portRef CLR (instanceRef state_tx_data_3))
                (portRef CLR (instanceRef state_tx_data_4))
                (portRef CLR (instanceRef state_tx_data_5))
                (portRef CLR (instanceRef state_tx_data_6))
                (portRef CLR (instanceRef state_tx_data_7))
                (portRef CLR (instanceRef state_fsm_state_FSM_FFd2_renamed_2))
                (portRef CLR (instanceRef state_fsm_state_FSM_FFd1_renamed_1))
                (portRef CLR (instanceRef basic_uart_inst_sample_renamed_5))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_fsm_state_renamed_4))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_0))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_1))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_2))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_3))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_4))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_5))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_6))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_bits_7))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_enable_renamed_3))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_0))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_1))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_2))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_3))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_4))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_5))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_6))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_7))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_bits_8))
                (portRef CLR (instanceRef basic_uart_inst_tx_state_nbits_0))
                (portRef CLR (instanceRef basic_uart_inst_tx_state_nbits_1))
                (portRef CLR (instanceRef basic_uart_inst_tx_state_nbits_2))
                (portRef CLR (instanceRef basic_uart_inst_tx_state_nbits_3))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_0))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_1))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_2))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_3))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_4))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_5))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_6))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_7))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_8))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_9))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_10))
                (portRef CLR (instanceRef basic_uart_inst_sample_counter_11))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_nbits_0))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_nbits_1))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_nbits_2))
                (portRef CLR (instanceRef basic_uart_inst_rx_state_nbits_3))
                (portRef PRE (instanceRef basic_uart_inst_tx_state_ready_renamed_20))
                (portRef O (instanceRef reset1_INV_0))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_0__))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_0__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_0__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_1__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_2__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_3__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_4__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_5__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_6__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_7__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_8__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_9__))
                (portRef DI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_10__))
              )
            )
            (net (rename state_fsm_state_FSM_FFd2_In "state_fsm_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef state_fsm_state_FSM_FFd2_renamed_2))
                (portRef O (instanceRef state_fsm_state_FSM_FFd2_In1_renamed_22))
              )
            )
            (net (rename state_fsm_state_FSM_FFd1_In "state_fsm_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef state_fsm_state_FSM_FFd1_renamed_1))
                (portRef O (instanceRef state_fsm_state_FSM_FFd1_In1))
              )
            )
            (net (rename state_fsm_state_FSM_FFd2_In1 "state_fsm_state_FSM_FFd2-In1")
              (joined
                (portRef CE (instanceRef state_tx_data_0))
                (portRef CE (instanceRef state_tx_data_1))
                (portRef CE (instanceRef state_tx_data_2))
                (portRef CE (instanceRef state_tx_data_3))
                (portRef CE (instanceRef state_tx_data_4))
                (portRef CE (instanceRef state_tx_data_5))
                (portRef CE (instanceRef state_tx_data_6))
                (portRef CE (instanceRef state_tx_data_7))
                (portRef O (instanceRef state_fsm_state_FSM_FFd2_In11))
              )
            )
            (net (rename basic_uart_inst__n0199_inv1 "basic_uart_inst/_n0199_inv1")
              (joined
                (portRef O (instanceRef basic_uart_inst__n0199_inv11))
                (portRef I5 (instanceRef basic_uart_inst__n0176_inv1))
                (portRef I5 (instanceRef basic_uart_inst__n0199_inv2))
              )
            )
            (net (rename basic_uart_inst_Mmux_tx_state_next_bits22 "basic_uart_inst/Mmux_tx_state_next_bits22")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits21))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits41))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits31))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits51))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits61))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits71))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits81))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits11))
              )
            )
            (net (rename basic_uart_inst_tx_state_counter_3_ "basic_uart_inst/tx_state_counter<3>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_counter_3))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_3_11))
                (portRef I4 (instanceRef basic_uart_inst__n0168_inv1))
                (portRef I5 (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
              )
            )
            (net (rename basic_uart_inst_tx_state_counter_2_ "basic_uart_inst/tx_state_counter<2>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_counter_2))
                (portRef I3 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_3_11))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_2_11))
                (portRef I1 (instanceRef basic_uart_inst__n0168_inv1))
                (portRef I0 (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
              )
            )
            (net (rename basic_uart_inst_tx_state_counter_1_ "basic_uart_inst/tx_state_counter<1>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_counter_1))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_3_11))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_2_11))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_1_11))
                (portRef I3 (instanceRef basic_uart_inst__n0168_inv1))
                (portRef I1 (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
              )
            )
            (net (rename basic_uart_inst_tx_state_counter_0_ "basic_uart_inst/tx_state_counter<0>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_counter_0))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_3_11))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_2_11))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_1_11))
                (portRef I2 (instanceRef basic_uart_inst__n0168_inv1))
                (portRef I3 (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
                (portRef I (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_0_11_INV_0))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_10_ "basic_uart_inst/Mcount_sample_counter_cy<10>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_10__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_11__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_9_ "basic_uart_inst/Mcount_sample_counter_cy<9>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_9__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_10__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_10__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_8_ "basic_uart_inst/Mcount_sample_counter_cy<8>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_8__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_9__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_9__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_7_ "basic_uart_inst/Mcount_sample_counter_cy<7>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_7__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_8__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_8__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_6_ "basic_uart_inst/Mcount_sample_counter_cy<6>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_6__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_7__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_7__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_5_ "basic_uart_inst/Mcount_sample_counter_cy<5>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_5__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_6__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_6__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_4_ "basic_uart_inst/Mcount_sample_counter_cy<4>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_4__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_5__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_5__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_3_ "basic_uart_inst/Mcount_sample_counter_cy<3>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_3__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_4__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_4__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_2_ "basic_uart_inst/Mcount_sample_counter_cy<2>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_2__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_3__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_3__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_1_ "basic_uart_inst/Mcount_sample_counter_cy<1>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_1__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_2__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_2__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_0_ "basic_uart_inst/Mcount_sample_counter_cy<0>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_0__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_cy_1__))
                (portRef CI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_1__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_lut_0_ "basic_uart_inst/Mcount_sample_counter_lut<0>")
              (joined
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_0__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_0__))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_lut_0__INV_0))
              )
            )
            (net (rename basic_uart_inst_rx_state_counter_3_ "basic_uart_inst/rx_state_counter<3>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_counter_3))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_3_11))
                (portRef I4 (instanceRef basic_uart_inst__n0199_inv11))
              )
            )
            (net (rename basic_uart_inst_rx_state_counter_2_ "basic_uart_inst/rx_state_counter<2>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_counter_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_2_11))
                (portRef I3 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_3_11))
                (portRef I3 (instanceRef basic_uart_inst__n0199_inv11))
              )
            )
            (net (rename basic_uart_inst_rx_state_counter_1_ "basic_uart_inst/rx_state_counter<1>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_counter_1))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_2_11))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_3_11))
                (portRef I1 (instanceRef basic_uart_inst__n0199_inv11))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_1_11))
              )
            )
            (net (rename basic_uart_inst_rx_state_counter_0_ "basic_uart_inst/rx_state_counter<0>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_counter_0))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_2_11))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_3_11))
                (portRef I0 (instanceRef basic_uart_inst__n0199_inv11))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_1_11))
                (portRef I (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_0_11_INV_0))
              )
            )
            (net (rename basic_uart_inst_tx_state_nbits_0_ "basic_uart_inst/tx_state_nbits<0>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_nbits_0))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits31))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits11))
                (portRef I2 (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
              )
            )
            (net (rename basic_uart_inst_Result_3_2 "basic_uart_inst/Result<3>2")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_counter_3))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_3_11))
              )
            )
            (net (rename basic_uart_inst_Result_2_2 "basic_uart_inst/Result<2>2")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_counter_2))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_2_11))
              )
            )
            (net (rename basic_uart_inst_Result_1_2 "basic_uart_inst/Result<1>2")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_counter_1))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_1_11))
              )
            )
            (net (rename basic_uart_inst_Result_0_2 "basic_uart_inst/Result<0>2")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_counter_0))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_counter_xor_0_11_INV_0))
              )
            )
            (net (rename basic_uart_inst_Mcount_rx_state_nbits3 "basic_uart_inst/Mcount_rx_state_nbits3")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_nbits_3))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_3_11))
              )
            )
            (net (rename basic_uart_inst_Mcount_rx_state_nbits2 "basic_uart_inst/Mcount_rx_state_nbits2")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_nbits_2))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_2_11))
              )
            )
            (net (rename basic_uart_inst_Mcount_rx_state_nbits1 "basic_uart_inst/Mcount_rx_state_nbits1")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_nbits_1))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_1_11))
              )
            )
            (net (rename basic_uart_inst_Mcount_rx_state_nbits "basic_uart_inst/Mcount_rx_state_nbits")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_nbits_0))
                (portRef O (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_0_11))
              )
            )
            (net (rename basic_uart_inst_rx_state_fsm_state "basic_uart_inst/rx_state_fsm_state")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_fsm_state_renamed_4))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_3_11))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_1_11))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_2_11))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_0_11))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits11))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits21))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits31))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits41))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits51))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits61))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_bits71))
                (portRef I0 (instanceRef basic_uart_inst_rx_state_next_bits_7_1))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_rx_state_next_fsm_state11))
                (portRef I1 (instanceRef basic_uart_inst__n01511))
                (portRef I4 (instanceRef basic_uart_inst__n0176_inv1))
                (portRef I4 (instanceRef basic_uart_inst__n0199_inv2))
              )
            )
            (net (rename basic_uart_inst_Result_3_1 "basic_uart_inst/Result<3>1")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_counter_3))
                (portRef O (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_3_11))
              )
            )
            (net (rename basic_uart_inst_Result_2_1 "basic_uart_inst/Result<2>1")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_counter_2))
                (portRef O (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_2_11))
              )
            )
            (net (rename basic_uart_inst_Result_1_1 "basic_uart_inst/Result<1>1")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_counter_1))
                (portRef O (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_1_11))
              )
            )
            (net (rename basic_uart_inst_Result_0_1 "basic_uart_inst/Result<0>1")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_counter_0))
                (portRef O (instanceRef basic_uart_inst_Mcount_tx_state_counter_xor_0_11_INV_0))
              )
            )
            (net (rename basic_uart_inst__n0219_inv "basic_uart_inst/_n0219_inv")
              (joined
                (portRef CE (instanceRef basic_uart_inst_tx_state_counter_0))
                (portRef CE (instanceRef basic_uart_inst_tx_state_counter_1))
                (portRef CE (instanceRef basic_uart_inst_tx_state_counter_2))
                (portRef CE (instanceRef basic_uart_inst_tx_state_counter_3))
                (portRef CE (instanceRef basic_uart_inst_rx_state_counter_0))
                (portRef CE (instanceRef basic_uart_inst_rx_state_counter_1))
                (portRef CE (instanceRef basic_uart_inst_rx_state_counter_2))
                (portRef CE (instanceRef basic_uart_inst_rx_state_counter_3))
                (portRef O (instanceRef basic_uart_inst__n0219_inv1))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_11 "basic_uart_inst/Mcount_sample_counter_eqn_11")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_11))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_111))
              )
            )
            (net (rename basic_uart_inst_Result_11_ "basic_uart_inst/Result<11>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_11__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_111))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_10 "basic_uart_inst/Mcount_sample_counter_eqn_10")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_10))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_101))
              )
            )
            (net (rename basic_uart_inst_Result_10_ "basic_uart_inst/Result<10>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_10__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_101))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_9 "basic_uart_inst/Mcount_sample_counter_eqn_9")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_9))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_91))
              )
            )
            (net (rename basic_uart_inst_Result_9_ "basic_uart_inst/Result<9>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_9__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_91))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_8 "basic_uart_inst/Mcount_sample_counter_eqn_8")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_8))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_81))
              )
            )
            (net (rename basic_uart_inst_Result_8_ "basic_uart_inst/Result<8>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_8__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_81))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_7 "basic_uart_inst/Mcount_sample_counter_eqn_7")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_7))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_71))
              )
            )
            (net (rename basic_uart_inst_Result_7_ "basic_uart_inst/Result<7>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_7__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_71))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_6 "basic_uart_inst/Mcount_sample_counter_eqn_6")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_6))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_61))
              )
            )
            (net (rename basic_uart_inst_Result_6_ "basic_uart_inst/Result<6>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_6__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_61))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_5 "basic_uart_inst/Mcount_sample_counter_eqn_5")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_5))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_51))
              )
            )
            (net (rename basic_uart_inst_Result_5_ "basic_uart_inst/Result<5>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_5__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_51))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_4 "basic_uart_inst/Mcount_sample_counter_eqn_4")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_4))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_41))
              )
            )
            (net (rename basic_uart_inst_Result_4_ "basic_uart_inst/Result<4>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_4__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_41))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_3 "basic_uart_inst/Mcount_sample_counter_eqn_3")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_3))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_31))
              )
            )
            (net (rename basic_uart_inst_Result_3_ "basic_uart_inst/Result<3>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_3__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_31))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_2 "basic_uart_inst/Mcount_sample_counter_eqn_2")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_2))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_21))
              )
            )
            (net (rename basic_uart_inst_Result_2_ "basic_uart_inst/Result<2>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_2__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_21))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_1 "basic_uart_inst/Mcount_sample_counter_eqn_1")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_1))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_11_renamed_21))
              )
            )
            (net (rename basic_uart_inst_Result_1_ "basic_uart_inst/Result<1>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_1__))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_11_renamed_21))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_eqn_0 "basic_uart_inst/Mcount_sample_counter_eqn_0")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_counter_0))
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_01))
              )
            )
            (net (rename basic_uart_inst_Result_0_ "basic_uart_inst/Result<0>")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_0__))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_01))
              )
            )
            (net (rename basic_uart_inst__n0168_inv "basic_uart_inst/_n0168_inv")
              (joined
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_0))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_1))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_2))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_3))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_4))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_5))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_6))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_7))
                (portRef CE (instanceRef basic_uart_inst_tx_state_bits_8))
                (portRef CE (instanceRef basic_uart_inst_tx_state_nbits_0))
                (portRef CE (instanceRef basic_uart_inst_tx_state_nbits_1))
                (portRef CE (instanceRef basic_uart_inst_tx_state_nbits_2))
                (portRef CE (instanceRef basic_uart_inst_tx_state_nbits_3))
                (portRef O (instanceRef basic_uart_inst__n0168_inv1))
              )
            )
            (net (rename basic_uart_inst__n0176_inv "basic_uart_inst/_n0176_inv")
              (joined
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_0))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_1))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_2))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_3))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_4))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_5))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_6))
                (portRef CE (instanceRef basic_uart_inst_rx_state_bits_7))
                (portRef CE (instanceRef basic_uart_inst_rx_state_nbits_0))
                (portRef CE (instanceRef basic_uart_inst_rx_state_nbits_1))
                (portRef CE (instanceRef basic_uart_inst_rx_state_nbits_2))
                (portRef CE (instanceRef basic_uart_inst_rx_state_nbits_3))
                (portRef O (instanceRef basic_uart_inst__n0176_inv1))
              )
            )
            (net (rename basic_uart_inst__n0199_inv "basic_uart_inst/_n0199_inv")
              (joined
                (portRef CE (instanceRef basic_uart_inst_rx_state_fsm_state_renamed_4))
                (portRef CE (instanceRef basic_uart_inst_rx_state_enable_renamed_3))
                (portRef O (instanceRef basic_uart_inst__n0199_inv2))
              )
            )
            (net (rename basic_uart_inst_GND_7_o_GND_7_o_equal_1_o "basic_uart_inst/GND_7_o_GND_7_o_equal_1_o")
              (joined
                (portRef D (instanceRef basic_uart_inst_sample_renamed_5))
                (portRef O (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_3))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_0_ "basic_uart_inst/rx_state_next_bits<0>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_0))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits11))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_1_ "basic_uart_inst/rx_state_next_bits<1>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_1))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits21))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_2_ "basic_uart_inst/rx_state_next_bits<2>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_2))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits31))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_3_ "basic_uart_inst/rx_state_next_bits<3>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_3))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits41))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_4_ "basic_uart_inst/rx_state_next_bits<4>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_4))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits51))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_5_ "basic_uart_inst/rx_state_next_bits<5>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_5))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits61))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_6_ "basic_uart_inst/rx_state_next_bits<6>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_6))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_bits71))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_bits_7_ "basic_uart_inst/rx_state_next_bits<7>")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_bits_7))
                (portRef D (instanceRef basic_uart_inst_rx_state_enable_renamed_3))
                (portRef O (instanceRef basic_uart_inst_rx_state_next_bits_7_1))
              )
            )
            (net (rename basic_uart_inst_rx_state_next_fsm_state "basic_uart_inst/rx_state_next_fsm_state")
              (joined
                (portRef D (instanceRef basic_uart_inst_rx_state_fsm_state_renamed_4))
                (portRef O (instanceRef basic_uart_inst_Mmux_rx_state_next_fsm_state11))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_nbits_0_ "basic_uart_inst/tx_state_next_nbits<0>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_nbits_0))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits11))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_nbits_1_ "basic_uart_inst/tx_state_next_nbits<1>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_nbits_1))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_nbits_2_ "basic_uart_inst/tx_state_next_nbits<2>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_nbits_2))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits31))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_nbits_3_ "basic_uart_inst/tx_state_next_nbits<3>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_nbits_3))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_0_ "basic_uart_inst/tx_state_next_bits<0>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_0))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits11))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_1_ "basic_uart_inst/tx_state_next_bits<1>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_1))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits21))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_2_ "basic_uart_inst/tx_state_next_bits<2>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_2))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits31))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_3_ "basic_uart_inst/tx_state_next_bits<3>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_3))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits41))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_4_ "basic_uart_inst/tx_state_next_bits<4>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_4))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits51))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_5_ "basic_uart_inst/tx_state_next_bits<5>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_5))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits61))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_6_ "basic_uart_inst/tx_state_next_bits<6>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_6))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits71))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_7_ "basic_uart_inst/tx_state_next_bits<7>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_7))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits81))
              )
            )
            (net (rename basic_uart_inst_tx_state_next_bits_8_ "basic_uart_inst/tx_state_next_bits<8>")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_bits_8))
                (portRef O (instanceRef basic_uart_inst_Mmux_tx_state_next_bits91))
              )
            )
            (net (rename basic_uart_inst__n0153 "basic_uart_inst/_n0153")
              (joined
                (portRef R (instanceRef basic_uart_inst_tx_state_counter_0))
                (portRef R (instanceRef basic_uart_inst_tx_state_counter_1))
                (portRef R (instanceRef basic_uart_inst_tx_state_counter_2))
                (portRef R (instanceRef basic_uart_inst_tx_state_counter_3))
                (portRef O (instanceRef basic_uart_inst__n01531))
              )
            )
            (net (rename basic_uart_inst__n0151 "basic_uart_inst/_n0151")
              (joined
                (portRef R (instanceRef basic_uart_inst_rx_state_counter_0))
                (portRef R (instanceRef basic_uart_inst_rx_state_counter_1))
                (portRef R (instanceRef basic_uart_inst_rx_state_counter_2))
                (portRef R (instanceRef basic_uart_inst_rx_state_counter_3))
                (portRef O (instanceRef basic_uart_inst__n01511))
              )
            )
            (net (rename basic_uart_inst_tx_state_nbits_1_ "basic_uart_inst/tx_state_nbits<1>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_nbits_1))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits31))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits11))
                (portRef I3 (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
              )
            )
            (net (rename basic_uart_inst_tx_state_nbits_2_ "basic_uart_inst/tx_state_nbits<2>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_nbits_2))
                (portRef I4 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits31))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits11))
                (portRef I4 (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
                (portRef I4 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
                (portRef I2 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
              )
            )
            (net (rename basic_uart_inst_tx_state_nbits_3_ "basic_uart_inst/tx_state_nbits<3>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_nbits_3))
                (portRef I1 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits41))
                (portRef I4 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits31))
                (portRef I4 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits11))
                (portRef I1 (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_nbits21))
                (portRef I3 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits221))
              )
            )
            (net (rename basic_uart_inst_rx_state_nbits_0_ "basic_uart_inst/rx_state_nbits<0>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_nbits_0))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_3_11))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_1_11))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_2_11))
                (portRef I3 (instanceRef basic_uart_inst__n0199_inv2))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_0_11))
                (portRef I3 (instanceRef basic_uart_inst__n0176_inv1))
              )
            )
            (net (rename basic_uart_inst_rx_state_nbits_1_ "basic_uart_inst/rx_state_nbits<1>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_nbits_1))
                (portRef I3 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_3_11))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_1_11))
                (portRef I3 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_2_11))
                (portRef I2 (instanceRef basic_uart_inst__n0176_inv1))
                (portRef I2 (instanceRef basic_uart_inst__n0199_inv2))
              )
            )
            (net (rename basic_uart_inst_rx_state_nbits_2_ "basic_uart_inst/rx_state_nbits<2>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_nbits_2))
                (portRef I4 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_3_11))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_2_11))
                (portRef I1 (instanceRef basic_uart_inst__n0176_inv1))
                (portRef I1 (instanceRef basic_uart_inst__n0199_inv2))
              )
            )
            (net (rename basic_uart_inst_rx_state_nbits_3_ "basic_uart_inst/rx_state_nbits<3>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_rx_state_nbits_3))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_rx_state_nbits_xor_3_11))
                (portRef I0 (instanceRef basic_uart_inst__n0176_inv1))
                (portRef I0 (instanceRef basic_uart_inst__n0199_inv2))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_1_ "basic_uart_inst/tx_state_bits<1>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_1))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits11))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_2_ "basic_uart_inst/tx_state_bits<2>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_2))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits21))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_3_ "basic_uart_inst/tx_state_bits<3>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_3))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits31))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_4_ "basic_uart_inst/tx_state_bits<4>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_4))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits41))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_5_ "basic_uart_inst/tx_state_bits<5>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_5))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits51))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_6_ "basic_uart_inst/tx_state_bits<6>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_6))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits61))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_7_ "basic_uart_inst/tx_state_bits<7>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_7))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits71))
              )
            )
            (net (rename basic_uart_inst_tx_state_bits_8_ "basic_uart_inst/tx_state_bits<8>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_tx_state_bits_8))
                (portRef I0 (instanceRef basic_uart_inst_Mmux_tx_state_next_bits81))
              )
            )
            (net (rename basic_uart_inst_sample "basic_uart_inst/sample")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_renamed_5))
                (portRef I2 (instanceRef basic_uart_inst__n0199_inv11))
                (portRef I0 (instanceRef basic_uart_inst__n0219_inv1))
                (portRef I0 (instanceRef basic_uart_inst__n0168_inv1))
                (portRef I2 (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
              )
            )
            (net (rename basic_uart_inst_sample_counter_0_ "basic_uart_inst/sample_counter<0>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_0))
                (portRef I1 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I (instanceRef basic_uart_inst_Mcount_sample_counter_lut_0__INV_0))
              )
            )
            (net (rename basic_uart_inst_sample_counter_1_ "basic_uart_inst/sample_counter<1>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_1))
                (portRef I0 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_1__rt_renamed_18))
              )
            )
            (net (rename basic_uart_inst_sample_counter_2_ "basic_uart_inst/sample_counter<2>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_2))
                (portRef I1 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_2__rt_renamed_17))
              )
            )
            (net (rename basic_uart_inst_sample_counter_3_ "basic_uart_inst/sample_counter<3>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_3))
                (portRef I3 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_3__rt_renamed_16))
              )
            )
            (net (rename basic_uart_inst_sample_counter_4_ "basic_uart_inst/sample_counter<4>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_4))
                (portRef I0 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_4__rt_renamed_15))
              )
            )
            (net (rename basic_uart_inst_sample_counter_5_ "basic_uart_inst/sample_counter<5>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_5))
                (portRef I2 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_5__rt_renamed_14))
              )
            )
            (net (rename basic_uart_inst_sample_counter_6_ "basic_uart_inst/sample_counter<6>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_6))
                (portRef I2 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_6__rt_renamed_13))
              )
            )
            (net (rename basic_uart_inst_sample_counter_7_ "basic_uart_inst/sample_counter<7>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_7))
                (portRef I3 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_7__rt_renamed_12))
              )
            )
            (net (rename basic_uart_inst_sample_counter_8_ "basic_uart_inst/sample_counter<8>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_8))
                (portRef I4 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_8__rt_renamed_11))
              )
            )
            (net (rename basic_uart_inst_sample_counter_9_ "basic_uart_inst/sample_counter<9>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_9))
                (portRef I5 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_9__rt_renamed_10))
              )
            )
            (net (rename basic_uart_inst_sample_counter_10_ "basic_uart_inst/sample_counter<10>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_10))
                (portRef I5 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_cy_10__rt_renamed_9))
              )
            )
            (net (rename basic_uart_inst_sample_counter_11_ "basic_uart_inst/sample_counter<11>")
              (joined
                (portRef Q (instanceRef basic_uart_inst_sample_counter_11))
                (portRef I4 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_xor_11__rt_renamed_19))
              )
            )
            (net (rename basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_renamed_0_11_ "basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>")
              (joined
                (portRef O (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1_renamed_6))
                (portRef I0 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_3))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_111))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_101))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_91))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_81))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_71))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_61))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_51))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_41))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_31))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_21))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_11_renamed_21))
                (portRef I1 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_01))
              )
            )
            (net (rename basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_1 "basic_uart_inst/GND_7_o_GND_7_o_equal_1_o<11>1")
              (joined
                (portRef O (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_2))
                (portRef I1 (instanceRef basic_uart_inst_GND_7_o_GND_7_o_equal_1_o_11_3))
                (portRef I2 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_01))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_111))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_101))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_91))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_81))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_71))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_61))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_51))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_41))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_31))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_21))
                (portRef I0 (instanceRef basic_uart_inst_Mcount_sample_counter_eqn_11_renamed_21))
              )
            )
            (net sys_clk
              (joined
                (portRef sys_clk)
                (portRef I (instanceRef sys_clk_BUFGP_renamed_24))
              )
            )
            (net uart_rx
              (joined
                (portRef uart_rx)
                (portRef I (instanceRef uart_rx_IBUF_renamed_7))
              )
            )
            (net reset_btn
              (joined
                (portRef reset_btn)
                (portRef I (instanceRef reset_btn_IBUF_renamed_8))
              )
            )
            (net (rename led_7_ "led<7>")
              (joined
                (portRef (member led 0))
                (portRef O (instanceRef led_7_OBUF))
              )
            )
            (net (rename led_6_ "led<6>")
              (joined
                (portRef (member led 1))
                (portRef O (instanceRef led_6_OBUF))
              )
            )
            (net (rename led_5_ "led<5>")
              (joined
                (portRef (member led 2))
                (portRef O (instanceRef led_5_OBUF))
              )
            )
            (net (rename led_4_ "led<4>")
              (joined
                (portRef (member led 3))
                (portRef O (instanceRef led_4_OBUF))
              )
            )
            (net (rename led_3_ "led<3>")
              (joined
                (portRef (member led 4))
                (portRef O (instanceRef led_3_OBUF))
              )
            )
            (net (rename led_2_ "led<2>")
              (joined
                (portRef (member led 5))
                (portRef O (instanceRef led_2_OBUF))
              )
            )
            (net (rename led_1_ "led<1>")
              (joined
                (portRef (member led 6))
                (portRef O (instanceRef led_1_OBUF))
              )
            )
            (net (rename led_0_ "led<0>")
              (joined
                (portRef (member led 7))
                (portRef O (instanceRef led_0_OBUF))
              )
            )
            (net uart_tx
              (joined
                (portRef uart_tx)
                (portRef O (instanceRef uart_tx_OBUF))
              )
            )
            (net pmod_1
              (joined
                (portRef pmod_1)
                (portRef O (instanceRef pmod_1_OBUF))
              )
            )
            (net pmod_2
              (joined
                (portRef pmod_2)
                (portRef O (instanceRef pmod_2_OBUF))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_10__rt "basic_uart_inst/Mcount_sample_counter_cy<10>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_10__rt_renamed_9))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_10__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_10__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_9__rt "basic_uart_inst/Mcount_sample_counter_cy<9>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_9__rt_renamed_10))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_9__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_9__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_8__rt "basic_uart_inst/Mcount_sample_counter_cy<8>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_8__rt_renamed_11))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_8__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_8__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_7__rt "basic_uart_inst/Mcount_sample_counter_cy<7>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_7__rt_renamed_12))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_7__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_7__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_6__rt "basic_uart_inst/Mcount_sample_counter_cy<6>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_6__rt_renamed_13))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_6__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_6__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_5__rt "basic_uart_inst/Mcount_sample_counter_cy<5>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_5__rt_renamed_14))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_5__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_5__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_4__rt "basic_uart_inst/Mcount_sample_counter_cy<4>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_4__rt_renamed_15))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_4__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_4__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_3__rt "basic_uart_inst/Mcount_sample_counter_cy<3>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_3__rt_renamed_16))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_3__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_3__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_2__rt "basic_uart_inst/Mcount_sample_counter_cy<2>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_2__rt_renamed_17))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_2__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_2__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_cy_1__rt "basic_uart_inst/Mcount_sample_counter_cy<1>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_cy_1__rt_renamed_18))
                (portRef S (instanceRef basic_uart_inst_Mcount_sample_counter_cy_1__))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_1__))
              )
            )
            (net (rename basic_uart_inst_Mcount_sample_counter_xor_11__rt "basic_uart_inst/Mcount_sample_counter_xor<11>_rt")
              (joined
                (portRef O (instanceRef basic_uart_inst_Mcount_sample_counter_xor_11__rt_renamed_19))
                (portRef LI (instanceRef basic_uart_inst_Mcount_sample_counter_xor_11__))
              )
            )
            (net (rename basic_uart_inst_tx_state_ready_rstpot "basic_uart_inst/tx_state_ready_rstpot")
              (joined
                (portRef D (instanceRef basic_uart_inst_tx_state_ready_renamed_20))
                (portRef O (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef basic_uart_inst_tx_state_ready_rstpot_SW1))
                (portRef I4 (instanceRef basic_uart_inst_tx_state_ready_rstpot_renamed_23))
              )
            )
          )
      )
    )
  )

  (design t_serial
    (cellRef t_serial
      (libraryRef t_serial_lib)
    )
    (property PART (string "xc7z020-3-clg484") (owner "Xilinx"))
  )
)

