#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5603f998bcf0 .scope module, "tb_reg_file" "tb_reg_file" 2 2;
 .timescale -9 -9;
P_0x5603f99b4e10 .param/l "m" 1 2 7, +C4<00000000000000000000000000000011>;
P_0x5603f99b4e50 .param/l "n" 1 2 6, +C4<00000000000000000000000000001000>;
P_0x5603f99b4e90 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
P_0x5603f99b4ed0 .param/l "width" 1 2 4, +C4<00000000000000000000000000001000>;
v0x5603f99e1950_0 .var "addr", 2 0;
v0x5603f99e1a60_0 .var "clk", 0 0;
v0x5603f99e1b30_0 .var/i "k", 31 0;
v0x5603f99e1c00_0 .net "rd_data", 7 0, L_0x5603f99e21c0;  1 drivers
v0x5603f99e1cd0_0 .var "rst", 0 0;
v0x5603f99e1d70_0 .var "wr_data", 7 0;
v0x5603f99e1e30_0 .var "wr_en", 0 0;
E_0x5603f99cc190 .event negedge, v0x5603f99e14b0_0;
S_0x5603f998bfc0 .scope module, "DUT" "reg_file" 2 23, 3 2 0, S_0x5603f998bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 3 "addr";
    .port_info 4 /INPUT 8 "wr_data";
P_0x5603f998d620 .param/l "m" 1 3 15, +C4<00000000000000000000000000000011>;
P_0x5603f998d660 .param/l "n" 1 3 14, +C4<00000000000000000000000000001000>;
P_0x5603f998d6a0 .param/l "width" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x7f4370a77018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5603f99b57d0_0 .net/2u *"_ivl_0", 7 0, L_0x7f4370a77018;  1 drivers
v0x5603f99e10d0_0 .net *"_ivl_2", 7 0, L_0x5603f99e1f30;  1 drivers
v0x5603f99e11b0_0 .net *"_ivl_4", 4 0, L_0x5603f99e2030;  1 drivers
L_0x7f4370a77060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5603f99e12a0_0 .net *"_ivl_7", 1 0, L_0x7f4370a77060;  1 drivers
v0x5603f99e1380_0 .net "addr", 2 0, v0x5603f99e1950_0;  1 drivers
v0x5603f99e14b0_0 .net "clk", 0 0, v0x5603f99e1a60_0;  1 drivers
v0x5603f99e1570 .array "data_reg", 7 0, 7 0;
v0x5603f99e1630_0 .net "rd_data", 7 0, L_0x5603f99e21c0;  alias, 1 drivers
v0x5603f99e1710_0 .net "wr_data", 7 0, v0x5603f99e1d70_0;  1 drivers
v0x5603f99e17f0_0 .net "wr_en", 0 0, v0x5603f99e1e30_0;  1 drivers
E_0x5603f99cbe20 .event posedge, v0x5603f99e14b0_0;
L_0x5603f99e1f30 .array/port v0x5603f99e1570, L_0x5603f99e2030;
L_0x5603f99e2030 .concat [ 3 2 0 0], v0x5603f99e1950_0, L_0x7f4370a77060;
L_0x5603f99e21c0 .functor MUXZ 8, L_0x5603f99e1f30, L_0x7f4370a77018, v0x5603f99e1e30_0, C4<>;
    .scope S_0x5603f998bfc0;
T_0 ;
    %wait E_0x5603f99cbe20;
    %load/vec4 v0x5603f99e17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5603f99e1710_0;
    %load/vec4 v0x5603f99e1380_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603f99e1570, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5603f998bcf0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f99e1a60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5603f998bcf0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5603f99e1a60_0;
    %inv;
    %store/vec4 v0x5603f99e1a60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5603f998bcf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f99e1cd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f99e1cd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5603f998bcf0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603f99e1e30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5603f99e1b30_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5603f99e1b30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x5603f99cc190;
    %load/vec4 v0x5603f99e1b30_0;
    %pad/s 3;
    %store/vec4 v0x5603f99e1950_0, 0, 3;
    %vpi_func 2 53 "$urandom" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x5603f99e1d70_0, 0, 8;
    %load/vec4 v0x5603f99e1b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5603f99e1b30_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603f99e1e30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5603f99e1b30_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5603f99e1b30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x5603f99cc190;
    %load/vec4 v0x5603f99e1b30_0;
    %pad/s 3;
    %store/vec4 v0x5603f99e1950_0, 0, 3;
    %load/vec4 v0x5603f99e1b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5603f99e1b30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 10, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5603f998bcf0;
T_5 ;
    %vpi_call 2 70 "$dumpfile", "tb_reg_file.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5603f998bcf0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_reg_file.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/reg_file/reg_file.v";
