###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Fri Oct 28 17:22:57 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 200 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports rst_ni]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports test_mode]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sclk]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_cs]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi0]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi1]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi2]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi3]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[65]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[64]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[63]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[62]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[61]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[60]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[59]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[58]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[57]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[56]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[55]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[54]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[53]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[52]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[51]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[50]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[49]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[48]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[47]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[46]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[45]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[44]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[43]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[42]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[41]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[40]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[39]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[38]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[37]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[36]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[35]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[34]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[33]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[32]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[31]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[30]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[29]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[28]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[27]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[26]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[25]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[24]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[23]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[22]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[21]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[20]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[19]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[18]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[17]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[16]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[15]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[14]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[13]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[12]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[11]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[10]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[9]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[8]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[7]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[6]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[5]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[4]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[0]}]
set_load -pin_load 5.078 [get_ports {spi_mode[1]}]
set_load -pin_load 5.078 [get_ports {spi_mode[0]}]
set_load -pin_load 5.078 [get_ports spi_sdo0]
set_load -pin_load 5.078 [get_ports spi_sdo1]
set_load -pin_load 5.078 [get_ports spi_sdo2]
set_load -pin_load 5.078 [get_ports spi_sdo3]
set_load -pin_load 5.078 [get_ports {tl_o[108]}]
set_load -pin_load 5.078 [get_ports {tl_o[107]}]
set_load -pin_load 5.078 [get_ports {tl_o[106]}]
set_load -pin_load 5.078 [get_ports {tl_o[105]}]
set_load -pin_load 5.078 [get_ports {tl_o[104]}]
set_load -pin_load 5.078 [get_ports {tl_o[103]}]
set_load -pin_load 5.078 [get_ports {tl_o[102]}]
set_load -pin_load 5.078 [get_ports {tl_o[101]}]
set_load -pin_load 5.078 [get_ports {tl_o[100]}]
set_load -pin_load 5.078 [get_ports {tl_o[99]}]
set_load -pin_load 5.078 [get_ports {tl_o[98]}]
set_load -pin_load 5.078 [get_ports {tl_o[97]}]
set_load -pin_load 5.078 [get_ports {tl_o[96]}]
set_load -pin_load 5.078 [get_ports {tl_o[95]}]
set_load -pin_load 5.078 [get_ports {tl_o[94]}]
set_load -pin_load 5.078 [get_ports {tl_o[93]}]
set_load -pin_load 5.078 [get_ports {tl_o[92]}]
set_load -pin_load 5.078 [get_ports {tl_o[91]}]
set_load -pin_load 5.078 [get_ports {tl_o[90]}]
set_load -pin_load 5.078 [get_ports {tl_o[89]}]
set_load -pin_load 5.078 [get_ports {tl_o[88]}]
set_load -pin_load 5.078 [get_ports {tl_o[87]}]
set_load -pin_load 5.078 [get_ports {tl_o[86]}]
set_load -pin_load 5.078 [get_ports {tl_o[85]}]
set_load -pin_load 5.078 [get_ports {tl_o[84]}]
set_load -pin_load 5.078 [get_ports {tl_o[83]}]
set_load -pin_load 5.078 [get_ports {tl_o[82]}]
set_load -pin_load 5.078 [get_ports {tl_o[81]}]
set_load -pin_load 5.078 [get_ports {tl_o[80]}]
set_load -pin_load 5.078 [get_ports {tl_o[79]}]
set_load -pin_load 5.078 [get_ports {tl_o[78]}]
set_load -pin_load 5.078 [get_ports {tl_o[77]}]
set_load -pin_load 5.078 [get_ports {tl_o[76]}]
set_load -pin_load 5.078 [get_ports {tl_o[75]}]
set_load -pin_load 5.078 [get_ports {tl_o[74]}]
set_load -pin_load 5.078 [get_ports {tl_o[73]}]
set_load -pin_load 5.078 [get_ports {tl_o[72]}]
set_load -pin_load 5.078 [get_ports {tl_o[71]}]
set_load -pin_load 5.078 [get_ports {tl_o[70]}]
set_load -pin_load 5.078 [get_ports {tl_o[69]}]
set_load -pin_load 5.078 [get_ports {tl_o[68]}]
set_load -pin_load 5.078 [get_ports {tl_o[67]}]
set_load -pin_load 5.078 [get_ports {tl_o[66]}]
set_load -pin_load 5.078 [get_ports {tl_o[65]}]
set_load -pin_load 5.078 [get_ports {tl_o[64]}]
set_load -pin_load 5.078 [get_ports {tl_o[63]}]
set_load -pin_load 5.078 [get_ports {tl_o[62]}]
set_load -pin_load 5.078 [get_ports {tl_o[61]}]
set_load -pin_load 5.078 [get_ports {tl_o[60]}]
set_load -pin_load 5.078 [get_ports {tl_o[59]}]
set_load -pin_load 5.078 [get_ports {tl_o[58]}]
set_load -pin_load 5.078 [get_ports {tl_o[57]}]
set_load -pin_load 5.078 [get_ports {tl_o[56]}]
set_load -pin_load 5.078 [get_ports {tl_o[55]}]
set_load -pin_load 5.078 [get_ports {tl_o[54]}]
set_load -pin_load 5.078 [get_ports {tl_o[53]}]
set_load -pin_load 5.078 [get_ports {tl_o[52]}]
set_load -pin_load 5.078 [get_ports {tl_o[51]}]
set_load -pin_load 5.078 [get_ports {tl_o[50]}]
set_load -pin_load 5.078 [get_ports {tl_o[49]}]
set_load -pin_load 5.078 [get_ports {tl_o[48]}]
set_load -pin_load 5.078 [get_ports {tl_o[47]}]
set_load -pin_load 5.078 [get_ports {tl_o[46]}]
set_load -pin_load 5.078 [get_ports {tl_o[45]}]
set_load -pin_load 5.078 [get_ports {tl_o[44]}]
set_load -pin_load 5.078 [get_ports {tl_o[43]}]
set_load -pin_load 5.078 [get_ports {tl_o[42]}]
set_load -pin_load 5.078 [get_ports {tl_o[41]}]
set_load -pin_load 5.078 [get_ports {tl_o[40]}]
set_load -pin_load 5.078 [get_ports {tl_o[39]}]
set_load -pin_load 5.078 [get_ports {tl_o[38]}]
set_load -pin_load 5.078 [get_ports {tl_o[37]}]
set_load -pin_load 5.078 [get_ports {tl_o[36]}]
set_load -pin_load 5.078 [get_ports {tl_o[35]}]
set_load -pin_load 5.078 [get_ports {tl_o[34]}]
set_load -pin_load 5.078 [get_ports {tl_o[33]}]
set_load -pin_load 5.078 [get_ports {tl_o[32]}]
set_load -pin_load 5.078 [get_ports {tl_o[31]}]
set_load -pin_load 5.078 [get_ports {tl_o[30]}]
set_load -pin_load 5.078 [get_ports {tl_o[29]}]
set_load -pin_load 5.078 [get_ports {tl_o[28]}]
set_load -pin_load 5.078 [get_ports {tl_o[27]}]
set_load -pin_load 5.078 [get_ports {tl_o[26]}]
set_load -pin_load 5.078 [get_ports {tl_o[25]}]
set_load -pin_load 5.078 [get_ports {tl_o[24]}]
set_load -pin_load 5.078 [get_ports {tl_o[23]}]
set_load -pin_load 5.078 [get_ports {tl_o[22]}]
set_load -pin_load 5.078 [get_ports {tl_o[21]}]
set_load -pin_load 5.078 [get_ports {tl_o[20]}]
set_load -pin_load 5.078 [get_ports {tl_o[19]}]
set_load -pin_load 5.078 [get_ports {tl_o[18]}]
set_load -pin_load 5.078 [get_ports {tl_o[17]}]
set_load -pin_load 5.078 [get_ports {tl_o[16]}]
set_load -pin_load 5.078 [get_ports {tl_o[15]}]
set_load -pin_load 5.078 [get_ports {tl_o[14]}]
set_load -pin_load 5.078 [get_ports {tl_o[13]}]
set_load -pin_load 5.078 [get_ports {tl_o[12]}]
set_load -pin_load 5.078 [get_ports {tl_o[11]}]
set_load -pin_load 5.078 [get_ports {tl_o[10]}]
set_load -pin_load 5.078 [get_ports {tl_o[9]}]
set_load -pin_load 5.078 [get_ports {tl_o[8]}]
set_load -pin_load 5.078 [get_ports {tl_o[7]}]
set_load -pin_load 5.078 [get_ports {tl_o[6]}]
set_load -pin_load 5.078 [get_ports {tl_o[5]}]
set_load -pin_load 5.078 [get_ports {tl_o[4]}]
set_load -pin_load 5.078 [get_ports {tl_o[3]}]
set_load -pin_load 5.078 [get_ports {tl_o[2]}]
set_load -pin_load 5.078 [get_ports {tl_o[1]}]
set_load -pin_load 5.078 [get_ports {tl_o[0]}]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_valid_reg_u_device_sm_tx_done_reg_reg]
#set_max_time_borrow 0 [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_5__u_device_sm_tx_counter_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_6__u_device_sm_mode_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_30__u_device_sm_tx_data_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_28__u_device_sm_tx_data_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_26__u_device_sm_tx_data_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_24__u_device_sm_tx_data_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_22__u_device_sm_tx_data_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_20__u_device_sm_tx_data_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_18__u_device_sm_tx_data_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_16__u_device_sm_tx_data_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_11__u_device_sm_tx_data_reg_12_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_9__u_device_sm_tx_data_reg_10_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_7__u_device_sm_tx_data_reg_8_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_5__u_device_sm_tx_data_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_3__u_device_sm_tx_data_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_1__u_device_sm_tx_data_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_1__u_device_sm_tx_data_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_4__u_device_sm_mode_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_2__u_device_sm_mode_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_0__u_device_sm_mode_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_30__u_device_sm_data_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_28__u_device_sm_data_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_26__u_device_sm_data_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_24__u_device_sm_data_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_22__u_device_sm_data_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_20__u_device_sm_data_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_18__u_device_sm_data_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_16__u_device_sm_data_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_14__u_device_sm_data_reg_reg_15_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_12__u_device_sm_data_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_10__u_device_sm_data_reg_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_8__u_device_sm_data_reg_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_6__u_device_sm_data_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_3__u_device_sm_data_reg_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_1__u_device_sm_data_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_latched_full_s_reg_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_13__u_device_sm_tx_data_reg_14_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_4__u_device_sm_tx_counter_upd_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_2__u_device_sm_tx_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_state_reg_2__u_device_sm_tx_counter_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_ctrl_data_tx_ready_reg_u_device_sm_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_5__u_device_sm_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_ctrl_addr_valid_reg_u_device_sm_data_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_cs_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_rxreg_running_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_syncro_valid_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_15_]
#set_max_time_borrow 0 [get_cells u_txreg_running_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_pad_mode_next_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_pad_mode_next_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_cs_reg_reg_1_]
create_clock [get_ports clk_i]  -period 10000  -waveform {0 5000}
set_clock_latency 500  [get_clocks clk_i]
set_clock_uncertainty -setup 250  [get_clocks clk_i]
set_clock_uncertainty -hold 150  [get_clocks clk_i]
set_clock_transition -min -fall 200 [get_clocks clk_i]
set_clock_transition -min -rise 200 [get_clocks clk_i]
set_clock_transition -max -fall 200 [get_clocks clk_i]
set_clock_transition -max -rise 200 [get_clocks clk_i]
create_clock -name virtual_clk  -period 40000  -waveform {0 20000}
set_clock_latency 500  [get_clocks virtual_clk]
set_clock_uncertainty -setup 250  [get_clocks virtual_clk]
set_clock_uncertainty -hold 150  [get_clocks virtual_clk]
create_clock [get_ports spi_sclk]  -period 40000  -waveform {0 20000}
set_clock_latency 500  [get_clocks spi_sclk]
set_clock_uncertainty -setup 250  [get_clocks spi_sclk]
set_clock_uncertainty -hold 150  [get_clocks spi_sclk]
set_clock_transition -min -fall 200 [get_clocks spi_sclk]
set_clock_transition -min -rise 200 [get_clocks spi_sclk]
set_clock_transition -max -fall 200 [get_clocks spi_sclk]
set_clock_transition -max -rise 200 [get_clocks spi_sclk]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_] [get_cells u_syncro_valid_reg_reg_2_] [get_cells u_syncro_cs_reg_reg_0_] [get_cells u_syncro_cs_reg_reg_1_] [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_] [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_] [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_] [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_] [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_] [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_] [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_full_latched_full_s_reg_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_device_sm_tx_counter_reg_1__u_device_sm_tx_data_reg_0_] [get_cells u_device_sm_tx_counter_reg_2__u_device_sm_tx_counter_reg_3_] [get_cells u_device_sm_tx_counter_reg_4__u_device_sm_tx_counter_upd_reg] [get_cells u_device_sm_tx_counter_reg_5__u_device_sm_tx_counter_reg_6_] [get_cells u_device_sm_tx_counter_reg_7_] [get_cells u_device_sm_ctrl_data_tx_ready_reg_u_device_sm_state_reg_1_] [get_cells u_device_sm_tx_data_valid_reg_u_device_sm_tx_done_reg_reg] [get_cells u_device_sm_ctrl_addr_valid_reg_u_device_sm_data_reg_reg_0_] [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_] [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_] [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_] [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_1__u_device_sm_data_reg_reg_2_] [get_cells u_device_sm_data_reg_reg_3__u_device_sm_data_reg_reg_4_] [get_cells u_device_sm_data_reg_reg_5__u_device_sm_state_reg_0_] [get_cells u_device_sm_data_reg_reg_6__u_device_sm_data_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_8__u_device_sm_data_reg_reg_9_] [get_cells u_device_sm_data_reg_reg_10__u_device_sm_data_reg_reg_11_] [get_cells u_device_sm_data_reg_reg_12__u_device_sm_data_reg_reg_13_] [get_cells u_device_sm_data_reg_reg_14__u_device_sm_data_reg_reg_15_] [get_cells u_device_sm_data_reg_reg_16__u_device_sm_data_reg_reg_17_] [get_cells u_device_sm_data_reg_reg_18__u_device_sm_data_reg_reg_19_] [get_cells u_device_sm_data_reg_reg_20__u_device_sm_data_reg_reg_21_] [get_cells u_device_sm_data_reg_reg_22__u_device_sm_data_reg_reg_23_] [get_cells u_device_sm_data_reg_reg_24__u_device_sm_data_reg_reg_25_] [get_cells u_device_sm_data_reg_reg_26__u_device_sm_data_reg_reg_27_] [get_cells u_device_sm_data_reg_reg_28__u_device_sm_data_reg_reg_29_] [get_cells u_device_sm_data_reg_reg_30__u_device_sm_data_reg_reg_31_] [get_cells u_device_sm_mode_reg_reg_0__u_device_sm_mode_reg_reg_1_] [get_cells u_device_sm_mode_reg_reg_2__u_device_sm_mode_reg_reg_3_] [get_cells u_device_sm_mode_reg_reg_4__u_device_sm_mode_reg_reg_5_] [get_cells u_device_sm_mode_reg_reg_6__u_device_sm_mode_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_] [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_] [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_] [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_] [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_] [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_] [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_] [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_] [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_] [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_] [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_] [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_] [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_] [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_] [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_] [get_cells u_device_sm_tx_data_reg_1__u_device_sm_tx_data_reg_2_] [get_cells u_device_sm_tx_data_reg_3__u_device_sm_tx_data_reg_4_] [get_cells u_device_sm_tx_data_reg_5__u_device_sm_tx_data_reg_6_] [get_cells u_device_sm_tx_data_reg_7__u_device_sm_tx_data_reg_8_] [get_cells u_device_sm_tx_data_reg_9__u_device_sm_tx_data_reg_10_] [get_cells u_device_sm_tx_data_reg_11__u_device_sm_tx_data_reg_12_] [get_cells u_device_sm_tx_data_reg_13__u_device_sm_tx_data_reg_14_] [get_cells u_device_sm_tx_data_reg_15_] [get_cells u_device_sm_tx_data_reg_16__u_device_sm_tx_data_reg_17_] [get_cells u_device_sm_tx_data_reg_18__u_device_sm_tx_data_reg_19_] [get_cells u_device_sm_tx_data_reg_20__u_device_sm_tx_data_reg_21_] [get_cells u_device_sm_tx_data_reg_22__u_device_sm_tx_data_reg_23_] [get_cells u_device_sm_tx_data_reg_24__u_device_sm_tx_data_reg_25_] [get_cells u_device_sm_tx_data_reg_26__u_device_sm_tx_data_reg_27_] [get_cells u_device_sm_tx_data_reg_28__u_device_sm_tx_data_reg_29_] [get_cells u_device_sm_tx_data_reg_30__u_device_sm_tx_data_reg_31_] [get_cells u_device_sm_state_reg_2__u_device_sm_tx_counter_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_] [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_] [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_] [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_] [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_] [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_] [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_] [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_] [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_] [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_] [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_] [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_] [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_] [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_] [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_] [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_] [get_cells u_txreg_counter_trgt_reg_0_] [get_cells u_txreg_counter_trgt_reg_1_] [get_cells u_txreg_counter_trgt_reg_2_] [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_] [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_] [get_cells u_txreg_counter_trgt_reg_7_] [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_] [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_] [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_] [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_] [get_cells u_txreg_running_reg] [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_] [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_] [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_] [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_] [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_] [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_] [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_] [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_] [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_] [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_] [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_] [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_] [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_] [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_] [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_] [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_] [get_cells u_rxreg_counter_trgt_reg_0_] [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_] [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_] [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_] [get_cells u_rxreg_counter_trgt_reg_7_] [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_] [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_] [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_] [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_] [get_cells u_rxreg_running_reg]]  -to [list [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_] [get_cells u_syncro_valid_reg_reg_2_] [get_cells u_syncro_cs_reg_reg_0_] [get_cells u_syncro_cs_reg_reg_1_] [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_] [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_] [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_] [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_] [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_] [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_] [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_full_latched_full_s_reg_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_device_sm_tx_counter_reg_1__u_device_sm_tx_data_reg_0_] [get_cells u_device_sm_tx_counter_reg_2__u_device_sm_tx_counter_reg_3_] [get_cells u_device_sm_tx_counter_reg_4__u_device_sm_tx_counter_upd_reg] [get_cells u_device_sm_tx_counter_reg_5__u_device_sm_tx_counter_reg_6_] [get_cells u_device_sm_tx_counter_reg_7_] [get_cells u_device_sm_ctrl_data_tx_ready_reg_u_device_sm_state_reg_1_] [get_cells u_device_sm_tx_data_valid_reg_u_device_sm_tx_done_reg_reg] [get_cells u_device_sm_ctrl_addr_valid_reg_u_device_sm_data_reg_reg_0_] [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_] [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_] [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_] [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_1__u_device_sm_data_reg_reg_2_] [get_cells u_device_sm_data_reg_reg_3__u_device_sm_data_reg_reg_4_] [get_cells u_device_sm_data_reg_reg_5__u_device_sm_state_reg_0_] [get_cells u_device_sm_data_reg_reg_6__u_device_sm_data_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_8__u_device_sm_data_reg_reg_9_] [get_cells u_device_sm_data_reg_reg_10__u_device_sm_data_reg_reg_11_] [get_cells u_device_sm_data_reg_reg_12__u_device_sm_data_reg_reg_13_] [get_cells u_device_sm_data_reg_reg_14__u_device_sm_data_reg_reg_15_] [get_cells u_device_sm_data_reg_reg_16__u_device_sm_data_reg_reg_17_] [get_cells u_device_sm_data_reg_reg_18__u_device_sm_data_reg_reg_19_] [get_cells u_device_sm_data_reg_reg_20__u_device_sm_data_reg_reg_21_] [get_cells u_device_sm_data_reg_reg_22__u_device_sm_data_reg_reg_23_] [get_cells u_device_sm_data_reg_reg_24__u_device_sm_data_reg_reg_25_] [get_cells u_device_sm_data_reg_reg_26__u_device_sm_data_reg_reg_27_] [get_cells u_device_sm_data_reg_reg_28__u_device_sm_data_reg_reg_29_] [get_cells u_device_sm_data_reg_reg_30__u_device_sm_data_reg_reg_31_] [get_cells u_device_sm_mode_reg_reg_0__u_device_sm_mode_reg_reg_1_] [get_cells u_device_sm_mode_reg_reg_2__u_device_sm_mode_reg_reg_3_] [get_cells u_device_sm_mode_reg_reg_4__u_device_sm_mode_reg_reg_5_] [get_cells u_device_sm_mode_reg_reg_6__u_device_sm_mode_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_] [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_] [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_] [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_] [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_] [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_] [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_] [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_] [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_] [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_] [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_] [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_] [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_] [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_] [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_] [get_cells u_device_sm_tx_data_reg_1__u_device_sm_tx_data_reg_2_] [get_cells u_device_sm_tx_data_reg_3__u_device_sm_tx_data_reg_4_] [get_cells u_device_sm_tx_data_reg_5__u_device_sm_tx_data_reg_6_] [get_cells u_device_sm_tx_data_reg_7__u_device_sm_tx_data_reg_8_] [get_cells u_device_sm_tx_data_reg_9__u_device_sm_tx_data_reg_10_] [get_cells u_device_sm_tx_data_reg_11__u_device_sm_tx_data_reg_12_] [get_cells u_device_sm_tx_data_reg_13__u_device_sm_tx_data_reg_14_] [get_cells u_device_sm_tx_data_reg_15_] [get_cells u_device_sm_tx_data_reg_16__u_device_sm_tx_data_reg_17_] [get_cells u_device_sm_tx_data_reg_18__u_device_sm_tx_data_reg_19_] [get_cells u_device_sm_tx_data_reg_20__u_device_sm_tx_data_reg_21_] [get_cells u_device_sm_tx_data_reg_22__u_device_sm_tx_data_reg_23_] [get_cells u_device_sm_tx_data_reg_24__u_device_sm_tx_data_reg_25_] [get_cells u_device_sm_tx_data_reg_26__u_device_sm_tx_data_reg_27_] [get_cells u_device_sm_tx_data_reg_28__u_device_sm_tx_data_reg_29_] [get_cells u_device_sm_tx_data_reg_30__u_device_sm_tx_data_reg_31_] [get_cells u_device_sm_state_reg_2__u_device_sm_tx_counter_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_] [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_] [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_] [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_] [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_] [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_] [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_] [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_] [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_] [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_] [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_] [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_] [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_] [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_] [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_] [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_] [get_cells u_txreg_counter_trgt_reg_0_] [get_cells u_txreg_counter_trgt_reg_1_] [get_cells u_txreg_counter_trgt_reg_2_] [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_] [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_] [get_cells u_txreg_counter_trgt_reg_7_] [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_] [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_] [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_] [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_] [get_cells u_txreg_running_reg] [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_] [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_] [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_] [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_] [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_] [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_] [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_] [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_] [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_] [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_] [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_] [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_] [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_] [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_] [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_] [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_] [get_cells u_rxreg_counter_trgt_reg_0_] [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_] [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_] [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_] [get_cells u_rxreg_counter_trgt_reg_7_] [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_] [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_] [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_] [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_] [get_cells u_rxreg_running_reg]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports test_mode] [get_ports spi_sclk] [get_ports spi_cs] [get_ports spi_sdi0] [get_ports spi_sdi1] [get_ports spi_sdi2] [get_ports spi_sdi3] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]  -to [list [get_ports {spi_mode[1]}] [get_ports {spi_mode[0]}] [get_ports spi_sdo0] [get_ports spi_sdo1] [get_ports spi_sdo2] [get_ports spi_sdo3] [get_ports {tl_o[108]}] [get_ports {tl_o[107]}] [get_ports {tl_o[106]}] [get_ports {tl_o[105]}] [get_ports {tl_o[104]}] [get_ports {tl_o[103]}] [get_ports {tl_o[102]}] [get_ports {tl_o[101]}] [get_ports {tl_o[100]}] [get_ports {tl_o[99]}] [get_ports {tl_o[98]}] [get_ports {tl_o[97]}] [get_ports {tl_o[96]}] [get_ports {tl_o[95]}] [get_ports {tl_o[94]}] [get_ports {tl_o[93]}] [get_ports {tl_o[92]}] [get_ports {tl_o[91]}] [get_ports {tl_o[90]}] [get_ports {tl_o[89]}] [get_ports {tl_o[88]}] [get_ports {tl_o[87]}] [get_ports {tl_o[86]}] [get_ports {tl_o[85]}] [get_ports {tl_o[84]}] [get_ports {tl_o[83]}] [get_ports {tl_o[82]}] [get_ports {tl_o[81]}] [get_ports {tl_o[80]}] [get_ports {tl_o[79]}] [get_ports {tl_o[78]}] [get_ports {tl_o[77]}] [get_ports {tl_o[76]}] [get_ports {tl_o[75]}] [get_ports {tl_o[74]}] [get_ports {tl_o[73]}] [get_ports {tl_o[72]}] [get_ports {tl_o[71]}] [get_ports {tl_o[70]}] [get_ports {tl_o[69]}] [get_ports {tl_o[68]}] [get_ports {tl_o[67]}] [get_ports {tl_o[66]}] [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports test_mode] [get_ports spi_cs] [get_ports spi_sdi0] [get_ports spi_sdi1] [get_ports spi_sdi2] [get_ports spi_sdi3] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {spi_mode[1]}] [get_ports {spi_mode[0]}] [get_ports spi_sdo0] [get_ports spi_sdo1] [get_ports spi_sdo2] [get_ports spi_sdo3] [get_ports {tl_o[108]}] [get_ports {tl_o[107]}] [get_ports {tl_o[106]}] [get_ports {tl_o[105]}] [get_ports {tl_o[104]}] [get_ports {tl_o[103]}] [get_ports {tl_o[102]}] [get_ports {tl_o[101]}] [get_ports {tl_o[100]}] [get_ports {tl_o[99]}] [get_ports {tl_o[98]}] [get_ports {tl_o[97]}] [get_ports {tl_o[96]}] [get_ports {tl_o[95]}] [get_ports {tl_o[94]}] [get_ports {tl_o[93]}] [get_ports {tl_o[92]}] [get_ports {tl_o[91]}] [get_ports {tl_o[90]}] [get_ports {tl_o[89]}] [get_ports {tl_o[88]}] [get_ports {tl_o[87]}] [get_ports {tl_o[86]}] [get_ports {tl_o[85]}] [get_ports {tl_o[84]}] [get_ports {tl_o[83]}] [get_ports {tl_o[82]}] [get_ports {tl_o[81]}] [get_ports {tl_o[80]}] [get_ports {tl_o[79]}] [get_ports {tl_o[78]}] [get_ports {tl_o[77]}] [get_ports {tl_o[76]}] [get_ports {tl_o[75]}] [get_ports {tl_o[74]}] [get_ports {tl_o[73]}] [get_ports {tl_o[72]}] [get_ports {tl_o[71]}] [get_ports {tl_o[70]}] [get_ports {tl_o[69]}] [get_ports {tl_o[68]}] [get_ports {tl_o[67]}] [get_ports {tl_o[66]}] [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sclk]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sclk]
set_input_delay -clock virtual_clk  -max 100  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -min 50  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -max 100  [get_ports test_mode]
set_input_delay -clock virtual_clk  -min 50  [get_ports test_mode]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_cs]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_cs]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi0]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi0]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi1]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi1]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi2]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi2]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi3]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi3]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[0]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {spi_mode[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {spi_mode[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {spi_mode[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {spi_mode[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo0]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo0]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo1]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo1]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo2]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo2]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo3]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo3]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[108]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[108]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[107]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[107]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[106]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[106]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[105]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[105]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[104]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[104]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[103]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[103]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[102]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[102]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[101]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[101]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[100]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[100]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[99]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[99]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[98]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[98]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[97]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[97]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[96]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[96]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[95]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[95]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[94]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[94]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[93]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[93]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[92]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[92]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[91]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[91]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[90]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[90]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[89]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[89]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[88]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[88]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[87]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[87]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[86]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[86]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[85]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[85]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[84]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[84]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[83]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[83]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[82]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[82]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[81]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[81]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[80]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[80]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[79]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[79]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[78]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[78]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[77]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[77]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[76]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[76]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[75]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[75]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[74]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[74]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[73]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[73]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[72]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[72]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[71]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[71]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[70]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[70]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[69]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[69]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[68]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[68]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[67]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[67]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[66]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[66]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[0]}]
#set_load 12.4687  [get_nets rst_ni]
#set_resistance 1.03547  [get_nets rst_ni]
#set_load 0.559297  [get_nets test_mode]
#set_resistance 0.0843448  [get_nets test_mode]
#set_load 24.5386  [get_nets spi_sclk]
#set_resistance 1.00096  [get_nets spi_sclk]
#set_load 6.24869  [get_nets spi_cs]
#set_resistance 0.620489  [get_nets spi_cs]
#set_load 0.874711  [get_nets {spi_mode[1]}]
#set_resistance 0.125617  [get_nets {spi_mode[1]}]
#set_load 0.873829  [get_nets {spi_mode[0]}]
#set_resistance 0.128352  [get_nets {spi_mode[0]}]
#set_load 1.92407  [get_nets spi_sdi0]
#set_resistance 0.28814  [get_nets spi_sdi0]
#set_load 1.39505  [get_nets spi_sdi1]
#set_resistance 0.211337  [get_nets spi_sdi1]
#set_load 1.27994  [get_nets spi_sdi2]
#set_resistance 0.194493  [get_nets spi_sdi2]
#set_load 1.36523  [get_nets spi_sdi3]
#set_resistance 0.207109  [get_nets spi_sdi3]
#set_load 0.889737  [get_nets spi_sdo0]
#set_resistance 0.135091  [get_nets spi_sdo0]
#set_load 0.610807  [get_nets spi_sdo1]
#set_resistance 0.0920272  [get_nets spi_sdo1]
#set_load 0.777602  [get_nets spi_sdo2]
#set_resistance 0.115789  [get_nets spi_sdo2]
#set_load 0.59487  [get_nets spi_sdo3]
#set_resistance 0.0901659  [get_nets spi_sdo3]
#set_load 0.504844  [get_nets {tl_i[64]}]
#set_resistance 0.0643836  [get_nets {tl_i[64]}]
#set_load 0.278316  [get_nets {tl_i[63]}]
#set_resistance 0.0420597  [get_nets {tl_i[63]}]
#set_load 0.353865  [get_nets {tl_i[62]}]
#set_resistance 0.0461914  [get_nets {tl_i[62]}]
#set_load 0.437959  [get_nets {tl_i[58]}]
#set_resistance 0.0652276  [get_nets {tl_i[58]}]
#set_load 0.36929  [get_nets {tl_i[57]}]
#set_resistance 0.0546604  [get_nets {tl_i[57]}]
#set_load 0.212229  [get_nets {tl_i[15]}]
#set_resistance 0.0318101  [get_nets {tl_i[15]}]
#set_load 0.202758  [get_nets {tl_i[14]}]
#set_resistance 0.0306219  [get_nets {tl_i[14]}]
#set_load 0.183775  [get_nets {tl_i[13]}]
#set_resistance 0.0268637  [get_nets {tl_i[13]}]
#set_load 0.411077  [get_nets {tl_i[12]}]
#set_resistance 0.060714  [get_nets {tl_i[12]}]
#set_load 0.134675  [get_nets {tl_i[11]}]
#set_resistance 0.0198397  [get_nets {tl_i[11]}]
#set_load 0.142195  [get_nets {tl_i[10]}]
#set_resistance 0.0209839  [get_nets {tl_i[10]}]
#set_load 0.212033  [get_nets {tl_i[9]}]
#set_resistance 0.0306386  [get_nets {tl_i[9]}]
#set_load 0.0975839  [get_nets {tl_i[1]}]
#set_resistance 0.0143546  [get_nets {tl_i[1]}]
#set_load 0.207591  [get_nets {tl_i[0]}]
#set_resistance 0.0301913  [get_nets {tl_i[0]}]
#set_load 1.48331  [get_nets {tl_o[108]}]
#set_resistance 0.207215  [get_nets {tl_o[108]}]
#set_load 0.170648  [get_nets {tl_o[107]}]
#set_resistance 0.0245481  [get_nets {tl_o[107]}]
#set_load 0.439535  [get_nets {tl_o[92]}]
#set_resistance 0.0661754  [get_nets {tl_o[92]}]
#set_load 1.43053  [get_nets {tl_o[91]}]
#set_resistance 0.180321  [get_nets {tl_o[91]}]
#set_load 0.733812  [get_nets {tl_o[90]}]
#set_resistance 0.0924504  [get_nets {tl_o[90]}]
#set_load 1.25674  [get_nets {tl_o[89]}]
#set_resistance 0.15759  [get_nets {tl_o[89]}]
#set_load 0.829317  [get_nets {tl_o[88]}]
#set_resistance 0.105251  [get_nets {tl_o[88]}]
#set_load 1.18797  [get_nets {tl_o[87]}]
#set_resistance 0.149083  [get_nets {tl_o[87]}]
#set_load 0.739143  [get_nets {tl_o[86]}]
#set_resistance 0.0939194  [get_nets {tl_o[86]}]
#set_load 1.27866  [get_nets {tl_o[85]}]
#set_resistance 0.160839  [get_nets {tl_o[85]}]
#set_load 0.746663  [get_nets {tl_o[84]}]
#set_resistance 0.0947028  [get_nets {tl_o[84]}]
#set_load 1.6777  [get_nets {tl_o[83]}]
#set_resistance 0.213354  [get_nets {tl_o[83]}]
#set_load 0.883599  [get_nets {tl_o[82]}]
#set_resistance 0.112636  [get_nets {tl_o[82]}]
#set_load 1.4234  [get_nets {tl_o[81]}]
#set_resistance 0.17804  [get_nets {tl_o[81]}]
#set_load 0.953128  [get_nets {tl_o[80]}]
#set_resistance 0.120047  [get_nets {tl_o[80]}]
#set_load 1.21993  [get_nets {tl_o[79]}]
#set_resistance 0.152068  [get_nets {tl_o[79]}]
#set_load 0.920886  [get_nets {tl_o[78]}]
#set_resistance 0.116667  [get_nets {tl_o[78]}]
#set_load 1.35566  [get_nets {tl_o[77]}]
#set_resistance 0.169686  [get_nets {tl_o[77]}]
#set_load 0.921414  [get_nets {tl_o[76]}]
#set_resistance 0.116447  [get_nets {tl_o[76]}]
#set_load 1.33955  [get_nets {tl_o[75]}]
#set_resistance 0.170699  [get_nets {tl_o[75]}]
#set_load 0.978092  [get_nets {tl_o[74]}]
#set_resistance 0.127063  [get_nets {tl_o[74]}]
#set_load 1.36478  [get_nets {tl_o[73]}]
#set_resistance 0.173369  [get_nets {tl_o[73]}]
#set_load 0.774845  [get_nets {tl_o[72]}]
#set_resistance 0.0995886  [get_nets {tl_o[72]}]
#set_load 1.26755  [get_nets {tl_o[71]}]
#set_resistance 0.159861  [get_nets {tl_o[71]}]
#set_load 0.802964  [get_nets {tl_o[70]}]
#set_resistance 0.118891  [get_nets {tl_o[70]}]
#set_load 1.4002  [get_nets {tl_o[69]}]
#set_resistance 0.179087  [get_nets {tl_o[69]}]
#set_load 0.673509  [get_nets {tl_o[68]}]
#set_resistance 0.100912  [get_nets {tl_o[68]}]
#set_load 1.07832  [get_nets {tl_o[67]}]
#set_resistance 0.136265  [get_nets {tl_o[67]}]
#set_load 0.540741  [get_nets {tl_o[66]}]
#set_resistance 0.0693924  [get_nets {tl_o[66]}]
#set_load 1.14682  [get_nets {tl_o[65]}]
#set_resistance 0.145355  [get_nets {tl_o[65]}]
#set_load 0.902155  [get_nets {tl_o[64]}]
#set_resistance 0.11713  [get_nets {tl_o[64]}]
#set_load 1.28434  [get_nets {tl_o[63]}]
#set_resistance 0.161112  [get_nets {tl_o[63]}]
#set_load 0.645512  [get_nets {tl_o[62]}]
#set_resistance 0.0808798  [get_nets {tl_o[62]}]
#set_load 1.16617  [get_nets {tl_o[55]}]
#set_resistance 0.175893  [get_nets {tl_o[55]}]
#set_load 2.78742  [get_nets {tl_o[54]}]
#set_resistance 0.407179  [get_nets {tl_o[54]}]
#set_load 1.24321  [get_nets {tl_o[53]}]
#set_resistance 0.18766  [get_nets {tl_o[53]}]
#set_load 0.4743  [get_nets {tl_o[52]}]
#set_resistance 0.0690518  [get_nets {tl_o[52]}]
#set_load 0.240928  [get_nets {tl_o[51]}]
#set_resistance 0.0356846  [get_nets {tl_o[51]}]
#set_load 0.856848  [get_nets {tl_o[50]}]
#set_resistance 0.124012  [get_nets {tl_o[50]}]
#set_load 0.348736  [get_nets {tl_o[49]}]
#set_resistance 0.0513626  [get_nets {tl_o[49]}]
#set_load 0.496047  [get_nets {tl_o[48]}]
#set_resistance 0.0712608  [get_nets {tl_o[48]}]
#set_load 0.125262  [get_nets {tl_o[47]}]
#set_resistance 0.0182466  [get_nets {tl_o[47]}]
#set_load 1.12548  [get_nets {tl_o[46]}]
#set_resistance 0.16186  [get_nets {tl_o[46]}]
#set_load 0.716549  [get_nets {tl_o[45]}]
#set_resistance 0.103392  [get_nets {tl_o[45]}]
#set_load 1.22808  [get_nets {tl_o[44]}]
#set_resistance 0.177223  [get_nets {tl_o[44]}]
#set_load 0.224063  [get_nets {tl_o[43]}]
#set_resistance 0.0336703  [get_nets {tl_o[43]}]
#set_load 1.56514  [get_nets {tl_o[42]}]
#set_resistance 0.234502  [get_nets {tl_o[42]}]
#set_load 1.2325  [get_nets {tl_o[41]}]
#set_resistance 0.186942  [get_nets {tl_o[41]}]
#set_load 2.30691  [get_nets {tl_o[40]}]
#set_resistance 0.347909  [get_nets {tl_o[40]}]
#set_load 3.63382  [get_nets {tl_o[39]}]
#set_resistance 0.525944  [get_nets {tl_o[39]}]
#set_load 1.66406  [get_nets {tl_o[38]}]
#set_resistance 0.238371  [get_nets {tl_o[38]}]
#set_load 2.3654  [get_nets {tl_o[37]}]
#set_resistance 0.359584  [get_nets {tl_o[37]}]
#set_load 1.2022  [get_nets {tl_o[36]}]
#set_resistance 0.182303  [get_nets {tl_o[36]}]
#set_load 1.60146  [get_nets {tl_o[35]}]
#set_resistance 0.239389  [get_nets {tl_o[35]}]
#set_load 1.44271  [get_nets {tl_o[34]}]
#set_resistance 0.218122  [get_nets {tl_o[34]}]
#set_load 1.3737  [get_nets {tl_o[33]}]
#set_resistance 0.208256  [get_nets {tl_o[33]}]
#set_load 1.1461  [get_nets {tl_o[32]}]
#set_resistance 0.172864  [get_nets {tl_o[32]}]
#set_load 1.40982  [get_nets {tl_o[31]}]
#set_resistance 0.21057  [get_nets {tl_o[31]}]
#set_load 2.32562  [get_nets {tl_o[30]}]
#set_resistance 0.343579  [get_nets {tl_o[30]}]
#set_load 1.42011  [get_nets {tl_o[29]}]
#set_resistance 0.21411  [get_nets {tl_o[29]}]
#set_load 1.62711  [get_nets {tl_o[28]}]
#set_resistance 0.241758  [get_nets {tl_o[28]}]
#set_load 1.14952  [get_nets {tl_o[27]}]
#set_resistance 0.173472  [get_nets {tl_o[27]}]
#set_load 1.85244  [get_nets {tl_o[26]}]
#set_resistance 0.273198  [get_nets {tl_o[26]}]
#set_load 1.25278  [get_nets {tl_o[25]}]
#set_resistance 0.187459  [get_nets {tl_o[25]}]
#set_load 1.04207  [get_nets {tl_o[24]}]
#set_resistance 0.157412  [get_nets {tl_o[24]}]
#set_load 0.372882  [get_nets {tl_o[14]}]
#set_resistance 0.056434  [get_nets {tl_o[14]}]
#set_load 0.51879  [get_nets {tl_o[13]}]
#set_resistance 0.0746196  [get_nets {tl_o[13]}]
#set_load 0.179307  [get_nets {tl_o[12]}]
#set_resistance 0.0269708  [get_nets {tl_o[12]}]
#set_load 0.0351156  [get_nets {tl_o[11]}]
#set_resistance 0.0050241  [get_nets {tl_o[11]}]
#set_load 0.178084  [get_nets {tl_o[10]}]
#set_resistance 0.0261104  [get_nets {tl_o[10]}]
#set_load 0.0421133  [get_nets {tl_o[9]}]
#set_resistance 0.00608918  [get_nets {tl_o[9]}]
#set_load 0.0433129  [get_nets {tl_o[8]}]
#set_resistance 0.00627176  [get_nets {tl_o[8]}]
#set_load 1.51149  [get_nets en_quad]
#set_resistance 0.141419  [get_nets en_quad]
#set_load 1.30778  [get_nets {tx_counter[7]}]
#set_resistance 0.193297  [get_nets {tx_counter[7]}]
#set_load 0.417688  [get_nets {tx_counter[6]}]
#set_resistance 0.0602772  [get_nets {tx_counter[6]}]
#set_load 0.0783982  [get_nets {tx_counter[5]}]
#set_resistance 0.0118243  [get_nets {tx_counter[5]}]
#set_load 0.358874  [get_nets {tx_counter[4]}]
#set_resistance 0.0545256  [get_nets {tx_counter[4]}]
#set_load 0.553708  [get_nets {tx_counter[3]}]
#set_resistance 0.0798089  [get_nets {tx_counter[3]}]
#set_load 0.0774094  [get_nets {tx_counter[2]}]
#set_resistance 0.0114634  [get_nets {tx_counter[2]}]
#set_load 1.74353  [get_nets {tx_counter[1]}]
#set_resistance 0.26488  [get_nets {tx_counter[1]}]
#set_load 0.446256  [get_nets {tx_counter[0]}]
#set_resistance 0.0677325  [get_nets {tx_counter[0]}]
#set_load 1.36899  [get_nets tx_counter_upd]
#set_resistance 0.171308  [get_nets tx_counter_upd]
#set_load 0.938089  [get_nets {tx_data[31]}]
#set_resistance 0.134136  [get_nets {tx_data[31]}]
#set_load 0.326318  [get_nets {tx_data[30]}]
#set_resistance 0.0469375  [get_nets {tx_data[30]}]
#set_load 0.849532  [get_nets {tx_data[29]}]
#set_resistance 0.123622  [get_nets {tx_data[29]}]
#set_load 0.749508  [get_nets {tx_data[28]}]
#set_resistance 0.110702  [get_nets {tx_data[28]}]
#set_load 0.704821  [get_nets {tx_data[27]}]
#set_resistance 0.102724  [get_nets {tx_data[27]}]
#set_load 0.263635  [get_nets {tx_data[26]}]
#set_resistance 0.0391807  [get_nets {tx_data[26]}]
#set_load 0.613369  [get_nets {tx_data[25]}]
#set_resistance 0.0883092  [get_nets {tx_data[25]}]
#set_load 0.147731  [get_nets {tx_data[24]}]
#set_resistance 0.0223713  [get_nets {tx_data[24]}]
#set_load 1.03346  [get_nets {tx_data[23]}]
#set_resistance 0.152635  [get_nets {tx_data[23]}]
#set_load 0.377728  [get_nets {tx_data[22]}]
#set_resistance 0.0567726  [get_nets {tx_data[22]}]
#set_load 0.872135  [get_nets {tx_data[21]}]
#set_resistance 0.126871  [get_nets {tx_data[21]}]
#set_load 0.256423  [get_nets {tx_data[20]}]
#set_resistance 0.0385613  [get_nets {tx_data[20]}]
#set_load 1.00851  [get_nets {tx_data[19]}]
#set_resistance 0.148114  [get_nets {tx_data[19]}]
#set_load 0.726891  [get_nets {tx_data[18]}]
#set_resistance 0.107922  [get_nets {tx_data[18]}]
#set_load 0.893499  [get_nets {tx_data[17]}]
#set_resistance 0.128061  [get_nets {tx_data[17]}]
#set_load 0.470945  [get_nets {tx_data[16]}]
#set_resistance 0.0673734  [get_nets {tx_data[16]}]
#set_load 0.260706  [get_nets {tx_data[15]}]
#set_resistance 0.0385866  [get_nets {tx_data[15]}]
#set_load 1.84222  [get_nets {tx_data[14]}]
#set_resistance 0.277077  [get_nets {tx_data[14]}]
#set_load 2.79373  [get_nets {tx_data[13]}]
#set_resistance 0.415156  [get_nets {tx_data[13]}]
#set_load 2.29062  [get_nets {tx_data[12]}]
#set_resistance 0.345999  [get_nets {tx_data[12]}]
#set_load 2.68394  [get_nets {tx_data[11]}]
#set_resistance 0.403522  [get_nets {tx_data[11]}]
#set_load 0.395229  [get_nets {tx_data[10]}]
#set_resistance 0.059445  [get_nets {tx_data[10]}]
#set_load 0.389169  [get_nets {tx_data[9]}]
#set_resistance 0.058924  [get_nets {tx_data[9]}]
#set_load 0.420655  [get_nets {tx_data[8]}]
#set_resistance 0.0607405  [get_nets {tx_data[8]}]
#set_load 0.232008  [get_nets {tx_data[7]}]
#set_resistance 0.0349468  [get_nets {tx_data[7]}]
#set_load 0.406083  [get_nets {tx_data[6]}]
#set_resistance 0.060866  [get_nets {tx_data[6]}]
#set_load 0.204471  [get_nets {tx_data[5]}]
#set_resistance 0.0310532  [get_nets {tx_data[5]}]
#set_load 0.256343  [get_nets {tx_data[4]}]
#set_resistance 0.0379167  [get_nets {tx_data[4]}]
#set_load 0.225439  [get_nets {tx_data[3]}]
#set_resistance 0.0342748  [get_nets {tx_data[3]}]
#set_load 0.234066  [get_nets {tx_data[2]}]
#set_resistance 0.0346441  [get_nets {tx_data[2]}]
#set_load 0.198478  [get_nets {tx_data[1]}]
#set_resistance 0.0289666  [get_nets {tx_data[1]}]
#set_load 0.40352  [get_nets {tx_data[0]}]
#set_resistance 0.0592051  [get_nets {tx_data[0]}]
#set_load 7.08991  [get_nets tx_data_valid]
#set_resistance 0.5892  [get_nets tx_data_valid]
#set_load 0.758358  [get_nets tx_done]
#set_resistance 0.109302  [get_nets tx_done]
#set_load 0.201827  [get_nets ctrl_rd_wr]
#set_resistance 0.0274025  [get_nets ctrl_rd_wr]
#set_load 1.10125  [get_nets ctrl_addr_valid]
#set_resistance 0.167248  [get_nets ctrl_addr_valid]
#set_load 4.86667  [get_nets {ctrl_data_rx[31]}]
#set_resistance 0.50591  [get_nets {ctrl_data_rx[31]}]
#set_load 5.21596  [get_nets {ctrl_data_rx[30]}]
#set_resistance 0.541654  [get_nets {ctrl_data_rx[30]}]
#set_load 5.74262  [get_nets {ctrl_data_rx[29]}]
#set_resistance 0.599165  [get_nets {ctrl_data_rx[29]}]
#set_load 5.58179  [get_nets {ctrl_data_rx[28]}]
#set_resistance 0.582809  [get_nets {ctrl_data_rx[28]}]
#set_load 5.90069  [get_nets {ctrl_data_rx[27]}]
#set_resistance 0.617563  [get_nets {ctrl_data_rx[27]}]
#set_load 5.74543  [get_nets {ctrl_data_rx[26]}]
#set_resistance 0.601106  [get_nets {ctrl_data_rx[26]}]
#set_load 7.31602  [get_nets {ctrl_data_rx[25]}]
#set_resistance 0.762353  [get_nets {ctrl_data_rx[25]}]
#set_load 6.63284  [get_nets {ctrl_data_rx[24]}]
#set_resistance 0.689939  [get_nets {ctrl_data_rx[24]}]
#set_load 8.24742  [get_nets {ctrl_data_rx[23]}]
#set_resistance 0.85616  [get_nets {ctrl_data_rx[23]}]
#set_load 8.02618  [get_nets {ctrl_data_rx[22]}]
#set_resistance 0.83271  [get_nets {ctrl_data_rx[22]}]
#set_load 6.71162  [get_nets {ctrl_data_rx[21]}]
#set_resistance 0.693165  [get_nets {ctrl_data_rx[21]}]
#set_load 7.48123  [get_nets {ctrl_data_rx[20]}]
#set_resistance 0.774738  [get_nets {ctrl_data_rx[20]}]
#set_load 6.6022  [get_nets {ctrl_data_rx[19]}]
#set_resistance 0.683546  [get_nets {ctrl_data_rx[19]}]
#set_load 5.75365  [get_nets {ctrl_data_rx[18]}]
#set_resistance 0.593605  [get_nets {ctrl_data_rx[18]}]
#set_load 5.79887  [get_nets {ctrl_data_rx[17]}]
#set_resistance 0.602163  [get_nets {ctrl_data_rx[17]}]
#set_load 5.75701  [get_nets {ctrl_data_rx[16]}]
#set_resistance 0.597726  [get_nets {ctrl_data_rx[16]}]
#set_load 4.32022  [get_nets {ctrl_data_rx[15]}]
#set_resistance 0.443078  [get_nets {ctrl_data_rx[15]}]
#set_load 5.03406  [get_nets {ctrl_data_rx[14]}]
#set_resistance 0.518741  [get_nets {ctrl_data_rx[14]}]
#set_load 5.76595  [get_nets {ctrl_data_rx[13]}]
#set_resistance 0.588942  [get_nets {ctrl_data_rx[13]}]
#set_load 5.40082  [get_nets {ctrl_data_rx[12]}]
#set_resistance 0.549803  [get_nets {ctrl_data_rx[12]}]
#set_load 4.66062  [get_nets {ctrl_data_rx[11]}]
#set_resistance 0.471405  [get_nets {ctrl_data_rx[11]}]
#set_load 5.1786  [get_nets {ctrl_data_rx[10]}]
#set_resistance 0.526308  [get_nets {ctrl_data_rx[10]}]
#set_load 4.83358  [get_nets {ctrl_data_rx[9]}]
#set_resistance 0.489149  [get_nets {ctrl_data_rx[9]}]
#set_load 4.83358  [get_nets {ctrl_data_rx[8]}]
#set_resistance 0.489149  [get_nets {ctrl_data_rx[8]}]
#set_load 2.77957  [get_nets {ctrl_data_rx[7]}]
#set_resistance 0.236844  [get_nets {ctrl_data_rx[7]}]
#set_load 2.60752  [get_nets {ctrl_data_rx[6]}]
#set_resistance 0.222167  [get_nets {ctrl_data_rx[6]}]
#set_load 4.30723  [get_nets {ctrl_data_rx[4]}]
#set_resistance 0.366209  [get_nets {ctrl_data_rx[4]}]
#set_load 2.55573  [get_nets {ctrl_data_rx[3]}]
#set_resistance 0.220361  [get_nets {ctrl_data_rx[3]}]
#set_load 3.03613  [get_nets {ctrl_data_rx[2]}]
#set_resistance 0.263051  [get_nets {ctrl_data_rx[2]}]
#set_load 3.72345  [get_nets {ctrl_data_rx[1]}]
#set_resistance 0.318327  [get_nets {ctrl_data_rx[1]}]
#set_load 3.91233  [get_nets ctrl_data_tx_ready]
#set_resistance 0.570453  [get_nets ctrl_data_tx_ready]
#set_load 1.69596  [get_nets {tl_i[47]}]
#set_resistance 0.177278  [get_nets {tl_i[47]}]
#set_load 1.80834  [get_nets {tl_i[46]}]
#set_resistance 0.188638  [get_nets {tl_i[46]}]
#set_load 1.56744  [get_nets {tl_i[45]}]
#set_resistance 0.167732  [get_nets {tl_i[45]}]
#set_load 1.64715  [get_nets {tl_i[44]}]
#set_resistance 0.175538  [get_nets {tl_i[44]}]
#set_load 1.33774  [get_nets {tl_i[43]}]
#set_resistance 0.142129  [get_nets {tl_i[43]}]
#set_load 1.46903  [get_nets {tl_i[42]}]
#set_resistance 0.155546  [get_nets {tl_i[42]}]
#set_load 1.86095  [get_nets {tl_i[41]}]
#set_resistance 0.194137  [get_nets {tl_i[41]}]
#set_load 1.99225  [get_nets {tl_i[40]}]
#set_resistance 0.207555  [get_nets {tl_i[40]}]
#set_load 2.31925  [get_nets {tl_i[39]}]
#set_resistance 0.240201  [get_nets {tl_i[39]}]
#set_load 2.45054  [get_nets {tl_i[38]}]
#set_resistance 0.253618  [get_nets {tl_i[38]}]
#set_load 1.34941  [get_nets {tl_i[37]}]
#set_resistance 0.144895  [get_nets {tl_i[37]}]
#set_load 1.34057  [get_nets {tl_i[36]}]
#set_resistance 0.143933  [get_nets {tl_i[36]}]
#set_load 2.20711  [get_nets {tl_i[35]}]
#set_resistance 0.234994  [get_nets {tl_i[35]}]
#set_load 2.30822  [get_nets {tl_i[34]}]
#set_resistance 0.245268  [get_nets {tl_i[34]}]
#set_load 2.05479  [get_nets {tl_i[33]}]
#set_resistance 0.215859  [get_nets {tl_i[33]}]
#set_load 2.17478  [get_nets {tl_i[32]}]
#set_resistance 0.228046  [get_nets {tl_i[32]}]
#set_load 2.56889  [get_nets {tl_i[31]}]
#set_resistance 0.266607  [get_nets {tl_i[31]}]
#set_load 2.70018  [get_nets {tl_i[30]}]
#set_resistance 0.280025  [get_nets {tl_i[30]}]
#set_load 3.03326  [get_nets {tl_i[29]}]
#set_resistance 0.317475  [get_nets {tl_i[29]}]
#set_load 3.20606  [get_nets {tl_i[28]}]
#set_resistance 0.335408  [get_nets {tl_i[28]}]
#set_load 1.91912  [get_nets {tl_i[27]}]
#set_resistance 0.2008  [get_nets {tl_i[27]}]
#set_load 2.05042  [get_nets {tl_i[26]}]
#set_resistance 0.214217  [get_nets {tl_i[26]}]
#set_load 2.27496  [get_nets {tl_i[25]}]
#set_resistance 0.240381  [get_nets {tl_i[25]}]
#set_load 2.72972  [get_nets {tl_i[24]}]
#set_resistance 0.288989  [get_nets {tl_i[24]}]
#set_load 3.07001  [get_nets {tl_i[23]}]
#set_resistance 0.321441  [get_nets {tl_i[23]}]
#set_load 3.89738  [get_nets {tl_i[22]}]
#set_resistance 0.410582  [get_nets {tl_i[22]}]
#set_load 1.98955  [get_nets {tl_i[21]}]
#set_resistance 0.213861  [get_nets {tl_i[21]}]
#set_load 2.23284  [get_nets {tl_i[20]}]
#set_resistance 0.239463  [get_nets {tl_i[20]}]
#set_load 1.71808  [get_nets {tl_i[19]}]
#set_resistance 0.180667  [get_nets {tl_i[19]}]
#set_load 1.64299  [get_nets {tl_i[18]}]
#set_resistance 0.171632  [get_nets {tl_i[18]}]
#set_load 1.15485  [get_nets {tl_i[17]}]
#set_resistance 0.122794  [get_nets {tl_i[17]}]
#set_load 1.28614  [get_nets {tl_i[16]}]
#set_resistance 0.136212  [get_nets {tl_i[16]}]
#set_load 1.85578  [get_nets {tl_i[65]}]
#set_resistance 0.248048  [get_nets {tl_i[65]}]
#set_load 0.775464  [get_nets {addr_sync[31]}]
#set_resistance 0.112018  [get_nets {addr_sync[31]}]
#set_load 0.436174  [get_nets {addr_sync[30]}]
#set_resistance 0.0635648  [get_nets {addr_sync[30]}]
#set_load 0.672115  [get_nets {addr_sync[29]}]
#set_resistance 0.0963108  [get_nets {addr_sync[29]}]
#set_load 0.320189  [get_nets {addr_sync[28]}]
#set_resistance 0.0459347  [get_nets {addr_sync[28]}]
#set_load 0.708727  [get_nets {addr_sync[27]}]
#set_resistance 0.10154  [get_nets {addr_sync[27]}]
#set_load 0.356801  [get_nets {addr_sync[26]}]
#set_resistance 0.0511643  [get_nets {addr_sync[26]}]
#set_load 0.704016  [get_nets {addr_sync[25]}]
#set_resistance 0.100874  [get_nets {addr_sync[25]}]
#set_load 0.352091  [get_nets {addr_sync[24]}]
#set_resistance 0.0504982  [get_nets {addr_sync[24]}]
#set_load 0.667894  [get_nets {addr_sync[23]}]
#set_resistance 0.0956981  [get_nets {addr_sync[23]}]
#set_load 0.315968  [get_nets {addr_sync[22]}]
#set_resistance 0.045322  [get_nets {addr_sync[22]}]
#set_load 0.575606  [get_nets {addr_sync[21]}]
#set_resistance 0.0827922  [get_nets {addr_sync[21]}]
#set_load 0.236316  [get_nets {addr_sync[20]}]
#set_resistance 0.0343393  [get_nets {addr_sync[20]}]
#set_load 0.799839  [get_nets {addr_sync[19]}]
#set_resistance 0.115509  [get_nets {addr_sync[19]}]
#set_load 0.460549  [get_nets {addr_sync[18]}]
#set_resistance 0.0670559  [get_nets {addr_sync[18]}]
#set_load 0.663496  [get_nets {addr_sync[17]}]
#set_resistance 0.0960587  [get_nets {addr_sync[17]}]
#set_load 0.324205  [get_nets {addr_sync[16]}]
#set_resistance 0.0476059  [get_nets {addr_sync[16]}]
#set_load 1.6851  [get_nets {addr_sync[15]}]
#set_resistance 0.247401  [get_nets {addr_sync[15]}]
#set_load 1.34581  [get_nets {addr_sync[14]}]
#set_resistance 0.198948  [get_nets {addr_sync[14]}]
#set_load 1.43753  [get_nets {addr_sync[13]}]
#set_resistance 0.211997  [get_nets {addr_sync[13]}]
#set_load 1.09824  [get_nets {addr_sync[12]}]
#set_resistance 0.163545  [get_nets {addr_sync[12]}]
#set_load 1.82679  [get_nets {addr_sync[11]}]
#set_resistance 0.272309  [get_nets {addr_sync[11]}]
#set_load 1.4875  [get_nets {addr_sync[10]}]
#set_resistance 0.223856  [get_nets {addr_sync[10]}]
#set_load 1.75772  [get_nets {addr_sync[9]}]
#set_resistance 0.260462  [get_nets {addr_sync[9]}]
#set_load 1.41843  [get_nets {addr_sync[8]}]
#set_resistance 0.212009  [get_nets {addr_sync[8]}]
#set_load 3.26015  [get_nets {addr_sync[7]}]
#set_resistance 0.483061  [get_nets {addr_sync[7]}]
#set_load 2.92086  [get_nets {addr_sync[6]}]
#set_resistance 0.434608  [get_nets {addr_sync[6]}]
#set_load 2.61383  [get_nets {addr_sync[5]}]
#set_resistance 0.386829  [get_nets {addr_sync[5]}]
#set_load 2.27454  [get_nets {addr_sync[4]}]
#set_resistance 0.338376  [get_nets {addr_sync[4]}]
#set_load 2.19971  [get_nets {addr_sync[3]}]
#set_resistance 0.326187  [get_nets {addr_sync[3]}]
#set_load 1.86042  [get_nets {addr_sync[2]}]
#set_resistance 0.277734  [get_nets {addr_sync[2]}]
#set_load 1.75796  [get_nets {addr_sync[1]}]
#set_resistance 0.261118  [get_nets {addr_sync[1]}]
#set_load 1.41867  [get_nets {addr_sync[0]}]
#set_resistance 0.212665  [get_nets {addr_sync[0]}]
#set_load 1.99801  [get_nets rd_wr_sync]
#set_resistance 0.30266  [get_nets rd_wr_sync]
#set_load 1.03686  [get_nets u_rxreg_N60]
#set_resistance 0.154724  [get_nets u_rxreg_N60]
#set_load 0.778482  [get_nets u_rxreg_N59]
#set_resistance 0.116816  [get_nets u_rxreg_N59]
#set_load 0.127386  [get_nets u_rxreg_N58]
#set_resistance 0.0193646  [get_nets u_rxreg_N58]
#set_load 1.11468  [get_nets u_rxreg_N57]
#set_resistance 0.166646  [get_nets u_rxreg_N57]
#set_load 0.07605  [get_nets u_rxreg_N56]
#set_resistance 0.0113543  [get_nets u_rxreg_N56]
#set_load 0.274024  [get_nets u_rxreg_N55]
#set_resistance 0.0396352  [get_nets u_rxreg_N55]
#set_load 0.582359  [get_nets u_rxreg_N54]
#set_resistance 0.0878827  [get_nets u_rxreg_N54]
#set_load 0.0911382  [get_nets u_rxreg_N53]
#set_resistance 0.01344  [get_nets u_rxreg_N53]
#set_load 0.215216  [get_nets u_rxreg_N52]
#set_resistance 0.032208  [get_nets u_rxreg_N52]
#set_load 0.465512  [get_nets u_rxreg_N51]
#set_resistance 0.0696426  [get_nets u_rxreg_N51]
#set_load 0.167246  [get_nets u_rxreg_N50]
#set_resistance 0.0243763  [get_nets u_rxreg_N50]
#set_load 0.506844  [get_nets u_rxreg_N49]
#set_resistance 0.0757533  [get_nets u_rxreg_N49]
#set_load 0.726855  [get_nets u_rxreg_N48]
#set_resistance 0.109833  [get_nets u_rxreg_N48]
#set_load 0.0932852  [get_nets u_rxreg_N47]
#set_resistance 0.0141274  [get_nets u_rxreg_N47]
#set_load 0.549524  [get_nets u_rxreg_N46]
#set_resistance 0.0817516  [get_nets u_rxreg_N46]
#set_load 0.744902  [get_nets u_rxreg_N45]
#set_resistance 0.111176  [get_nets u_rxreg_N45]
#set_load 0.16718  [get_nets u_rxreg_N44]
#set_resistance 0.0254007  [get_nets u_rxreg_N44]
#set_load 0.468488  [get_nets u_rxreg_N43]
#set_resistance 0.0695712  [get_nets u_rxreg_N43]
#set_load 0.473281  [get_nets u_rxreg_N42]
#set_resistance 0.0705428  [get_nets u_rxreg_N42]
#set_load 0.0520751  [get_nets u_rxreg_N41]
#set_resistance 0.00785886  [get_nets u_rxreg_N41]
#set_load 0.908502  [get_nets u_rxreg_N40]
#set_resistance 0.135161  [get_nets u_rxreg_N40]
#set_load 0.762332  [get_nets u_rxreg_N39]
#set_resistance 0.110967  [get_nets u_rxreg_N39]
#set_load 0.0737125  [get_nets u_rxreg_N38]
#set_resistance 0.0110732  [get_nets u_rxreg_N38]
#set_load 0.722115  [get_nets u_rxreg_N37]
#set_resistance 0.107009  [get_nets u_rxreg_N37]
#set_load 0.158977  [get_nets u_rxreg_N36]
#set_resistance 0.0234033  [get_nets u_rxreg_N36]
#set_load 0.315462  [get_nets u_rxreg_N35]
#set_resistance 0.0475443  [get_nets u_rxreg_N35]
#set_load 0.155182  [get_nets u_rxreg_N34]
#set_resistance 0.0233727  [get_nets u_rxreg_N34]
#set_load 0.430807  [get_nets u_rxreg_N33]
#set_resistance 0.0617909  [get_nets u_rxreg_N33]
#set_load 0.559482  [get_nets u_rxreg_N32]
#set_resistance 0.0831953  [get_nets u_rxreg_N32]
#set_load 0.159435  [get_nets u_rxreg_N31]
#set_resistance 0.0235026  [get_nets u_rxreg_N31]
#set_load 0.205511  [get_nets u_rxreg_N30]
#set_resistance 0.0307355  [get_nets u_rxreg_N30]
#set_load 0.397502  [get_nets {u_rxreg_data_int[0]}]
#set_resistance 0.0535887  [get_nets {u_rxreg_data_int[0]}]
#set_load 0.0390036  [get_nets {u_rxreg_data_int[1]}]
#set_resistance 0.00587516  [get_nets {u_rxreg_data_int[1]}]
#set_load 0.231766  [get_nets {u_rxreg_data_int[2]}]
#set_resistance 0.0314318  [get_nets {u_rxreg_data_int[2]}]
#set_load 0.706322  [get_nets {u_rxreg_data_int[3]}]
#set_resistance 0.101971  [get_nets {u_rxreg_data_int[3]}]
#set_load 0.139569  [get_nets {u_rxreg_data_int[4]}]
#set_resistance 0.0203538  [get_nets {u_rxreg_data_int[4]}]
#set_load 0.674963  [get_nets {u_rxreg_data_int[5]}]
#set_resistance 0.0911935  [get_nets {u_rxreg_data_int[5]}]
#set_load 0.0927288  [get_nets {u_rxreg_data_int[6]}]
#set_resistance 0.013677  [get_nets {u_rxreg_data_int[6]}]
#set_load 1.30259  [get_nets {u_rxreg_data_int[7]}]
#set_resistance 0.17387  [get_nets {u_rxreg_data_int[7]}]
#set_load 0.966827  [get_nets {u_rxreg_data_int[8]}]
#set_resistance 0.131419  [get_nets {u_rxreg_data_int[8]}]
#set_load 0.121412  [get_nets {u_rxreg_data_int[9]}]
#set_resistance 0.0177733  [get_nets {u_rxreg_data_int[9]}]
#set_load 0.749634  [get_nets {u_rxreg_data_int[10]}]
#set_resistance 0.10093  [get_nets {u_rxreg_data_int[10]}]
#set_load 1.11247  [get_nets {u_rxreg_data_int[11]}]
#set_resistance 0.152095  [get_nets {u_rxreg_data_int[11]}]
#set_load 0.32202  [get_nets {u_rxreg_data_int[12]}]
#set_resistance 0.0486076  [get_nets {u_rxreg_data_int[12]}]
#set_load 0.398389  [get_nets {u_rxreg_data_int[13]}]
#set_resistance 0.0553337  [get_nets {u_rxreg_data_int[13]}]
#set_load 0.704025  [get_nets {u_rxreg_data_int[14]}]
#set_resistance 0.0975658  [get_nets {u_rxreg_data_int[14]}]
#set_load 0.25997  [get_nets {u_rxreg_data_int[15]}]
#set_resistance 0.0393835  [get_nets {u_rxreg_data_int[15]}]
#set_load 0.906565  [get_nets {u_rxreg_data_int[16]}]
#set_resistance 0.123083  [get_nets {u_rxreg_data_int[16]}]
#set_load 0.822444  [get_nets {u_rxreg_data_int[17]}]
#set_resistance 0.113788  [get_nets {u_rxreg_data_int[17]}]
#set_load 0.167095  [get_nets {u_rxreg_data_int[18]}]
#set_resistance 0.0251473  [get_nets {u_rxreg_data_int[18]}]
#set_load 0.949465  [get_nets {u_rxreg_data_int[19]}]
#set_resistance 0.129865  [get_nets {u_rxreg_data_int[19]}]
#set_load 0.72055  [get_nets {u_rxreg_data_int[20]}]
#set_resistance 0.100334  [get_nets {u_rxreg_data_int[20]}]
#set_load 0.210167  [get_nets {u_rxreg_data_int[21]}]
#set_resistance 0.0314934  [get_nets {u_rxreg_data_int[21]}]
#set_load 0.6106  [get_nets {u_rxreg_data_int[22]}]
#set_resistance 0.0841709  [get_nets {u_rxreg_data_int[22]}]
#set_load 0.994536  [get_nets {u_rxreg_data_int[23]}]
#set_resistance 0.134544  [get_nets {u_rxreg_data_int[23]}]
#set_load 0.0593909  [get_nets {u_rxreg_data_int[24]}]
#set_resistance 0.00886833  [get_nets {u_rxreg_data_int[24]}]
#set_load 1.18543  [get_nets {u_rxreg_data_int[25]}]
#set_resistance 0.162226  [get_nets {u_rxreg_data_int[25]}]
#set_load 1.0059  [get_nets {u_rxreg_data_int[26]}]
#set_resistance 0.150183  [get_nets {u_rxreg_data_int[26]}]
#set_load 0.206301  [get_nets {u_rxreg_data_int[27]}]
#set_resistance 0.0309942  [get_nets {u_rxreg_data_int[27]}]
#set_load 1.20188  [get_nets {u_rxreg_data_int[28]}]
#set_resistance 0.179072  [get_nets {u_rxreg_data_int[28]}]
#set_load 0.196008  [get_nets {u_rxreg_data_int[29]}]
#set_resistance 0.0290716  [get_nets {u_rxreg_data_int[29]}]
#set_load 0.863563  [get_nets {u_rxreg_data_int[30]}]
#set_resistance 0.12894  [get_nets {u_rxreg_data_int[30]}]
#set_load 0.769667  [get_nets {u_rxreg_data_int[31]}]
#set_resistance 0.116455  [get_nets {u_rxreg_data_int[31]}]
#set_load 0.134895  [get_nets u_rxreg_N29]
#set_resistance 0.0197852  [get_nets u_rxreg_N29]
#set_load 0.15388  [get_nets u_rxreg_N28]
#set_resistance 0.022611  [get_nets u_rxreg_N28]
#set_load 0.125375  [get_nets u_rxreg_N27]
#set_resistance 0.0184606  [get_nets u_rxreg_N27]
#set_load 0.0953658  [get_nets u_rxreg_N26]
#set_resistance 0.0142352  [get_nets u_rxreg_N26]
#set_load 0.0829732  [get_nets u_rxreg_N25]
#set_resistance 0.0123419  [get_nets u_rxreg_N25]
#set_load 0.133425  [get_nets u_rxreg_N24]
#set_resistance 0.0196381  [get_nets u_rxreg_N24]
#set_load 0.157973  [get_nets u_rxreg_N23]
#set_resistance 0.0230295  [get_nets u_rxreg_N23]
#set_load 0.188301  [get_nets u_rxreg_N22]
#set_resistance 0.0276296  [get_nets u_rxreg_N22]
#set_load 0.447785  [get_nets u_rxreg_N9]
#set_resistance 0.0644364  [get_nets u_rxreg_N9]
#set_load 0.639211  [get_nets {u_rxreg_counter[0]}]
#set_resistance 0.0746704  [get_nets {u_rxreg_counter[0]}]
#set_load 0.743701  [get_nets {u_rxreg_counter[1]}]
#set_resistance 0.0890315  [get_nets {u_rxreg_counter[1]}]
#set_load 0.404855  [get_nets {u_rxreg_counter[2]}]
#set_resistance 0.0528056  [get_nets {u_rxreg_counter[2]}]
#set_load 0.536231  [get_nets {u_rxreg_counter[3]}]
#set_resistance 0.0674919  [get_nets {u_rxreg_counter[3]}]
#set_load 0.687182  [get_nets {u_rxreg_counter[4]}]
#set_resistance 0.0930597  [get_nets {u_rxreg_counter[4]}]
#set_load 1.01519  [get_nets {u_rxreg_counter[5]}]
#set_resistance 0.129126  [get_nets {u_rxreg_counter[5]}]
#set_load 0.495481  [get_nets {u_rxreg_counter[6]}]
#set_resistance 0.0663316  [get_nets {u_rxreg_counter[6]}]
#set_load 0.434015  [get_nets {u_rxreg_counter[7]}]
#set_resistance 0.0553936  [get_nets {u_rxreg_counter[7]}]
#set_load 0.12469  [get_nets {u_rxreg_counter_trgt_next[0]}]
#set_resistance 0.0182659  [get_nets {u_rxreg_counter_trgt_next[0]}]
#set_load 0.267491  [get_nets {u_rxreg_counter_trgt_next[1]}]
#set_resistance 0.0387737  [get_nets {u_rxreg_counter_trgt_next[1]}]
#set_load 0.262205  [get_nets {u_rxreg_counter_trgt_next[2]}]
#set_resistance 0.0380943  [get_nets {u_rxreg_counter_trgt_next[2]}]
#set_load 0.38191  [get_nets {u_rxreg_counter_trgt_next[3]}]
#set_resistance 0.0556449  [get_nets {u_rxreg_counter_trgt_next[3]}]
#set_load 0.196029  [get_nets {u_rxreg_counter_trgt_next[4]}]
#set_resistance 0.0291366  [get_nets {u_rxreg_counter_trgt_next[4]}]
#set_load 0.670513  [get_nets {u_rxreg_counter_trgt_next[5]}]
#set_resistance 0.0995751  [get_nets {u_rxreg_counter_trgt_next[5]}]
#set_load 0.167076  [get_nets {u_rxreg_counter_trgt_next[6]}]
#set_resistance 0.0248933  [get_nets {u_rxreg_counter_trgt_next[6]}]
#set_load 0.28315  [get_nets {u_rxreg_counter_trgt_next[7]}]
#set_resistance 0.0423594  [get_nets {u_rxreg_counter_trgt_next[7]}]
#set_load 0.614952  [get_nets u_rxreg_N7]
#set_resistance 0.0842121  [get_nets u_rxreg_N7]
#set_load 0.18671  [get_nets {u_rxreg_counter_trgt[0]}]
#set_resistance 0.0278555  [get_nets {u_rxreg_counter_trgt[0]}]
#set_load 0.151583  [get_nets {u_rxreg_counter_trgt[1]}]
#set_resistance 0.022349  [get_nets {u_rxreg_counter_trgt[1]}]
#set_load 0.628835  [get_nets {u_rxreg_counter_trgt[2]}]
#set_resistance 0.0904625  [get_nets {u_rxreg_counter_trgt[2]}]
#set_load 0.470125  [get_nets {u_rxreg_counter_trgt[3]}]
#set_resistance 0.0694687  [get_nets {u_rxreg_counter_trgt[3]}]
#set_load 0.0876455  [get_nets {u_rxreg_counter_trgt[4]}]
#set_resistance 0.0132431  [get_nets {u_rxreg_counter_trgt[4]}]
#set_load 0.10798  [get_nets {u_rxreg_counter_trgt[5]}]
#set_resistance 0.0154675  [get_nets {u_rxreg_counter_trgt[5]}]
#set_load 0.244661  [get_nets {u_rxreg_counter_trgt[6]}]
#set_resistance 0.0360092  [get_nets {u_rxreg_counter_trgt[6]}]
#set_load 0.36808  [get_nets {u_rxreg_counter_trgt[7]}]
#set_resistance 0.0537281  [get_nets {u_rxreg_counter_trgt[7]}]
#set_load 0.205244  [get_nets u_txreg_sclk_inv]
#set_resistance 0.030797  [get_nets u_txreg_sclk_inv]
#set_load 0.100758  [get_nets u_txreg_N65]
#set_resistance 0.0150634  [get_nets u_txreg_N65]
#set_load 0.326053  [get_nets u_txreg_N64]
#set_resistance 0.0471816  [get_nets u_txreg_N64]
#set_load 0.253643  [get_nets u_txreg_N63]
#set_resistance 0.0375613  [get_nets u_txreg_N63]
#set_load 0.239863  [get_nets u_txreg_N62]
#set_resistance 0.0356896  [get_nets u_txreg_N62]
#set_load 0.0787173  [get_nets u_txreg_N61]
#set_resistance 0.0118795  [get_nets u_txreg_N61]
#set_load 0.0848646  [get_nets u_txreg_N60]
#set_resistance 0.0126474  [get_nets u_txreg_N60]
#set_load 0.182773  [get_nets u_txreg_N59]
#set_resistance 0.0267376  [get_nets u_txreg_N59]
#set_load 0.157454  [get_nets u_txreg_N58]
#set_resistance 0.0238371  [get_nets u_txreg_N58]
#set_load 0.0843833  [get_nets u_txreg_N57]
#set_resistance 0.0126657  [get_nets u_txreg_N57]
#set_load 0.0723106  [get_nets u_txreg_N56]
#set_resistance 0.0108798  [get_nets u_txreg_N56]
#set_load 0.237198  [get_nets u_txreg_N55]
#set_resistance 0.0354838  [get_nets u_txreg_N55]
#set_load 0.227752  [get_nets u_txreg_N54]
#set_resistance 0.0346604  [get_nets u_txreg_N54]
#set_load 0.23313  [get_nets u_txreg_N53]
#set_resistance 0.0349542  [get_nets u_txreg_N53]
#set_load 0.171935  [get_nets u_txreg_N52]
#set_resistance 0.0261315  [get_nets u_txreg_N52]
#set_load 0.091923  [get_nets u_txreg_N51]
#set_resistance 0.013764  [get_nets u_txreg_N51]
#set_load 0.104046  [get_nets u_txreg_N50]
#set_resistance 0.0156862  [get_nets u_txreg_N50]
#set_load 0.191346  [get_nets u_txreg_N49]
#set_resistance 0.0280464  [get_nets u_txreg_N49]
#set_load 0.223427  [get_nets u_txreg_N48]
#set_resistance 0.0327318  [get_nets u_txreg_N48]
#set_load 0.116515  [get_nets u_txreg_N47]
#set_resistance 0.017207  [get_nets u_txreg_N47]
#set_load 0.190303  [get_nets u_txreg_N46]
#set_resistance 0.0281751  [get_nets u_txreg_N46]
#set_load 0.25427  [get_nets u_txreg_N45]
#set_resistance 0.0380044  [get_nets u_txreg_N45]
#set_load 0.154602  [get_nets u_txreg_N44]
#set_resistance 0.0233334  [get_nets u_txreg_N44]
#set_load 0.227639  [get_nets u_txreg_N43]
#set_resistance 0.0337945  [get_nets u_txreg_N43]
#set_load 0.205652  [get_nets u_txreg_N42]
#set_resistance 0.0299646  [get_nets u_txreg_N42]
#set_load 0.13376  [get_nets u_txreg_N41]
#set_resistance 0.0199605  [get_nets u_txreg_N41]
#set_load 0.205634  [get_nets u_txreg_N40]
#set_resistance 0.0304864  [get_nets u_txreg_N40]
#set_load 0.171674  [get_nets u_txreg_N39]
#set_resistance 0.0252802  [get_nets u_txreg_N39]
#set_load 0.104482  [get_nets u_txreg_N38]
#set_resistance 0.015512  [get_nets u_txreg_N38]
#set_load 0.198154  [get_nets u_txreg_N37]
#set_resistance 0.0295113  [get_nets u_txreg_N37]
#set_load 0.141794  [get_nets u_txreg_N36]
#set_resistance 0.0208904  [get_nets u_txreg_N36]
#set_load 0.0956353  [get_nets u_txreg_N35]
#set_resistance 0.0142649  [get_nets u_txreg_N35]
#set_load 0.0859963  [get_nets u_txreg_N34]
#set_resistance 0.0128959  [get_nets u_txreg_N34]
#set_load 0.177296  [get_nets u_txreg_N31]
#set_resistance 0.0266406  [get_nets u_txreg_N31]
#set_load 0.152995  [get_nets u_txreg_N30]
#set_resistance 0.0231748  [get_nets u_txreg_N30]
#set_load 0.0539208  [get_nets u_txreg_N29]
#set_resistance 0.00804747  [get_nets u_txreg_N29]
#set_load 0.156307  [get_nets u_txreg_N28]
#set_resistance 0.0235952  [get_nets u_txreg_N28]
#set_load 0.12528  [get_nets u_txreg_N27]
#set_resistance 0.0184355  [get_nets u_txreg_N27]
#set_load 0.0598101  [get_nets u_txreg_N26]
#set_resistance 0.00904634  [get_nets u_txreg_N26]
#set_load 0.0710198  [get_nets u_txreg_N25]
#set_resistance 0.0106395  [get_nets u_txreg_N25]
#set_load 0.0922299  [get_nets u_txreg_N24]
#set_resistance 0.0136824  [get_nets u_txreg_N24]
#set_load 1.07464  [get_nets u_txreg_N11]
#set_resistance 0.147786  [get_nets u_txreg_N11]
#set_load 0.0689006  [get_nets u_txreg_running]
#set_resistance 0.00989963  [get_nets u_txreg_running]
#set_load 0.230402  [get_nets u_txreg_N10]
#set_resistance 0.0347164  [get_nets u_txreg_N10]
#set_load 0.591235  [get_nets {u_txreg_counter[0]}]
#set_resistance 0.0715634  [get_nets {u_txreg_counter[0]}]
#set_load 0.511724  [get_nets {u_txreg_counter[1]}]
#set_resistance 0.0642667  [get_nets {u_txreg_counter[1]}]
#set_load 0.201031  [get_nets {u_txreg_counter[2]}]
#set_resistance 0.0297083  [get_nets {u_txreg_counter[2]}]
#set_load 0.43878  [get_nets {u_txreg_counter[3]}]
#set_resistance 0.0590106  [get_nets {u_txreg_counter[3]}]
#set_load 0.720983  [get_nets {u_txreg_counter[4]}]
#set_resistance 0.0968678  [get_nets {u_txreg_counter[4]}]
#set_load 0.403915  [get_nets {u_txreg_counter[5]}]
#set_resistance 0.0546459  [get_nets {u_txreg_counter[5]}]
#set_load 0.669128  [get_nets {u_txreg_counter[6]}]
#set_resistance 0.0968257  [get_nets {u_txreg_counter[6]}]
#set_load 0.350407  [get_nets {u_txreg_counter[7]}]
#set_resistance 0.0478014  [get_nets {u_txreg_counter[7]}]
#set_load 0.424953  [get_nets {u_txreg_counter_trgt[0]}]
#set_resistance 0.0644428  [get_nets {u_txreg_counter_trgt[0]}]
#set_load 0.18527  [get_nets {u_txreg_counter_trgt[1]}]
#set_resistance 0.0278385  [get_nets {u_txreg_counter_trgt[1]}]
#set_load 0.121137  [get_nets {u_txreg_counter_trgt[2]}]
#set_resistance 0.0176329  [get_nets {u_txreg_counter_trgt[2]}]
#set_load 0.0868375  [get_nets {u_txreg_counter_trgt[3]}]
#set_resistance 0.0129324  [get_nets {u_txreg_counter_trgt[3]}]
#set_load 0.67152  [get_nets {u_txreg_counter_trgt[4]}]
#set_resistance 0.0988535  [get_nets {u_txreg_counter_trgt[4]}]
#set_load 0.145158  [get_nets {u_txreg_counter_trgt[5]}]
#set_resistance 0.0217798  [get_nets {u_txreg_counter_trgt[5]}]
#set_load 0.238224  [get_nets {u_txreg_counter_trgt[6]}]
#set_resistance 0.0346055  [get_nets {u_txreg_counter_trgt[6]}]
#set_load 0.469477  [get_nets {u_txreg_counter_trgt[7]}]
#set_resistance 0.0714187  [get_nets {u_txreg_counter_trgt[7]}]
#set_load 0.842936  [get_nets {u_txreg_data_int[0]}]
#set_resistance 0.12147  [get_nets {u_txreg_data_int[0]}]
#set_load 0.37748  [get_nets {u_txreg_data_int[1]}]
#set_resistance 0.055054  [get_nets {u_txreg_data_int[1]}]
#set_load 0.576826  [get_nets {u_txreg_data_int[2]}]
#set_resistance 0.08362  [get_nets {u_txreg_data_int[2]}]
#set_load 0.294922  [get_nets {u_txreg_data_int[3]}]
#set_resistance 0.0440572  [get_nets {u_txreg_data_int[3]}]
#set_load 0.59248  [get_nets {u_txreg_data_int[4]}]
#set_resistance 0.0867884  [get_nets {u_txreg_data_int[4]}]
#set_load 0.150855  [get_nets {u_txreg_data_int[5]}]
#set_resistance 0.0220309  [get_nets {u_txreg_data_int[5]}]
#set_load 0.486395  [get_nets {u_txreg_data_int[6]}]
#set_resistance 0.0706875  [get_nets {u_txreg_data_int[6]}]
#set_load 0.288889  [get_nets {u_txreg_data_int[7]}]
#set_resistance 0.0436272  [get_nets {u_txreg_data_int[7]}]
#set_load 0.328083  [get_nets {u_txreg_data_int[8]}]
#set_resistance 0.048744  [get_nets {u_txreg_data_int[8]}]
#set_load 0.424256  [get_nets {u_txreg_data_int[9]}]
#set_resistance 0.06284  [get_nets {u_txreg_data_int[9]}]
#set_load 0.712129  [get_nets {u_txreg_data_int[10]}]
#set_resistance 0.105957  [get_nets {u_txreg_data_int[10]}]
#set_load 0.603503  [get_nets {u_txreg_data_int[11]}]
#set_resistance 0.0905873  [get_nets {u_txreg_data_int[11]}]
#set_load 0.563802  [get_nets {u_txreg_data_int[12]}]
#set_resistance 0.0822943  [get_nets {u_txreg_data_int[12]}]
#set_load 0.969769  [get_nets {u_txreg_data_int[13]}]
#set_resistance 0.141864  [get_nets {u_txreg_data_int[13]}]
#set_load 0.778409  [get_nets {u_txreg_data_int[14]}]
#set_resistance 0.112644  [get_nets {u_txreg_data_int[14]}]
#set_load 0.492702  [get_nets {u_txreg_data_int[15]}]
#set_resistance 0.0717796  [get_nets {u_txreg_data_int[15]}]
#set_load 0.520111  [get_nets {u_txreg_data_int[16]}]
#set_resistance 0.0750682  [get_nets {u_txreg_data_int[16]}]
#set_load 0.130388  [get_nets {u_txreg_data_int[17]}]
#set_resistance 0.0195537  [get_nets {u_txreg_data_int[17]}]
#set_load 0.599155  [get_nets {u_txreg_data_int[18]}]
#set_resistance 0.0873354  [get_nets {u_txreg_data_int[18]}]
#set_load 0.219532  [get_nets {u_txreg_data_int[19]}]
#set_resistance 0.0330479  [get_nets {u_txreg_data_int[19]}]
#set_load 0.641208  [get_nets {u_txreg_data_int[20]}]
#set_resistance 0.0951726  [get_nets {u_txreg_data_int[20]}]
#set_load 0.525143  [get_nets {u_txreg_data_int[21]}]
#set_resistance 0.0792777  [get_nets {u_txreg_data_int[21]}]
#set_load 0.449244  [get_nets {u_txreg_data_int[22]}]
#set_resistance 0.0662331  [get_nets {u_txreg_data_int[22]}]
#set_load 0.477348  [get_nets {u_txreg_data_int[23]}]
#set_resistance 0.0704727  [get_nets {u_txreg_data_int[23]}]
#set_load 0.474424  [get_nets {u_txreg_data_int[24]}]
#set_resistance 0.0692525  [get_nets {u_txreg_data_int[24]}]
#set_load 0.355749  [get_nets {u_txreg_data_int[25]}]
#set_resistance 0.0515604  [get_nets {u_txreg_data_int[25]}]
#set_load 0.307053  [get_nets {u_txreg_data_int[26]}]
#set_resistance 0.0446037  [get_nets {u_txreg_data_int[26]}]
#set_load 0.750227  [get_nets {u_txreg_data_int[27]}]
#set_resistance 0.108321  [get_nets {u_txreg_data_int[27]}]
#set_load 1.38398  [get_nets {u_txreg_data_int[28]}]
#set_resistance 0.198182  [get_nets {u_txreg_data_int[28]}]
#set_load 1.23997  [get_nets {u_txreg_data_int[29]}]
#set_resistance 0.180146  [get_nets {u_txreg_data_int[29]}]
#set_load 0.88544  [get_nets {u_txreg_data_int[30]}]
#set_resistance 0.127594  [get_nets {u_txreg_data_int[30]}]
#set_load 1.54385  [get_nets {u_txreg_data_int[31]}]
#set_resistance 0.223584  [get_nets {u_txreg_data_int[31]}]
#set_load 1.75132  [get_nets u_device_sm_N205]
#set_resistance 0.266543  [get_nets u_device_sm_N205]
#set_load 0.652164  [get_nets u_device_sm_N204]
#set_resistance 0.0986267  [get_nets u_device_sm_N204]
#set_load 0.428009  [get_nets u_device_sm_N203]
#set_resistance 0.0638751  [get_nets u_device_sm_N203]
#set_load 0.430669  [get_nets u_device_sm_N202]
#set_resistance 0.0642048  [get_nets u_device_sm_N202]
#set_load 0.567249  [get_nets u_device_sm_N201]
#set_resistance 0.0832805  [get_nets u_device_sm_N201]
#set_load 0.660405  [get_nets u_device_sm_N200]
#set_resistance 0.0978462  [get_nets u_device_sm_N200]
#set_load 0.683144  [get_nets u_device_sm_N199]
#set_resistance 0.10174  [get_nets u_device_sm_N199]
#set_load 0.654834  [get_nets u_device_sm_N198]
#set_resistance 0.0970655  [get_nets u_device_sm_N198]
#set_load 0.537773  [get_nets u_device_sm_N197]
#set_resistance 0.080236  [get_nets u_device_sm_N197]
#set_load 0.713421  [get_nets u_device_sm_N196]
#set_resistance 0.105232  [get_nets u_device_sm_N196]
#set_load 0.637596  [get_nets u_device_sm_N195]
#set_resistance 0.095127  [get_nets u_device_sm_N195]
#set_load 0.777133  [get_nets u_device_sm_N194]
#set_resistance 0.114992  [get_nets u_device_sm_N194]
#set_load 0.489175  [get_nets u_device_sm_N193]
#set_resistance 0.0726394  [get_nets u_device_sm_N193]
#set_load 0.399275  [get_nets u_device_sm_N192]
#set_resistance 0.0590425  [get_nets u_device_sm_N192]
#set_load 0.764741  [get_nets u_device_sm_N191]
#set_resistance 0.116092  [get_nets u_device_sm_N191]
#set_load 0.918739  [get_nets u_device_sm_N190]
#set_resistance 0.137997  [get_nets u_device_sm_N190]
#set_load 1.26498  [get_nets u_device_sm_N189]
#set_resistance 0.185625  [get_nets u_device_sm_N189]
#set_load 2.28916  [get_nets u_device_sm_N188]
#set_resistance 0.327948  [get_nets u_device_sm_N188]
#set_load 2.27203  [get_nets u_device_sm_N187]
#set_resistance 0.325572  [get_nets u_device_sm_N187]
#set_load 2.18071  [get_nets u_device_sm_N186]
#set_resistance 0.315746  [get_nets u_device_sm_N186]
#set_load 1.87343  [get_nets u_device_sm_N185]
#set_resistance 0.268119  [get_nets u_device_sm_N185]
#set_load 2.76699  [get_nets u_device_sm_N184]
#set_resistance 0.410412  [get_nets u_device_sm_N184]
#set_load 1.44131  [get_nets u_device_sm_N183]
#set_resistance 0.210039  [get_nets u_device_sm_N183]
#set_load 1.86246  [get_nets u_device_sm_N182]
#set_resistance 0.27245  [get_nets u_device_sm_N182]
#set_load 0.736074  [get_nets u_device_sm_N181]
#set_resistance 0.111363  [get_nets u_device_sm_N181]
#set_load 0.554104  [get_nets u_device_sm_N180]
#set_resistance 0.0840686  [get_nets u_device_sm_N180]
#set_load 0.387578  [get_nets u_device_sm_N179]
#set_resistance 0.0583544  [get_nets u_device_sm_N179]
#set_load 0.599522  [get_nets u_device_sm_N178]
#set_resistance 0.0910022  [get_nets u_device_sm_N178]
#set_load 1.52902  [get_nets u_device_sm_N177]
#set_resistance 0.229795  [get_nets u_device_sm_N177]
#set_load 1.68341  [get_nets u_device_sm_N176]
#set_resistance 0.252029  [get_nets u_device_sm_N176]
#set_load 1.87576  [get_nets u_device_sm_N175]
#set_resistance 0.279295  [get_nets u_device_sm_N175]
#set_load 2.19447  [get_nets u_device_sm_N174]
#set_resistance 0.322482  [get_nets u_device_sm_N174]
#set_load 0.811274  [get_nets u_device_sm_N163]
#set_resistance 0.12242  [get_nets u_device_sm_N163]
#set_load 1.019  [get_nets u_device_sm_tx_done_reg]
#set_resistance 0.139809  [get_nets u_device_sm_tx_done_reg]
#set_load 0.753516  [get_nets {u_device_sm_state[0]}]
#set_resistance 0.0833923  [get_nets {u_device_sm_state[0]}]
#set_load 0.726935  [get_nets {u_device_sm_state[1]}]
#set_resistance 0.0874853  [get_nets {u_device_sm_state[1]}]
#set_load 0.834498  [get_nets {u_device_sm_state[2]}]
#set_resistance 0.105019  [get_nets {u_device_sm_state[2]}]
#set_load 0.486274  [get_nets {u_device_sm_state_next[0]}]
#set_resistance 0.0703432  [get_nets {u_device_sm_state_next[0]}]
#set_load 0.191368  [get_nets {u_device_sm_state_next[1]}]
#set_resistance 0.0278441  [get_nets {u_device_sm_state_next[1]}]
#set_load 0.583906  [get_nets {u_device_sm_state_next[2]}]
#set_resistance 0.0843778  [get_nets {u_device_sm_state_next[2]}]
#set_load 0.236229  [get_nets u_device_sm_tx_data_valid_next]
#set_resistance 0.0355334  [get_nets u_device_sm_tx_data_valid_next]
#set_load 0.456597  [get_nets u_device_sm_ctrl_data_tx_ready_next]
#set_resistance 0.068005  [get_nets u_device_sm_ctrl_data_tx_ready_next]
#set_load 0.457264  [get_nets u_device_sm_sample_CMD]
#set_resistance 0.058761  [get_nets u_device_sm_sample_CMD]
#set_load 2.09575  [get_nets u_device_sm_sample_ADDR]
#set_resistance 0.274903  [get_nets u_device_sm_sample_ADDR]
#set_load 0.272757  [get_nets u_device_sm_tx_counter_upd_next]
#set_resistance 0.0401119  [get_nets u_device_sm_tx_counter_upd_next]
#set_load 0.913015  [get_nets u_device_sm_tx_counter_next_3_]
#set_resistance 0.138229  [get_nets u_device_sm_tx_counter_next_3_]
#set_load 1.2354  [get_nets {u_device_sm_s_dummy_cycles[0]}]
#set_resistance 0.177848  [get_nets {u_device_sm_s_dummy_cycles[0]}]
#set_load 1.65365  [get_nets {u_device_sm_s_dummy_cycles[1]}]
#set_resistance 0.238139  [get_nets {u_device_sm_s_dummy_cycles[1]}]
#set_load 0.37885  [get_nets {u_device_sm_s_dummy_cycles[2]}]
#set_resistance 0.0574515  [get_nets {u_device_sm_s_dummy_cycles[2]}]
#set_load 1.17825  [get_nets {u_device_sm_s_dummy_cycles[3]}]
#set_resistance 0.170474  [get_nets {u_device_sm_s_dummy_cycles[3]}]
#set_load 1.43895  [get_nets {u_device_sm_s_dummy_cycles[4]}]
#set_resistance 0.210534  [get_nets {u_device_sm_s_dummy_cycles[4]}]
#set_load 0.408251  [get_nets {u_device_sm_s_dummy_cycles[5]}]
#set_resistance 0.0619574  [get_nets {u_device_sm_s_dummy_cycles[5]}]
#set_load 1.55259  [get_nets {u_device_sm_s_dummy_cycles[6]}]
#set_resistance 0.222407  [get_nets {u_device_sm_s_dummy_cycles[6]}]
#set_load 1.54706  [get_nets {u_device_sm_s_dummy_cycles[7]}]
#set_resistance 0.223745  [get_nets {u_device_sm_s_dummy_cycles[7]}]
#set_load 0.62401  [get_nets {u_device_sm_cmd_reg[0]}]
#set_resistance 0.0942312  [get_nets {u_device_sm_cmd_reg[0]}]
#set_load 0.669321  [get_nets {u_device_sm_cmd_reg[1]}]
#set_resistance 0.100064  [get_nets {u_device_sm_cmd_reg[1]}]
#set_load 0.528336  [get_nets {u_device_sm_cmd_reg[2]}]
#set_resistance 0.0794973  [get_nets {u_device_sm_cmd_reg[2]}]
#set_load 0.540644  [get_nets {u_device_sm_cmd_reg[3]}]
#set_resistance 0.0810981  [get_nets {u_device_sm_cmd_reg[3]}]
#set_load 0.364903  [get_nets {u_device_sm_cmd_reg[4]}]
#set_resistance 0.0533584  [get_nets {u_device_sm_cmd_reg[4]}]
#set_load 1.0433  [get_nets {u_device_sm_cmd_reg[5]}]
#set_resistance 0.152926  [get_nets {u_device_sm_cmd_reg[5]}]
#set_load 0.0702315  [get_nets {u_device_sm_cmd_reg[6]}]
#set_resistance 0.0106611  [get_nets {u_device_sm_cmd_reg[6]}]
#set_load 0.501851  [get_nets {u_device_sm_cmd_reg[7]}]
#set_resistance 0.0722736  [get_nets {u_device_sm_cmd_reg[7]}]
#set_load 1.00422  [get_nets u_spi_device_tlul_plug_N61]
#set_resistance 0.145807  [get_nets u_spi_device_tlul_plug_N61]
#set_load 2.86389  [get_nets u_spi_device_tlul_plug_we]
#set_resistance 0.379867  [get_nets u_spi_device_tlul_plug_we]
#set_load 0.5792  [get_nets {u_spi_device_tlul_plug_state[0]}]
#set_resistance 0.0692645  [get_nets {u_spi_device_tlul_plug_state[0]}]
#set_load 1.24387  [get_nets {u_spi_device_tlul_plug_state[1]}]
#set_resistance 0.172907  [get_nets {u_spi_device_tlul_plug_state[1]}]
#set_load 1.22609  [get_nets {u_spi_device_tlul_plug_wdata_next[0]}]
#set_resistance 0.185479  [get_nets {u_spi_device_tlul_plug_wdata_next[0]}]
#set_load 1.13029  [get_nets {u_spi_device_tlul_plug_wdata_next[1]}]
#set_resistance 0.172031  [get_nets {u_spi_device_tlul_plug_wdata_next[1]}]
#set_load 1.1713  [get_nets {u_spi_device_tlul_plug_wdata_next[2]}]
#set_resistance 0.178152  [get_nets {u_spi_device_tlul_plug_wdata_next[2]}]
#set_load 0.603501  [get_nets {u_spi_device_tlul_plug_wdata_next[3]}]
#set_resistance 0.0907569  [get_nets {u_spi_device_tlul_plug_wdata_next[3]}]
#set_load 0.765165  [get_nets {u_spi_device_tlul_plug_wdata_next[4]}]
#set_resistance 0.113531  [get_nets {u_spi_device_tlul_plug_wdata_next[4]}]
#set_load 0.329006  [get_nets {u_spi_device_tlul_plug_wdata_next[5]}]
#set_resistance 0.0494707  [get_nets {u_spi_device_tlul_plug_wdata_next[5]}]
#set_load 0.529639  [get_nets {u_spi_device_tlul_plug_wdata_next[6]}]
#set_resistance 0.0798157  [get_nets {u_spi_device_tlul_plug_wdata_next[6]}]
#set_load 0.58451  [get_nets {u_spi_device_tlul_plug_wdata_next[7]}]
#set_resistance 0.088381  [get_nets {u_spi_device_tlul_plug_wdata_next[7]}]
#set_load 0.815262  [get_nets {u_spi_device_tlul_plug_wdata_next[8]}]
#set_resistance 0.123883  [get_nets {u_spi_device_tlul_plug_wdata_next[8]}]
#set_load 0.105433  [get_nets {u_spi_device_tlul_plug_wdata_next[9]}]
#set_resistance 0.0156451  [get_nets {u_spi_device_tlul_plug_wdata_next[9]}]
#set_load 0.28556  [get_nets {u_spi_device_tlul_plug_wdata_next[10]}]
#set_resistance 0.04144  [get_nets {u_spi_device_tlul_plug_wdata_next[10]}]
#set_load 0.961862  [get_nets {u_spi_device_tlul_plug_wdata_next[11]}]
#set_resistance 0.146084  [get_nets {u_spi_device_tlul_plug_wdata_next[11]}]
#set_load 0.355591  [get_nets {u_spi_device_tlul_plug_wdata_next[12]}]
#set_resistance 0.053981  [get_nets {u_spi_device_tlul_plug_wdata_next[12]}]
#set_load 0.205649  [get_nets {u_spi_device_tlul_plug_wdata_next[13]}]
#set_resistance 0.0297299  [get_nets {u_spi_device_tlul_plug_wdata_next[13]}]
#set_load 1.18402  [get_nets {u_spi_device_tlul_plug_wdata_next[14]}]
#set_resistance 0.171383  [get_nets {u_spi_device_tlul_plug_wdata_next[14]}]
#set_load 0.424116  [get_nets {u_spi_device_tlul_plug_wdata_next[15]}]
#set_resistance 0.0619157  [get_nets {u_spi_device_tlul_plug_wdata_next[15]}]
#set_load 0.310076  [get_nets {u_spi_device_tlul_plug_wdata_next[16]}]
#set_resistance 0.0443884  [get_nets {u_spi_device_tlul_plug_wdata_next[16]}]
#set_load 0.0710175  [get_nets {u_spi_device_tlul_plug_wdata_next[17]}]
#set_resistance 0.0106786  [get_nets {u_spi_device_tlul_plug_wdata_next[17]}]
#set_load 0.048506  [get_nets {u_spi_device_tlul_plug_wdata_next[18]}]
#set_resistance 0.00736294  [get_nets {u_spi_device_tlul_plug_wdata_next[18]}]
#set_load 0.714476  [get_nets {u_spi_device_tlul_plug_wdata_next[19]}]
#set_resistance 0.107444  [get_nets {u_spi_device_tlul_plug_wdata_next[19]}]
#set_load 0.248368  [get_nets {u_spi_device_tlul_plug_wdata_next[20]}]
#set_resistance 0.0374229  [get_nets {u_spi_device_tlul_plug_wdata_next[20]}]
#set_load 0.869317  [get_nets {u_spi_device_tlul_plug_wdata_next[21]}]
#set_resistance 0.130325  [get_nets {u_spi_device_tlul_plug_wdata_next[21]}]
#set_load 0.325724  [get_nets {u_spi_device_tlul_plug_wdata_next[22]}]
#set_resistance 0.048913  [get_nets {u_spi_device_tlul_plug_wdata_next[22]}]
#set_load 1.07216  [get_nets {u_spi_device_tlul_plug_wdata_next[23]}]
#set_resistance 0.156792  [get_nets {u_spi_device_tlul_plug_wdata_next[23]}]
#set_load 0.300793  [get_nets {u_spi_device_tlul_plug_wdata_next[24]}]
#set_resistance 0.0457409  [get_nets {u_spi_device_tlul_plug_wdata_next[24]}]
#set_load 0.476066  [get_nets {u_spi_device_tlul_plug_wdata_next[25]}]
#set_resistance 0.0699389  [get_nets {u_spi_device_tlul_plug_wdata_next[25]}]
#set_load 0.259378  [get_nets {u_spi_device_tlul_plug_wdata_next[26]}]
#set_resistance 0.0388487  [get_nets {u_spi_device_tlul_plug_wdata_next[26]}]
#set_load 0.568486  [get_nets {u_spi_device_tlul_plug_wdata_next[27]}]
#set_resistance 0.0849036  [get_nets {u_spi_device_tlul_plug_wdata_next[27]}]
#set_load 0.450791  [get_nets {u_spi_device_tlul_plug_wdata_next[28]}]
#set_resistance 0.0664967  [get_nets {u_spi_device_tlul_plug_wdata_next[28]}]
#set_load 0.165423  [get_nets {u_spi_device_tlul_plug_wdata_next[29]}]
#set_resistance 0.0243961  [get_nets {u_spi_device_tlul_plug_wdata_next[29]}]
#set_load 0.209379  [get_nets {u_spi_device_tlul_plug_wdata_next[30]}]
#set_resistance 0.0315933  [get_nets {u_spi_device_tlul_plug_wdata_next[30]}]
#set_load 0.302721  [get_nets {u_spi_device_tlul_plug_wdata_next[31]}]
#set_resistance 0.0451658  [get_nets {u_spi_device_tlul_plug_wdata_next[31]}]
#set_load 0.106001  [get_nets {u_spi_device_tlul_plug_state_next[0]}]
#set_resistance 0.0158476  [get_nets {u_spi_device_tlul_plug_state_next[0]}]
#set_load 0.858507  [get_nets {u_spi_device_tlul_plug_state_next[1]}]
#set_resistance 0.130638  [get_nets {u_spi_device_tlul_plug_state_next[1]}]
#set_load 0.267141  [get_nets u_syncro_rdwr_reg_0_]
#set_resistance 0.0382951  [get_nets u_syncro_rdwr_reg_0_]
#set_load 0.267141  [get_nets {u_syncro_valid_reg[0]}]
#set_resistance 0.0382951  [get_nets {u_syncro_valid_reg[0]}]
#set_load 0.233503  [get_nets {u_syncro_valid_reg[1]}]
#set_resistance 0.0348654  [get_nets {u_syncro_valid_reg[1]}]
#set_load 0.271047  [get_nets {u_syncro_valid_reg[2]}]
#set_resistance 0.0387808  [get_nets {u_syncro_valid_reg[2]}]
#set_load 0.106423  [get_nets u_syncro_cs_reg_0_]
#set_resistance 0.0153866  [get_nets u_syncro_cs_reg_0_]
#set_load 1.02063  [get_nets {u_dcfifo_tx_write_token[0]}]
#set_resistance 0.122189  [get_nets {u_dcfifo_tx_write_token[0]}]
#set_load 1.48525  [get_nets {u_dcfifo_tx_write_token[1]}]
#set_resistance 0.170391  [get_nets {u_dcfifo_tx_write_token[1]}]
#set_load 1.08039  [get_nets {u_dcfifo_tx_write_token[2]}]
#set_resistance 0.132207  [get_nets {u_dcfifo_tx_write_token[2]}]
#set_load 0.781215  [get_nets {u_dcfifo_tx_write_token[3]}]
#set_resistance 0.0898145  [get_nets {u_dcfifo_tx_write_token[3]}]
#set_load 1.01948  [get_nets {u_dcfifo_tx_write_token[4]}]
#set_resistance 0.11353  [get_nets {u_dcfifo_tx_write_token[4]}]
#set_load 1.11167  [get_nets {u_dcfifo_tx_write_token[5]}]
#set_resistance 0.123319  [get_nets {u_dcfifo_tx_write_token[5]}]
#set_load 1.0988  [get_nets {u_dcfifo_tx_write_token[6]}]
#set_resistance 0.115672  [get_nets {u_dcfifo_tx_write_token[6]}]
#set_load 1.02106  [get_nets {u_dcfifo_tx_write_token[7]}]
#set_resistance 0.112428  [get_nets {u_dcfifo_tx_write_token[7]}]
#set_load 0.96182  [get_nets {u_dcfifo_rx_write_token[0]}]
#set_resistance 0.121922  [get_nets {u_dcfifo_rx_write_token[0]}]
#set_load 1.27513  [get_nets {u_dcfifo_rx_write_token[1]}]
#set_resistance 0.15192  [get_nets {u_dcfifo_rx_write_token[1]}]
#set_load 0.759835  [get_nets {u_dcfifo_rx_write_token[2]}]
#set_resistance 0.0910853  [get_nets {u_dcfifo_rx_write_token[2]}]
#set_load 1.38848  [get_nets {u_dcfifo_rx_write_token[3]}]
#set_resistance 0.153369  [get_nets {u_dcfifo_rx_write_token[3]}]
#set_load 0.761931  [get_nets {u_dcfifo_rx_write_token[4]}]
#set_resistance 0.0880738  [get_nets {u_dcfifo_rx_write_token[4]}]
#set_load 1.80271  [get_nets {u_dcfifo_rx_write_token[5]}]
#set_resistance 0.196277  [get_nets {u_dcfifo_rx_write_token[5]}]
#set_load 0.631579  [get_nets {u_dcfifo_rx_write_token[6]}]
#set_resistance 0.0796482  [get_nets {u_dcfifo_rx_write_token[6]}]
#set_load 0.746718  [get_nets {u_dcfifo_rx_write_token[7]}]
#set_resistance 0.0896827  [get_nets {u_dcfifo_rx_write_token[7]}]
#set_load 0.15408  [get_nets u_device_sm_u_spiregs_N34]
#set_resistance 0.0225958  [get_nets u_device_sm_u_spiregs_N34]
#set_load 0.39823  [get_nets u_device_sm_u_spiregs_N33]
#set_resistance 0.0603383  [get_nets u_device_sm_u_spiregs_N33]
#set_load 0.160417  [get_nets u_device_sm_u_spiregs_N32]
#set_resistance 0.0240527  [get_nets u_device_sm_u_spiregs_N32]
#set_load 0.243719  [get_nets u_device_sm_u_spiregs_N31]
#set_resistance 0.0360716  [get_nets u_device_sm_u_spiregs_N31]
#set_load 0.278465  [get_nets {u_device_sm_u_spiregs_reg0[1]}]
#set_resistance 0.0404151  [get_nets {u_device_sm_u_spiregs_reg0[1]}]
#set_load 0.164547  [get_nets {u_device_sm_u_spiregs_reg0[2]}]
#set_resistance 0.0248099  [get_nets {u_device_sm_u_spiregs_reg0[2]}]
#set_load 0.106464  [get_nets {u_device_sm_u_spiregs_reg0[3]}]
#set_resistance 0.0158556  [get_nets {u_device_sm_u_spiregs_reg0[3]}]
#set_load 0.0602092  [get_nets {u_device_sm_u_spiregs_reg0[4]}]
#set_resistance 0.00911373  [get_nets {u_device_sm_u_spiregs_reg0[4]}]
#set_load 0.410279  [get_nets {u_device_sm_u_spiregs_reg0[5]}]
#set_resistance 0.0593274  [get_nets {u_device_sm_u_spiregs_reg0[5]}]
#set_load 0.395272  [get_nets {u_device_sm_u_spiregs_reg0[6]}]
#set_resistance 0.0578406  [get_nets {u_device_sm_u_spiregs_reg0[6]}]
#set_load 0.322375  [get_nets {u_device_sm_u_spiregs_reg0[7]}]
#set_resistance 0.0480235  [get_nets {u_device_sm_u_spiregs_reg0[7]}]
#set_load 0.708658  [get_nets {u_device_sm_u_spiregs_n[16]}]
#set_resistance 0.106112  [get_nets {u_device_sm_u_spiregs_n[16]}]
#set_load 0.62771  [get_nets {u_device_sm_u_spiregs_n[15]}]
#set_resistance 0.0919417  [get_nets {u_device_sm_u_spiregs_n[15]}]
#set_load 0.224126  [get_nets {u_device_sm_u_spiregs_n[14]}]
#set_resistance 0.0333045  [get_nets {u_device_sm_u_spiregs_n[14]}]
#set_load 0.260525  [get_nets {u_device_sm_u_spiregs_n[13]}]
#set_resistance 0.0391492  [get_nets {u_device_sm_u_spiregs_n[13]}]
#set_load 0.134977  [get_nets {u_device_sm_u_spiregs_n[12]}]
#set_resistance 0.0193866  [get_nets {u_device_sm_u_spiregs_n[12]}]
#set_load 0.478891  [get_nets {u_device_sm_u_spiregs_n[11]}]
#set_resistance 0.0690345  [get_nets {u_device_sm_u_spiregs_n[11]}]
#set_load 0.0794587  [get_nets {u_device_sm_u_spiregs_n[10]}]
#set_resistance 0.0115129  [get_nets {u_device_sm_u_spiregs_n[10]}]
#set_load 0.380015  [get_nets {u_device_sm_u_spiregs_n[9]}]
#set_resistance 0.0549092  [get_nets {u_device_sm_u_spiregs_n[9]}]
#set_load 0.307007  [get_nets {u_device_sm_u_spiregs_n[8]}]
#set_resistance 0.0456213  [get_nets {u_device_sm_u_spiregs_n[8]}]
#set_load 0.0834037  [get_nets {u_device_sm_u_spiregs_n[7]}]
#set_resistance 0.012585  [get_nets {u_device_sm_u_spiregs_n[7]}]
#set_load 0.074349  [get_nets {u_device_sm_u_spiregs_n[6]}]
#set_resistance 0.0106425  [get_nets {u_device_sm_u_spiregs_n[6]}]
#set_load 0.110748  [get_nets {u_device_sm_u_spiregs_n[5]}]
#set_resistance 0.0164872  [get_nets {u_device_sm_u_spiregs_n[5]}]
#set_load 0.428066  [get_nets {u_device_sm_u_spiregs_n[4]}]
#set_resistance 0.0619119  [get_nets {u_device_sm_u_spiregs_n[4]}]
#set_load 0.649862  [get_nets {u_device_sm_u_spiregs_n[3]}]
#set_resistance 0.0929727  [get_nets {u_device_sm_u_spiregs_n[3]}]
#set_load 0.103475  [get_nets {u_device_sm_u_spiregs_n[2]}]
#set_resistance 0.0150991  [get_nets {u_device_sm_u_spiregs_n[2]}]
#set_load 0.496839  [get_nets {u_device_sm_u_spiregs_n[1]}]
#set_resistance 0.0722563  [get_nets {u_device_sm_u_spiregs_n[1]}]
#set_load 2.94382  [get_nets u_dcfifo_tx_u_din_write_enable]
#set_resistance 0.366872  [get_nets u_dcfifo_tx_u_din_write_enable]
#set_load 0.837597  [get_nets u_dcfifo_rx_u_din_write_enable]
#set_resistance 0.107051  [get_nets u_dcfifo_rx_u_din_write_enable]
#set_load 0.160629  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_resistance 0.0234114  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_load 0.848853  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_resistance 0.125526  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_load 0.143986  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_resistance 0.021623  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_load 0.531789  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_resistance 0.0766498  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_load 0.61365  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_resistance 0.0902425  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_load 0.0825376  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_resistance 0.0124379  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_load 0.694603  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_resistance 0.100748  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_load 0.138609  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_resistance 0.0205077  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_load 0.70119  [get_nets {u_dcfifo_tx_u_dout_read_token[0]}]
#set_resistance 0.0906382  [get_nets {u_dcfifo_tx_u_dout_read_token[0]}]
#set_load 0.88427  [get_nets {u_dcfifo_tx_u_dout_read_token[1]}]
#set_resistance 0.107942  [get_nets {u_dcfifo_tx_u_dout_read_token[1]}]
#set_load 0.903609  [get_nets {u_dcfifo_tx_u_dout_read_token[2]}]
#set_resistance 0.109087  [get_nets {u_dcfifo_tx_u_dout_read_token[2]}]
#set_load 0.791827  [get_nets {u_dcfifo_tx_u_dout_read_token[3]}]
#set_resistance 0.0915634  [get_nets {u_dcfifo_tx_u_dout_read_token[3]}]
#set_load 0.613793  [get_nets {u_dcfifo_tx_u_dout_read_token[4]}]
#set_resistance 0.0774748  [get_nets {u_dcfifo_tx_u_dout_read_token[4]}]
#set_load 0.625435  [get_nets {u_dcfifo_tx_u_dout_read_token[5]}]
#set_resistance 0.0802145  [get_nets {u_dcfifo_tx_u_dout_read_token[5]}]
#set_load 0.584493  [get_nets {u_dcfifo_tx_u_dout_read_token[6]}]
#set_resistance 0.0746273  [get_nets {u_dcfifo_tx_u_dout_read_token[6]}]
#set_load 0.618366  [get_nets {u_dcfifo_tx_u_dout_read_token[7]}]
#set_resistance 0.0796029  [get_nets {u_dcfifo_tx_u_dout_read_token[7]}]
#set_load 0.224092  [get_nets u_dcfifo_tx_u_dout_read_enable]
#set_resistance 0.0336309  [get_nets u_dcfifo_tx_u_dout_read_enable]
#set_load 0.471035  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_resistance 0.0683765  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_load 0.453753  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_resistance 0.0656561  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_load 0.113039  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_resistance 0.0171861  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_load 0.367876  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_resistance 0.0548648  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_load 0.0819441  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_resistance 0.0117989  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_load 0.544263  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_resistance 0.0784443  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_load 0.924126  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_resistance 0.133244  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_load 0.15033  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_resistance 0.0221735  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_load 0.686027  [get_nets {u_dcfifo_rx_u_dout_read_token[0]}]
#set_resistance 0.0879446  [get_nets {u_dcfifo_rx_u_dout_read_token[0]}]
#set_load 0.777883  [get_nets {u_dcfifo_rx_u_dout_read_token[1]}]
#set_resistance 0.0982952  [get_nets {u_dcfifo_rx_u_dout_read_token[1]}]
#set_load 0.748157  [get_nets {u_dcfifo_rx_u_dout_read_token[2]}]
#set_resistance 0.0940368  [get_nets {u_dcfifo_rx_u_dout_read_token[2]}]
#set_load 0.685776  [get_nets {u_dcfifo_rx_u_dout_read_token[3]}]
#set_resistance 0.0756871  [get_nets {u_dcfifo_rx_u_dout_read_token[3]}]
#set_load 0.918555  [get_nets {u_dcfifo_rx_u_dout_read_token[4]}]
#set_resistance 0.100637  [get_nets {u_dcfifo_rx_u_dout_read_token[4]}]
#set_load 1.27618  [get_nets {u_dcfifo_rx_u_dout_read_token[5]}]
#set_resistance 0.133244  [get_nets {u_dcfifo_rx_u_dout_read_token[5]}]
#set_load 0.550873  [get_nets {u_dcfifo_rx_u_dout_read_token[6]}]
#set_resistance 0.0697535  [get_nets {u_dcfifo_rx_u_dout_read_token[6]}]
#set_load 0.573774  [get_nets {u_dcfifo_rx_u_dout_read_token[7]}]
#set_resistance 0.0741478  [get_nets {u_dcfifo_rx_u_dout_read_token[7]}]
#set_load 0.417497  [get_nets u_dcfifo_tx_u_din_buffer_N33]
#set_resistance 0.0624308  [get_nets u_dcfifo_tx_u_din_buffer_N33]
#set_load 0.511666  [get_nets u_dcfifo_tx_u_din_buffer_N32]
#set_resistance 0.0769985  [get_nets u_dcfifo_tx_u_din_buffer_N32]
#set_load 0.728142  [get_nets u_dcfifo_tx_u_din_buffer_N31]
#set_resistance 0.109265  [get_nets u_dcfifo_tx_u_din_buffer_N31]
#set_load 0.359874  [get_nets u_dcfifo_tx_u_din_buffer_N30]
#set_resistance 0.0541171  [get_nets u_dcfifo_tx_u_din_buffer_N30]
#set_load 0.33917  [get_nets u_dcfifo_tx_u_din_buffer_N29]
#set_resistance 0.0505405  [get_nets u_dcfifo_tx_u_din_buffer_N29]
#set_load 0.462183  [get_nets u_dcfifo_tx_u_din_buffer_N28]
#set_resistance 0.0699526  [get_nets u_dcfifo_tx_u_din_buffer_N28]
#set_load 0.394763  [get_nets u_dcfifo_tx_u_din_buffer_N27]
#set_resistance 0.0589806  [get_nets u_dcfifo_tx_u_din_buffer_N27]
#set_load 0.373455  [get_nets u_dcfifo_tx_u_din_buffer_N26]
#set_resistance 0.0566103  [get_nets u_dcfifo_tx_u_din_buffer_N26]
#set_load 0.241382  [get_nets {u_dcfifo_tx_u_din_buffer_data[0]}]
#set_resistance 0.0367228  [get_nets {u_dcfifo_tx_u_din_buffer_data[0]}]
#set_load 0.0819625  [get_nets {u_dcfifo_tx_u_din_buffer_data[1]}]
#set_resistance 0.0122812  [get_nets {u_dcfifo_tx_u_din_buffer_data[1]}]
#set_load 0.0417033  [get_nets {u_dcfifo_tx_u_din_buffer_data[2]}]
#set_resistance 0.00617187  [get_nets {u_dcfifo_tx_u_din_buffer_data[2]}]
#set_load 0.214149  [get_nets {u_dcfifo_tx_u_din_buffer_data[3]}]
#set_resistance 0.0312677  [get_nets {u_dcfifo_tx_u_din_buffer_data[3]}]
#set_load 0.143573  [get_nets {u_dcfifo_tx_u_din_buffer_data[4]}]
#set_resistance 0.0216144  [get_nets {u_dcfifo_tx_u_din_buffer_data[4]}]
#set_load 0.346457  [get_nets {u_dcfifo_tx_u_din_buffer_data[5]}]
#set_resistance 0.0524175  [get_nets {u_dcfifo_tx_u_din_buffer_data[5]}]
#set_load 0.411024  [get_nets {u_dcfifo_tx_u_din_buffer_data[6]}]
#set_resistance 0.0620642  [get_nets {u_dcfifo_tx_u_din_buffer_data[6]}]
#set_load 0.266384  [get_nets {u_dcfifo_tx_u_din_buffer_data[7]}]
#set_resistance 0.0401419  [get_nets {u_dcfifo_tx_u_din_buffer_data[7]}]
#set_load 0.167544  [get_nets {u_dcfifo_tx_u_din_buffer_data[8]}]
#set_resistance 0.0254945  [get_nets {u_dcfifo_tx_u_din_buffer_data[8]}]
#set_load 0.0571399  [get_nets {u_dcfifo_tx_u_din_buffer_data[9]}]
#set_resistance 0.00864499  [get_nets {u_dcfifo_tx_u_din_buffer_data[9]}]
#set_load 0.219321  [get_nets {u_dcfifo_tx_u_din_buffer_data[10]}]
#set_resistance 0.032985  [get_nets {u_dcfifo_tx_u_din_buffer_data[10]}]
#set_load 0.0937167  [get_nets {u_dcfifo_tx_u_din_buffer_data[11]}]
#set_resistance 0.0139466  [get_nets {u_dcfifo_tx_u_din_buffer_data[11]}]
#set_load 0.218147  [get_nets {u_dcfifo_tx_u_din_buffer_data[12]}]
#set_resistance 0.0325739  [get_nets {u_dcfifo_tx_u_din_buffer_data[12]}]
#set_load 0.214299  [get_nets {u_dcfifo_tx_u_din_buffer_data[13]}]
#set_resistance 0.031416  [get_nets {u_dcfifo_tx_u_din_buffer_data[13]}]
#set_load 0.147172  [get_nets {u_dcfifo_tx_u_din_buffer_data[14]}]
#set_resistance 0.0221817  [get_nets {u_dcfifo_tx_u_din_buffer_data[14]}]
#set_load 0.100102  [get_nets {u_dcfifo_tx_u_din_buffer_data[15]}]
#set_resistance 0.0149271  [get_nets {u_dcfifo_tx_u_din_buffer_data[15]}]
#set_load 0.236658  [get_nets {u_dcfifo_tx_u_din_buffer_data[16]}]
#set_resistance 0.034779  [get_nets {u_dcfifo_tx_u_din_buffer_data[16]}]
#set_load 0.0780353  [get_nets {u_dcfifo_tx_u_din_buffer_data[17]}]
#set_resistance 0.0118739  [get_nets {u_dcfifo_tx_u_din_buffer_data[17]}]
#set_load 0.379527  [get_nets {u_dcfifo_tx_u_din_buffer_data[18]}]
#set_resistance 0.0547645  [get_nets {u_dcfifo_tx_u_din_buffer_data[18]}]
#set_load 0.0762603  [get_nets {u_dcfifo_tx_u_din_buffer_data[19]}]
#set_resistance 0.0113781  [get_nets {u_dcfifo_tx_u_din_buffer_data[19]}]
#set_load 0.381399  [get_nets {u_dcfifo_tx_u_din_buffer_data[20]}]
#set_resistance 0.0570392  [get_nets {u_dcfifo_tx_u_din_buffer_data[20]}]
#set_load 0.232747  [get_nets {u_dcfifo_tx_u_din_buffer_data[21]}]
#set_resistance 0.0350496  [get_nets {u_dcfifo_tx_u_din_buffer_data[21]}]
#set_load 0.0292098  [get_nets {u_dcfifo_tx_u_din_buffer_data[22]}]
#set_resistance 0.00424057  [get_nets {u_dcfifo_tx_u_din_buffer_data[22]}]
#set_load 0.0741371  [get_nets {u_dcfifo_tx_u_din_buffer_data[23]}]
#set_resistance 0.0110686  [get_nets {u_dcfifo_tx_u_din_buffer_data[23]}]
#set_load 0.142763  [get_nets {u_dcfifo_tx_u_din_buffer_data[24]}]
#set_resistance 0.0208212  [get_nets {u_dcfifo_tx_u_din_buffer_data[24]}]
#set_load 0.0857917  [get_nets {u_dcfifo_tx_u_din_buffer_data[25]}]
#set_resistance 0.0129242  [get_nets {u_dcfifo_tx_u_din_buffer_data[25]}]
#set_load 0.0392729  [get_nets {u_dcfifo_tx_u_din_buffer_data[26]}]
#set_resistance 0.00580703  [get_nets {u_dcfifo_tx_u_din_buffer_data[26]}]
#set_load 0.167143  [get_nets {u_dcfifo_tx_u_din_buffer_data[27]}]
#set_resistance 0.0253424  [get_nets {u_dcfifo_tx_u_din_buffer_data[27]}]
#set_load 0.0727832  [get_nets {u_dcfifo_tx_u_din_buffer_data[28]}]
#set_resistance 0.0104182  [get_nets {u_dcfifo_tx_u_din_buffer_data[28]}]
#set_load 0.0571455  [get_nets {u_dcfifo_tx_u_din_buffer_data[29]}]
#set_resistance 0.00820157  [get_nets {u_dcfifo_tx_u_din_buffer_data[29]}]
#set_load 0.0308629  [get_nets {u_dcfifo_tx_u_din_buffer_data[30]}]
#set_resistance 0.00451604  [get_nets {u_dcfifo_tx_u_din_buffer_data[30]}]
#set_load 0.4883  [get_nets {u_dcfifo_tx_u_din_buffer_data[31]}]
#set_resistance 0.0705038  [get_nets {u_dcfifo_tx_u_din_buffer_data[31]}]
#set_load 0.389068  [get_nets {u_dcfifo_tx_u_din_buffer_data[32]}]
#set_resistance 0.0586708  [get_nets {u_dcfifo_tx_u_din_buffer_data[32]}]
#set_load 0.198746  [get_nets {u_dcfifo_tx_u_din_buffer_data[33]}]
#set_resistance 0.0296287  [get_nets {u_dcfifo_tx_u_din_buffer_data[33]}]
#set_load 0.12228  [get_nets {u_dcfifo_tx_u_din_buffer_data[34]}]
#set_resistance 0.0176857  [get_nets {u_dcfifo_tx_u_din_buffer_data[34]}]
#set_load 0.103878  [get_nets {u_dcfifo_tx_u_din_buffer_data[35]}]
#set_resistance 0.0154533  [get_nets {u_dcfifo_tx_u_din_buffer_data[35]}]
#set_load 0.0660819  [get_nets {u_dcfifo_tx_u_din_buffer_data[36]}]
#set_resistance 0.00969549  [get_nets {u_dcfifo_tx_u_din_buffer_data[36]}]
#set_load 0.122916  [get_nets {u_dcfifo_tx_u_din_buffer_data[37]}]
#set_resistance 0.0184938  [get_nets {u_dcfifo_tx_u_din_buffer_data[37]}]
#set_load 0.0430521  [get_nets {u_dcfifo_tx_u_din_buffer_data[38]}]
#set_resistance 0.00617027  [get_nets {u_dcfifo_tx_u_din_buffer_data[38]}]
#set_load 0.113027  [get_nets {u_dcfifo_tx_u_din_buffer_data[39]}]
#set_resistance 0.0168537  [get_nets {u_dcfifo_tx_u_din_buffer_data[39]}]
#set_load 0.14765  [get_nets {u_dcfifo_tx_u_din_buffer_data[40]}]
#set_resistance 0.0221048  [get_nets {u_dcfifo_tx_u_din_buffer_data[40]}]
#set_load 0.145309  [get_nets {u_dcfifo_tx_u_din_buffer_data[41]}]
#set_resistance 0.0219346  [get_nets {u_dcfifo_tx_u_din_buffer_data[41]}]
#set_load 0.0323199  [get_nets {u_dcfifo_tx_u_din_buffer_data[42]}]
#set_resistance 0.00468931  [get_nets {u_dcfifo_tx_u_din_buffer_data[42]}]
#set_load 0.231964  [get_nets {u_dcfifo_tx_u_din_buffer_data[43]}]
#set_resistance 0.0344909  [get_nets {u_dcfifo_tx_u_din_buffer_data[43]}]
#set_load 0.357298  [get_nets {u_dcfifo_tx_u_din_buffer_data[44]}]
#set_resistance 0.0517522  [get_nets {u_dcfifo_tx_u_din_buffer_data[44]}]
#set_load 0.241571  [get_nets {u_dcfifo_tx_u_din_buffer_data[45]}]
#set_resistance 0.0349604  [get_nets {u_dcfifo_tx_u_din_buffer_data[45]}]
#set_load 0.0735566  [get_nets {u_dcfifo_tx_u_din_buffer_data[46]}]
#set_resistance 0.0105598  [get_nets {u_dcfifo_tx_u_din_buffer_data[46]}]
#set_load 0.130844  [get_nets {u_dcfifo_tx_u_din_buffer_data[47]}]
#set_resistance 0.0198095  [get_nets {u_dcfifo_tx_u_din_buffer_data[47]}]
#set_load 0.0697342  [get_nets {u_dcfifo_tx_u_din_buffer_data[48]}]
#set_resistance 0.0101775  [get_nets {u_dcfifo_tx_u_din_buffer_data[48]}]
#set_load 0.0786275  [get_nets {u_dcfifo_tx_u_din_buffer_data[49]}]
#set_resistance 0.0117501  [get_nets {u_dcfifo_tx_u_din_buffer_data[49]}]
#set_load 0.0310203  [get_nets {u_dcfifo_tx_u_din_buffer_data[50]}]
#set_resistance 0.00446217  [get_nets {u_dcfifo_tx_u_din_buffer_data[50]}]
#set_load 0.119538  [get_nets {u_dcfifo_tx_u_din_buffer_data[51]}]
#set_resistance 0.0177024  [get_nets {u_dcfifo_tx_u_din_buffer_data[51]}]
#set_load 0.256965  [get_nets {u_dcfifo_tx_u_din_buffer_data[52]}]
#set_resistance 0.0385815  [get_nets {u_dcfifo_tx_u_din_buffer_data[52]}]
#set_load 0.124571  [get_nets {u_dcfifo_tx_u_din_buffer_data[53]}]
#set_resistance 0.0178955  [get_nets {u_dcfifo_tx_u_din_buffer_data[53]}]
#set_load 0.222966  [get_nets {u_dcfifo_tx_u_din_buffer_data[54]}]
#set_resistance 0.0325608  [get_nets {u_dcfifo_tx_u_din_buffer_data[54]}]
#set_load 0.0916399  [get_nets {u_dcfifo_tx_u_din_buffer_data[55]}]
#set_resistance 0.0137084  [get_nets {u_dcfifo_tx_u_din_buffer_data[55]}]
#set_load 0.342237  [get_nets {u_dcfifo_tx_u_din_buffer_data[56]}]
#set_resistance 0.051557  [get_nets {u_dcfifo_tx_u_din_buffer_data[56]}]
#set_load 0.182779  [get_nets {u_dcfifo_tx_u_din_buffer_data[57]}]
#set_resistance 0.027357  [get_nets {u_dcfifo_tx_u_din_buffer_data[57]}]
#set_load 0.194539  [get_nets {u_dcfifo_tx_u_din_buffer_data[58]}]
#set_resistance 0.0290941  [get_nets {u_dcfifo_tx_u_din_buffer_data[58]}]
#set_load 0.101723  [get_nets {u_dcfifo_tx_u_din_buffer_data[59]}]
#set_resistance 0.0153854  [get_nets {u_dcfifo_tx_u_din_buffer_data[59]}]
#set_load 0.107835  [get_nets {u_dcfifo_tx_u_din_buffer_data[60]}]
#set_resistance 0.0158342  [get_nets {u_dcfifo_tx_u_din_buffer_data[60]}]
#set_load 0.090319  [get_nets {u_dcfifo_tx_u_din_buffer_data[61]}]
#set_resistance 0.0136575  [get_nets {u_dcfifo_tx_u_din_buffer_data[61]}]
#set_load 0.0345545  [get_nets {u_dcfifo_tx_u_din_buffer_data[62]}]
#set_resistance 0.00510843  [get_nets {u_dcfifo_tx_u_din_buffer_data[62]}]
#set_load 0.278529  [get_nets {u_dcfifo_tx_u_din_buffer_data[63]}]
#set_resistance 0.0415097  [get_nets {u_dcfifo_tx_u_din_buffer_data[63]}]
#set_load 0.0789454  [get_nets {u_dcfifo_tx_u_din_buffer_data[64]}]
#set_resistance 0.0115576  [get_nets {u_dcfifo_tx_u_din_buffer_data[64]}]
#set_load 0.113334  [get_nets {u_dcfifo_tx_u_din_buffer_data[65]}]
#set_resistance 0.017072  [get_nets {u_dcfifo_tx_u_din_buffer_data[65]}]
#set_load 0.0462066  [get_nets {u_dcfifo_tx_u_din_buffer_data[66]}]
#set_resistance 0.00692497  [get_nets {u_dcfifo_tx_u_din_buffer_data[66]}]
#set_load 0.303051  [get_nets {u_dcfifo_tx_u_din_buffer_data[67]}]
#set_resistance 0.0442625  [get_nets {u_dcfifo_tx_u_din_buffer_data[67]}]
#set_load 0.0732237  [get_nets {u_dcfifo_tx_u_din_buffer_data[68]}]
#set_resistance 0.0109155  [get_nets {u_dcfifo_tx_u_din_buffer_data[68]}]
#set_load 0.100671  [get_nets {u_dcfifo_tx_u_din_buffer_data[69]}]
#set_resistance 0.0148948  [get_nets {u_dcfifo_tx_u_din_buffer_data[69]}]
#set_load 0.0630858  [get_nets {u_dcfifo_tx_u_din_buffer_data[70]}]
#set_resistance 0.00903688  [get_nets {u_dcfifo_tx_u_din_buffer_data[70]}]
#set_load 0.15354  [get_nets {u_dcfifo_tx_u_din_buffer_data[71]}]
#set_resistance 0.0229015  [get_nets {u_dcfifo_tx_u_din_buffer_data[71]}]
#set_load 0.0872486  [get_nets {u_dcfifo_tx_u_din_buffer_data[72]}]
#set_resistance 0.0125629  [get_nets {u_dcfifo_tx_u_din_buffer_data[72]}]
#set_load 0.067462  [get_nets {u_dcfifo_tx_u_din_buffer_data[73]}]
#set_resistance 0.0102282  [get_nets {u_dcfifo_tx_u_din_buffer_data[73]}]
#set_load 0.0612085  [get_nets {u_dcfifo_tx_u_din_buffer_data[74]}]
#set_resistance 0.00905073  [get_nets {u_dcfifo_tx_u_din_buffer_data[74]}]
#set_load 0.0302134  [get_nets {u_dcfifo_tx_u_din_buffer_data[75]}]
#set_resistance 0.00434052  [get_nets {u_dcfifo_tx_u_din_buffer_data[75]}]
#set_load 0.225719  [get_nets {u_dcfifo_tx_u_din_buffer_data[76]}]
#set_resistance 0.0328895  [get_nets {u_dcfifo_tx_u_din_buffer_data[76]}]
#set_load 0.183713  [get_nets {u_dcfifo_tx_u_din_buffer_data[77]}]
#set_resistance 0.0274772  [get_nets {u_dcfifo_tx_u_din_buffer_data[77]}]
#set_load 0.42515  [get_nets {u_dcfifo_tx_u_din_buffer_data[78]}]
#set_resistance 0.0611286  [get_nets {u_dcfifo_tx_u_din_buffer_data[78]}]
#set_load 0.398885  [get_nets {u_dcfifo_tx_u_din_buffer_data[79]}]
#set_resistance 0.0577558  [get_nets {u_dcfifo_tx_u_din_buffer_data[79]}]
#set_load 0.133037  [get_nets {u_dcfifo_tx_u_din_buffer_data[80]}]
#set_resistance 0.0202356  [get_nets {u_dcfifo_tx_u_din_buffer_data[80]}]
#set_load 0.116268  [get_nets {u_dcfifo_tx_u_din_buffer_data[81]}]
#set_resistance 0.0176074  [get_nets {u_dcfifo_tx_u_din_buffer_data[81]}]
#set_load 0.413945  [get_nets {u_dcfifo_tx_u_din_buffer_data[82]}]
#set_resistance 0.062352  [get_nets {u_dcfifo_tx_u_din_buffer_data[82]}]
#set_load 0.635601  [get_nets {u_dcfifo_tx_u_din_buffer_data[83]}]
#set_resistance 0.0960615  [get_nets {u_dcfifo_tx_u_din_buffer_data[83]}]
#set_load 0.510101  [get_nets {u_dcfifo_tx_u_din_buffer_data[84]}]
#set_resistance 0.0774653  [get_nets {u_dcfifo_tx_u_din_buffer_data[84]}]
#set_load 0.195974  [get_nets {u_dcfifo_tx_u_din_buffer_data[85]}]
#set_resistance 0.029711  [get_nets {u_dcfifo_tx_u_din_buffer_data[85]}]
#set_load 0.193795  [get_nets {u_dcfifo_tx_u_din_buffer_data[86]}]
#set_resistance 0.0290109  [get_nets {u_dcfifo_tx_u_din_buffer_data[86]}]
#set_load 0.081896  [get_nets {u_dcfifo_tx_u_din_buffer_data[87]}]
#set_resistance 0.0121971  [get_nets {u_dcfifo_tx_u_din_buffer_data[87]}]
#set_load 0.29632  [get_nets {u_dcfifo_tx_u_din_buffer_data[88]}]
#set_resistance 0.0443159  [get_nets {u_dcfifo_tx_u_din_buffer_data[88]}]
#set_load 0.128277  [get_nets {u_dcfifo_tx_u_din_buffer_data[89]}]
#set_resistance 0.0189116  [get_nets {u_dcfifo_tx_u_din_buffer_data[89]}]
#set_load 0.0348366  [get_nets {u_dcfifo_tx_u_din_buffer_data[90]}]
#set_resistance 0.00499453  [get_nets {u_dcfifo_tx_u_din_buffer_data[90]}]
#set_load 0.0729329  [get_nets {u_dcfifo_tx_u_din_buffer_data[91]}]
#set_resistance 0.011023  [get_nets {u_dcfifo_tx_u_din_buffer_data[91]}]
#set_load 0.339024  [get_nets {u_dcfifo_tx_u_din_buffer_data[92]}]
#set_resistance 0.0505552  [get_nets {u_dcfifo_tx_u_din_buffer_data[92]}]
#set_load 0.0553686  [get_nets {u_dcfifo_tx_u_din_buffer_data[93]}]
#set_resistance 0.00797961  [get_nets {u_dcfifo_tx_u_din_buffer_data[93]}]
#set_load 0.152428  [get_nets {u_dcfifo_tx_u_din_buffer_data[94]}]
#set_resistance 0.0222942  [get_nets {u_dcfifo_tx_u_din_buffer_data[94]}]
#set_load 0.0373054  [get_nets {u_dcfifo_tx_u_din_buffer_data[95]}]
#set_resistance 0.00541762  [get_nets {u_dcfifo_tx_u_din_buffer_data[95]}]
#set_load 0.107403  [get_nets {u_dcfifo_tx_u_din_buffer_data[96]}]
#set_resistance 0.0159367  [get_nets {u_dcfifo_tx_u_din_buffer_data[96]}]
#set_load 0.266382  [get_nets {u_dcfifo_tx_u_din_buffer_data[97]}]
#set_resistance 0.0398224  [get_nets {u_dcfifo_tx_u_din_buffer_data[97]}]
#set_load 0.221125  [get_nets {u_dcfifo_tx_u_din_buffer_data[98]}]
#set_resistance 0.0320526  [get_nets {u_dcfifo_tx_u_din_buffer_data[98]}]
#set_load 0.165316  [get_nets {u_dcfifo_tx_u_din_buffer_data[99]}]
#set_resistance 0.0236735  [get_nets {u_dcfifo_tx_u_din_buffer_data[99]}]
#set_load 0.111098  [get_nets {u_dcfifo_tx_u_din_buffer_data[100]}]
#set_resistance 0.0168159  [get_nets {u_dcfifo_tx_u_din_buffer_data[100]}]
#set_load 0.226169  [get_nets {u_dcfifo_tx_u_din_buffer_data[101]}]
#set_resistance 0.0339408  [get_nets {u_dcfifo_tx_u_din_buffer_data[101]}]
#set_load 0.171289  [get_nets {u_dcfifo_tx_u_din_buffer_data[102]}]
#set_resistance 0.0260603  [get_nets {u_dcfifo_tx_u_din_buffer_data[102]}]
#set_load 0.0476818  [get_nets {u_dcfifo_tx_u_din_buffer_data[103]}]
#set_resistance 0.00692852  [get_nets {u_dcfifo_tx_u_din_buffer_data[103]}]
#set_load 0.0686072  [get_nets {u_dcfifo_tx_u_din_buffer_data[104]}]
#set_resistance 0.0104049  [get_nets {u_dcfifo_tx_u_din_buffer_data[104]}]
#set_load 0.149553  [get_nets {u_dcfifo_tx_u_din_buffer_data[105]}]
#set_resistance 0.0218625  [get_nets {u_dcfifo_tx_u_din_buffer_data[105]}]
#set_load 0.273654  [get_nets {u_dcfifo_tx_u_din_buffer_data[106]}]
#set_resistance 0.0411323  [get_nets {u_dcfifo_tx_u_din_buffer_data[106]}]
#set_load 0.160489  [get_nets {u_dcfifo_tx_u_din_buffer_data[107]}]
#set_resistance 0.0241693  [get_nets {u_dcfifo_tx_u_din_buffer_data[107]}]
#set_load 0.170319  [get_nets {u_dcfifo_tx_u_din_buffer_data[108]}]
#set_resistance 0.0253862  [get_nets {u_dcfifo_tx_u_din_buffer_data[108]}]
#set_load 0.128355  [get_nets {u_dcfifo_tx_u_din_buffer_data[109]}]
#set_resistance 0.0194519  [get_nets {u_dcfifo_tx_u_din_buffer_data[109]}]
#set_load 0.0789977  [get_nets {u_dcfifo_tx_u_din_buffer_data[110]}]
#set_resistance 0.0117591  [get_nets {u_dcfifo_tx_u_din_buffer_data[110]}]
#set_load 0.0444366  [get_nets {u_dcfifo_tx_u_din_buffer_data[111]}]
#set_resistance 0.00648777  [get_nets {u_dcfifo_tx_u_din_buffer_data[111]}]
#set_load 0.552067  [get_nets {u_dcfifo_tx_u_din_buffer_data[112]}]
#set_resistance 0.0825064  [get_nets {u_dcfifo_tx_u_din_buffer_data[112]}]
#set_load 0.498175  [get_nets {u_dcfifo_tx_u_din_buffer_data[113]}]
#set_resistance 0.074087  [get_nets {u_dcfifo_tx_u_din_buffer_data[113]}]
#set_load 0.282706  [get_nets {u_dcfifo_tx_u_din_buffer_data[114]}]
#set_resistance 0.0410797  [get_nets {u_dcfifo_tx_u_din_buffer_data[114]}]
#set_load 0.176463  [get_nets {u_dcfifo_tx_u_din_buffer_data[115]}]
#set_resistance 0.0267409  [get_nets {u_dcfifo_tx_u_din_buffer_data[115]}]
#set_load 0.441531  [get_nets {u_dcfifo_tx_u_din_buffer_data[116]}]
#set_resistance 0.0669688  [get_nets {u_dcfifo_tx_u_din_buffer_data[116]}]
#set_load 0.494489  [get_nets {u_dcfifo_tx_u_din_buffer_data[117]}]
#set_resistance 0.0751506  [get_nets {u_dcfifo_tx_u_din_buffer_data[117]}]
#set_load 0.168921  [get_nets {u_dcfifo_tx_u_din_buffer_data[118]}]
#set_resistance 0.0242147  [get_nets {u_dcfifo_tx_u_din_buffer_data[118]}]
#set_load 0.525925  [get_nets {u_dcfifo_tx_u_din_buffer_data[119]}]
#set_resistance 0.0756963  [get_nets {u_dcfifo_tx_u_din_buffer_data[119]}]
#set_load 0.0683328  [get_nets {u_dcfifo_tx_u_din_buffer_data[120]}]
#set_resistance 0.00978191  [get_nets {u_dcfifo_tx_u_din_buffer_data[120]}]
#set_load 0.0914307  [get_nets {u_dcfifo_tx_u_din_buffer_data[121]}]
#set_resistance 0.0138736  [get_nets {u_dcfifo_tx_u_din_buffer_data[121]}]
#set_load 0.185148  [get_nets {u_dcfifo_tx_u_din_buffer_data[122]}]
#set_resistance 0.0279702  [get_nets {u_dcfifo_tx_u_din_buffer_data[122]}]
#set_load 0.0321354  [get_nets {u_dcfifo_tx_u_din_buffer_data[123]}]
#set_resistance 0.00476955  [get_nets {u_dcfifo_tx_u_din_buffer_data[123]}]
#set_load 0.209958  [get_nets {u_dcfifo_tx_u_din_buffer_data[124]}]
#set_resistance 0.0315152  [get_nets {u_dcfifo_tx_u_din_buffer_data[124]}]
#set_load 0.100109  [get_nets {u_dcfifo_tx_u_din_buffer_data[125]}]
#set_resistance 0.0149857  [get_nets {u_dcfifo_tx_u_din_buffer_data[125]}]
#set_load 0.19742  [get_nets {u_dcfifo_tx_u_din_buffer_data[126]}]
#set_resistance 0.0289846  [get_nets {u_dcfifo_tx_u_din_buffer_data[126]}]
#set_load 0.09739  [get_nets {u_dcfifo_tx_u_din_buffer_data[127]}]
#set_resistance 0.0145718  [get_nets {u_dcfifo_tx_u_din_buffer_data[127]}]
#set_load 0.0766171  [get_nets {u_dcfifo_tx_u_din_buffer_data[128]}]
#set_resistance 0.0114785  [get_nets {u_dcfifo_tx_u_din_buffer_data[128]}]
#set_load 0.239103  [get_nets {u_dcfifo_tx_u_din_buffer_data[129]}]
#set_resistance 0.0359326  [get_nets {u_dcfifo_tx_u_din_buffer_data[129]}]
#set_load 0.156867  [get_nets {u_dcfifo_tx_u_din_buffer_data[130]}]
#set_resistance 0.0227285  [get_nets {u_dcfifo_tx_u_din_buffer_data[130]}]
#set_load 0.28984  [get_nets {u_dcfifo_tx_u_din_buffer_data[131]}]
#set_resistance 0.0419021  [get_nets {u_dcfifo_tx_u_din_buffer_data[131]}]
#set_load 0.0615984  [get_nets {u_dcfifo_tx_u_din_buffer_data[132]}]
#set_resistance 0.0093725  [get_nets {u_dcfifo_tx_u_din_buffer_data[132]}]
#set_load 0.228791  [get_nets {u_dcfifo_tx_u_din_buffer_data[133]}]
#set_resistance 0.0332148  [get_nets {u_dcfifo_tx_u_din_buffer_data[133]}]
#set_load 0.0826408  [get_nets {u_dcfifo_tx_u_din_buffer_data[134]}]
#set_resistance 0.0124759  [get_nets {u_dcfifo_tx_u_din_buffer_data[134]}]
#set_load 0.0480872  [get_nets {u_dcfifo_tx_u_din_buffer_data[135]}]
#set_resistance 0.00694369  [get_nets {u_dcfifo_tx_u_din_buffer_data[135]}]
#set_load 0.110276  [get_nets {u_dcfifo_tx_u_din_buffer_data[136]}]
#set_resistance 0.0162707  [get_nets {u_dcfifo_tx_u_din_buffer_data[136]}]
#set_load 0.0456801  [get_nets {u_dcfifo_tx_u_din_buffer_data[137]}]
#set_resistance 0.00662424  [get_nets {u_dcfifo_tx_u_din_buffer_data[137]}]
#set_load 0.0706004  [get_nets {u_dcfifo_tx_u_din_buffer_data[138]}]
#set_resistance 0.0103832  [get_nets {u_dcfifo_tx_u_din_buffer_data[138]}]
#set_load 0.0279095  [get_nets {u_dcfifo_tx_u_din_buffer_data[139]}]
#set_resistance 0.00403952  [get_nets {u_dcfifo_tx_u_din_buffer_data[139]}]
#set_load 0.118538  [get_nets {u_dcfifo_tx_u_din_buffer_data[140]}]
#set_resistance 0.0175698  [get_nets {u_dcfifo_tx_u_din_buffer_data[140]}]
#set_load 0.134271  [get_nets {u_dcfifo_tx_u_din_buffer_data[141]}]
#set_resistance 0.0193225  [get_nets {u_dcfifo_tx_u_din_buffer_data[141]}]
#set_load 0.365201  [get_nets {u_dcfifo_tx_u_din_buffer_data[142]}]
#set_resistance 0.0548743  [get_nets {u_dcfifo_tx_u_din_buffer_data[142]}]
#set_load 0.317492  [get_nets {u_dcfifo_tx_u_din_buffer_data[143]}]
#set_resistance 0.0469876  [get_nets {u_dcfifo_tx_u_din_buffer_data[143]}]
#set_load 0.0812522  [get_nets {u_dcfifo_tx_u_din_buffer_data[144]}]
#set_resistance 0.0121324  [get_nets {u_dcfifo_tx_u_din_buffer_data[144]}]
#set_load 0.0451558  [get_nets {u_dcfifo_tx_u_din_buffer_data[145]}]
#set_resistance 0.00674077  [get_nets {u_dcfifo_tx_u_din_buffer_data[145]}]
#set_load 0.478363  [get_nets {u_dcfifo_tx_u_din_buffer_data[146]}]
#set_resistance 0.0707485  [get_nets {u_dcfifo_tx_u_din_buffer_data[146]}]
#set_load 0.179652  [get_nets {u_dcfifo_tx_u_din_buffer_data[147]}]
#set_resistance 0.0268497  [get_nets {u_dcfifo_tx_u_din_buffer_data[147]}]
#set_load 0.631193  [get_nets {u_dcfifo_tx_u_din_buffer_data[148]}]
#set_resistance 0.0954703  [get_nets {u_dcfifo_tx_u_din_buffer_data[148]}]
#set_load 0.271688  [get_nets {u_dcfifo_tx_u_din_buffer_data[149]}]
#set_resistance 0.0412254  [get_nets {u_dcfifo_tx_u_din_buffer_data[149]}]
#set_load 0.491251  [get_nets {u_dcfifo_tx_u_din_buffer_data[150]}]
#set_resistance 0.0715802  [get_nets {u_dcfifo_tx_u_din_buffer_data[150]}]
#set_load 0.0441757  [get_nets {u_dcfifo_tx_u_din_buffer_data[151]}]
#set_resistance 0.00636672  [get_nets {u_dcfifo_tx_u_din_buffer_data[151]}]
#set_load 0.177918  [get_nets {u_dcfifo_tx_u_din_buffer_data[152]}]
#set_resistance 0.0267316  [get_nets {u_dcfifo_tx_u_din_buffer_data[152]}]
#set_load 0.114673  [get_nets {u_dcfifo_tx_u_din_buffer_data[153]}]
#set_resistance 0.0170901  [get_nets {u_dcfifo_tx_u_din_buffer_data[153]}]
#set_load 0.0857373  [get_nets {u_dcfifo_tx_u_din_buffer_data[154]}]
#set_resistance 0.0129378  [get_nets {u_dcfifo_tx_u_din_buffer_data[154]}]
#set_load 0.149434  [get_nets {u_dcfifo_tx_u_din_buffer_data[155]}]
#set_resistance 0.0226266  [get_nets {u_dcfifo_tx_u_din_buffer_data[155]}]
#set_load 0.248552  [get_nets {u_dcfifo_tx_u_din_buffer_data[156]}]
#set_resistance 0.0377274  [get_nets {u_dcfifo_tx_u_din_buffer_data[156]}]
#set_load 0.109586  [get_nets {u_dcfifo_tx_u_din_buffer_data[157]}]
#set_resistance 0.0164281  [get_nets {u_dcfifo_tx_u_din_buffer_data[157]}]
#set_load 0.0907483  [get_nets {u_dcfifo_tx_u_din_buffer_data[158]}]
#set_resistance 0.0131182  [get_nets {u_dcfifo_tx_u_din_buffer_data[158]}]
#set_load 0.150919  [get_nets {u_dcfifo_tx_u_din_buffer_data[159]}]
#set_resistance 0.0228843  [get_nets {u_dcfifo_tx_u_din_buffer_data[159]}]
#set_load 0.0854359  [get_nets {u_dcfifo_tx_u_din_buffer_data[160]}]
#set_resistance 0.0129737  [get_nets {u_dcfifo_tx_u_din_buffer_data[160]}]
#set_load 0.0783337  [get_nets {u_dcfifo_tx_u_din_buffer_data[161]}]
#set_resistance 0.0115055  [get_nets {u_dcfifo_tx_u_din_buffer_data[161]}]
#set_load 0.0815271  [get_nets {u_dcfifo_tx_u_din_buffer_data[162]}]
#set_resistance 0.0120186  [get_nets {u_dcfifo_tx_u_din_buffer_data[162]}]
#set_load 0.168117  [get_nets {u_dcfifo_tx_u_din_buffer_data[163]}]
#set_resistance 0.0253123  [get_nets {u_dcfifo_tx_u_din_buffer_data[163]}]
#set_load 0.137805  [get_nets {u_dcfifo_tx_u_din_buffer_data[164]}]
#set_resistance 0.0208815  [get_nets {u_dcfifo_tx_u_din_buffer_data[164]}]
#set_load 0.28881  [get_nets {u_dcfifo_tx_u_din_buffer_data[165]}]
#set_resistance 0.0435498  [get_nets {u_dcfifo_tx_u_din_buffer_data[165]}]
#set_load 0.139998  [get_nets {u_dcfifo_tx_u_din_buffer_data[166]}]
#set_resistance 0.0212815  [get_nets {u_dcfifo_tx_u_din_buffer_data[166]}]
#set_load 0.0716594  [get_nets {u_dcfifo_tx_u_din_buffer_data[167]}]
#set_resistance 0.0106391  [get_nets {u_dcfifo_tx_u_din_buffer_data[167]}]
#set_load 0.0447157  [get_nets {u_dcfifo_tx_u_din_buffer_data[168]}]
#set_resistance 0.00655646  [get_nets {u_dcfifo_tx_u_din_buffer_data[168]}]
#set_load 0.0524649  [get_nets {u_dcfifo_tx_u_din_buffer_data[169]}]
#set_resistance 0.00758731  [get_nets {u_dcfifo_tx_u_din_buffer_data[169]}]
#set_load 0.1934  [get_nets {u_dcfifo_tx_u_din_buffer_data[170]}]
#set_resistance 0.0286892  [get_nets {u_dcfifo_tx_u_din_buffer_data[170]}]
#set_load 0.0805542  [get_nets {u_dcfifo_tx_u_din_buffer_data[171]}]
#set_resistance 0.0116249  [get_nets {u_dcfifo_tx_u_din_buffer_data[171]}]
#set_load 0.121625  [get_nets {u_dcfifo_tx_u_din_buffer_data[172]}]
#set_resistance 0.0179992  [get_nets {u_dcfifo_tx_u_din_buffer_data[172]}]
#set_load 0.0499696  [get_nets {u_dcfifo_tx_u_din_buffer_data[173]}]
#set_resistance 0.00714494  [get_nets {u_dcfifo_tx_u_din_buffer_data[173]}]
#set_load 0.565676  [get_nets {u_dcfifo_tx_u_din_buffer_data[174]}]
#set_resistance 0.0849211  [get_nets {u_dcfifo_tx_u_din_buffer_data[174]}]
#set_load 0.508389  [get_nets {u_dcfifo_tx_u_din_buffer_data[175]}]
#set_resistance 0.0756713  [get_nets {u_dcfifo_tx_u_din_buffer_data[175]}]
#set_load 0.0860026  [get_nets {u_dcfifo_tx_u_din_buffer_data[176]}]
#set_resistance 0.0123286  [get_nets {u_dcfifo_tx_u_din_buffer_data[176]}]
#set_load 0.0566737  [get_nets {u_dcfifo_tx_u_din_buffer_data[177]}]
#set_resistance 0.00861745  [get_nets {u_dcfifo_tx_u_din_buffer_data[177]}]
#set_load 0.349274  [get_nets {u_dcfifo_tx_u_din_buffer_data[178]}]
#set_resistance 0.0505939  [get_nets {u_dcfifo_tx_u_din_buffer_data[178]}]
#set_load 0.0681579  [get_nets {u_dcfifo_tx_u_din_buffer_data[179]}]
#set_resistance 0.00990117  [get_nets {u_dcfifo_tx_u_din_buffer_data[179]}]
#set_load 0.377096  [get_nets {u_dcfifo_tx_u_din_buffer_data[180]}]
#set_resistance 0.0564078  [get_nets {u_dcfifo_tx_u_din_buffer_data[180]}]
#set_load 0.566594  [get_nets {u_dcfifo_tx_u_din_buffer_data[181]}]
#set_resistance 0.0841092  [get_nets {u_dcfifo_tx_u_din_buffer_data[181]}]
#set_load 0.177805  [get_nets {u_dcfifo_tx_u_din_buffer_data[182]}]
#set_resistance 0.0268567  [get_nets {u_dcfifo_tx_u_din_buffer_data[182]}]
#set_load 0.0611412  [get_nets {u_dcfifo_tx_u_din_buffer_data[183]}]
#set_resistance 0.0089341  [get_nets {u_dcfifo_tx_u_din_buffer_data[183]}]
#set_load 0.824137  [get_nets {u_dcfifo_tx_u_din_buffer_data[184]}]
#set_resistance 0.119587  [get_nets {u_dcfifo_tx_u_din_buffer_data[184]}]
#set_load 0.613544  [get_nets {u_dcfifo_tx_u_din_buffer_data[185]}]
#set_resistance 0.0895787  [get_nets {u_dcfifo_tx_u_din_buffer_data[185]}]
#set_load 0.0293369  [get_nets {u_dcfifo_tx_u_din_buffer_data[186]}]
#set_resistance 0.00421963  [get_nets {u_dcfifo_tx_u_din_buffer_data[186]}]
#set_load 0.112148  [get_nets {u_dcfifo_tx_u_din_buffer_data[187]}]
#set_resistance 0.0168111  [get_nets {u_dcfifo_tx_u_din_buffer_data[187]}]
#set_load 0.180004  [get_nets {u_dcfifo_tx_u_din_buffer_data[188]}]
#set_resistance 0.027048  [get_nets {u_dcfifo_tx_u_din_buffer_data[188]}]
#set_load 0.108081  [get_nets {u_dcfifo_tx_u_din_buffer_data[189]}]
#set_resistance 0.0160923  [get_nets {u_dcfifo_tx_u_din_buffer_data[189]}]
#set_load 0.236146  [get_nets {u_dcfifo_tx_u_din_buffer_data[190]}]
#set_resistance 0.0355865  [get_nets {u_dcfifo_tx_u_din_buffer_data[190]}]
#set_load 0.611409  [get_nets {u_dcfifo_tx_u_din_buffer_data[191]}]
#set_resistance 0.0887933  [get_nets {u_dcfifo_tx_u_din_buffer_data[191]}]
#set_load 0.0421397  [get_nets {u_dcfifo_tx_u_din_buffer_data[192]}]
#set_resistance 0.00608889  [get_nets {u_dcfifo_tx_u_din_buffer_data[192]}]
#set_load 0.0845466  [get_nets {u_dcfifo_tx_u_din_buffer_data[193]}]
#set_resistance 0.0123053  [get_nets {u_dcfifo_tx_u_din_buffer_data[193]}]
#set_load 0.143658  [get_nets {u_dcfifo_tx_u_din_buffer_data[194]}]
#set_resistance 0.0216852  [get_nets {u_dcfifo_tx_u_din_buffer_data[194]}]
#set_load 0.252155  [get_nets {u_dcfifo_tx_u_din_buffer_data[195]}]
#set_resistance 0.0361235  [get_nets {u_dcfifo_tx_u_din_buffer_data[195]}]
#set_load 0.105211  [get_nets {u_dcfifo_tx_u_din_buffer_data[196]}]
#set_resistance 0.0154454  [get_nets {u_dcfifo_tx_u_din_buffer_data[196]}]
#set_load 0.251388  [get_nets {u_dcfifo_tx_u_din_buffer_data[197]}]
#set_resistance 0.0371359  [get_nets {u_dcfifo_tx_u_din_buffer_data[197]}]
#set_load 0.104171  [get_nets {u_dcfifo_tx_u_din_buffer_data[198]}]
#set_resistance 0.015548  [get_nets {u_dcfifo_tx_u_din_buffer_data[198]}]
#set_load 0.136284  [get_nets {u_dcfifo_tx_u_din_buffer_data[199]}]
#set_resistance 0.0207155  [get_nets {u_dcfifo_tx_u_din_buffer_data[199]}]
#set_load 0.230328  [get_nets {u_dcfifo_tx_u_din_buffer_data[200]}]
#set_resistance 0.0348346  [get_nets {u_dcfifo_tx_u_din_buffer_data[200]}]
#set_load 0.0667438  [get_nets {u_dcfifo_tx_u_din_buffer_data[201]}]
#set_resistance 0.0101056  [get_nets {u_dcfifo_tx_u_din_buffer_data[201]}]
#set_load 0.10568  [get_nets {u_dcfifo_tx_u_din_buffer_data[202]}]
#set_resistance 0.0158446  [get_nets {u_dcfifo_tx_u_din_buffer_data[202]}]
#set_load 0.159089  [get_nets {u_dcfifo_tx_u_din_buffer_data[203]}]
#set_resistance 0.024041  [get_nets {u_dcfifo_tx_u_din_buffer_data[203]}]
#set_load 0.0354883  [get_nets {u_dcfifo_tx_u_din_buffer_data[204]}]
#set_resistance 0.00509178  [get_nets {u_dcfifo_tx_u_din_buffer_data[204]}]
#set_load 0.25033  [get_nets {u_dcfifo_tx_u_din_buffer_data[205]}]
#set_resistance 0.0373625  [get_nets {u_dcfifo_tx_u_din_buffer_data[205]}]
#set_load 0.0643207  [get_nets {u_dcfifo_tx_u_din_buffer_data[206]}]
#set_resistance 0.00976024  [get_nets {u_dcfifo_tx_u_din_buffer_data[206]}]
#set_load 0.200928  [get_nets {u_dcfifo_tx_u_din_buffer_data[207]}]
#set_resistance 0.0299441  [get_nets {u_dcfifo_tx_u_din_buffer_data[207]}]
#set_load 0.358501  [get_nets {u_dcfifo_tx_u_din_buffer_data[208]}]
#set_resistance 0.0533691  [get_nets {u_dcfifo_tx_u_din_buffer_data[208]}]
#set_load 0.229426  [get_nets {u_dcfifo_tx_u_din_buffer_data[209]}]
#set_resistance 0.0342054  [get_nets {u_dcfifo_tx_u_din_buffer_data[209]}]
#set_load 0.0324832  [get_nets {u_dcfifo_tx_u_din_buffer_data[210]}]
#set_resistance 0.00476578  [get_nets {u_dcfifo_tx_u_din_buffer_data[210]}]
#set_load 0.0882947  [get_nets {u_dcfifo_tx_u_din_buffer_data[211]}]
#set_resistance 0.0132426  [get_nets {u_dcfifo_tx_u_din_buffer_data[211]}]
#set_load 0.509477  [get_nets {u_dcfifo_tx_u_din_buffer_data[212]}]
#set_resistance 0.0760051  [get_nets {u_dcfifo_tx_u_din_buffer_data[212]}]
#set_load 0.28999  [get_nets {u_dcfifo_tx_u_din_buffer_data[213]}]
#set_resistance 0.0438956  [get_nets {u_dcfifo_tx_u_din_buffer_data[213]}]
#set_load 0.0365299  [get_nets {u_dcfifo_tx_u_din_buffer_data[214]}]
#set_resistance 0.00543255  [get_nets {u_dcfifo_tx_u_din_buffer_data[214]}]
#set_load 0.0492803  [get_nets {u_dcfifo_tx_u_din_buffer_data[215]}]
#set_resistance 0.0070807  [get_nets {u_dcfifo_tx_u_din_buffer_data[215]}]
#set_load 0.0785218  [get_nets {u_dcfifo_tx_u_din_buffer_data[216]}]
#set_resistance 0.0115948  [get_nets {u_dcfifo_tx_u_din_buffer_data[216]}]
#set_load 0.0326669  [get_nets {u_dcfifo_tx_u_din_buffer_data[217]}]
#set_resistance 0.00467251  [get_nets {u_dcfifo_tx_u_din_buffer_data[217]}]
#set_load 0.0447427  [get_nets {u_dcfifo_tx_u_din_buffer_data[218]}]
#set_resistance 0.00645185  [get_nets {u_dcfifo_tx_u_din_buffer_data[218]}]
#set_load 0.104125  [get_nets {u_dcfifo_tx_u_din_buffer_data[219]}]
#set_resistance 0.0155289  [get_nets {u_dcfifo_tx_u_din_buffer_data[219]}]
#set_load 0.0833663  [get_nets {u_dcfifo_tx_u_din_buffer_data[220]}]
#set_resistance 0.0121812  [get_nets {u_dcfifo_tx_u_din_buffer_data[220]}]
#set_load 0.0245779  [get_nets {u_dcfifo_tx_u_din_buffer_data[221]}]
#set_resistance 0.00358015  [get_nets {u_dcfifo_tx_u_din_buffer_data[221]}]
#set_load 0.0625724  [get_nets {u_dcfifo_tx_u_din_buffer_data[222]}]
#set_resistance 0.00944017  [get_nets {u_dcfifo_tx_u_din_buffer_data[222]}]
#set_load 0.0827066  [get_nets {u_dcfifo_tx_u_din_buffer_data[223]}]
#set_resistance 0.0121688  [get_nets {u_dcfifo_tx_u_din_buffer_data[223]}]
#set_load 0.176046  [get_nets {u_dcfifo_tx_u_din_buffer_data[224]}]
#set_resistance 0.0262629  [get_nets {u_dcfifo_tx_u_din_buffer_data[224]}]
#set_load 0.145042  [get_nets {u_dcfifo_tx_u_din_buffer_data[225]}]
#set_resistance 0.0216832  [get_nets {u_dcfifo_tx_u_din_buffer_data[225]}]
#set_load 0.200022  [get_nets {u_dcfifo_tx_u_din_buffer_data[226]}]
#set_resistance 0.0290737  [get_nets {u_dcfifo_tx_u_din_buffer_data[226]}]
#set_load 0.255556  [get_nets {u_dcfifo_tx_u_din_buffer_data[227]}]
#set_resistance 0.0378665  [get_nets {u_dcfifo_tx_u_din_buffer_data[227]}]
#set_load 0.0752971  [get_nets {u_dcfifo_tx_u_din_buffer_data[228]}]
#set_resistance 0.0110234  [get_nets {u_dcfifo_tx_u_din_buffer_data[228]}]
#set_load 0.0464322  [get_nets {u_dcfifo_tx_u_din_buffer_data[229]}]
#set_resistance 0.00696164  [get_nets {u_dcfifo_tx_u_din_buffer_data[229]}]
#set_load 0.334136  [get_nets {u_dcfifo_tx_u_din_buffer_data[230]}]
#set_resistance 0.0495976  [get_nets {u_dcfifo_tx_u_din_buffer_data[230]}]
#set_load 0.193637  [get_nets {u_dcfifo_tx_u_din_buffer_data[231]}]
#set_resistance 0.02913  [get_nets {u_dcfifo_tx_u_din_buffer_data[231]}]
#set_load 0.194766  [get_nets {u_dcfifo_tx_u_din_buffer_data[232]}]
#set_resistance 0.029535  [get_nets {u_dcfifo_tx_u_din_buffer_data[232]}]
#set_load 0.34512  [get_nets {u_dcfifo_tx_u_din_buffer_data[233]}]
#set_resistance 0.0521451  [get_nets {u_dcfifo_tx_u_din_buffer_data[233]}]
#set_load 0.146385  [get_nets {u_dcfifo_tx_u_din_buffer_data[234]}]
#set_resistance 0.0222685  [get_nets {u_dcfifo_tx_u_din_buffer_data[234]}]
#set_load 0.104944  [get_nets {u_dcfifo_tx_u_din_buffer_data[235]}]
#set_resistance 0.0157873  [get_nets {u_dcfifo_tx_u_din_buffer_data[235]}]
#set_load 0.195259  [get_nets {u_dcfifo_tx_u_din_buffer_data[236]}]
#set_resistance 0.0284539  [get_nets {u_dcfifo_tx_u_din_buffer_data[236]}]
#set_load 0.390776  [get_nets {u_dcfifo_tx_u_din_buffer_data[237]}]
#set_resistance 0.0563116  [get_nets {u_dcfifo_tx_u_din_buffer_data[237]}]
#set_load 0.232974  [get_nets {u_dcfifo_tx_u_din_buffer_data[238]}]
#set_resistance 0.0352167  [get_nets {u_dcfifo_tx_u_din_buffer_data[238]}]
#set_load 0.190218  [get_nets {u_dcfifo_tx_u_din_buffer_data[239]}]
#set_resistance 0.0285998  [get_nets {u_dcfifo_tx_u_din_buffer_data[239]}]
#set_load 0.139734  [get_nets {u_dcfifo_tx_u_din_buffer_data[240]}]
#set_resistance 0.0212127  [get_nets {u_dcfifo_tx_u_din_buffer_data[240]}]
#set_load 0.142948  [get_nets {u_dcfifo_tx_u_din_buffer_data[241]}]
#set_resistance 0.0216081  [get_nets {u_dcfifo_tx_u_din_buffer_data[241]}]
#set_load 0.525902  [get_nets {u_dcfifo_tx_u_din_buffer_data[242]}]
#set_resistance 0.0788652  [get_nets {u_dcfifo_tx_u_din_buffer_data[242]}]
#set_load 0.563981  [get_nets {u_dcfifo_tx_u_din_buffer_data[243]}]
#set_resistance 0.0848938  [get_nets {u_dcfifo_tx_u_din_buffer_data[243]}]
#set_load 0.508541  [get_nets {u_dcfifo_tx_u_din_buffer_data[244]}]
#set_resistance 0.0772084  [get_nets {u_dcfifo_tx_u_din_buffer_data[244]}]
#set_load 0.343204  [get_nets {u_dcfifo_tx_u_din_buffer_data[245]}]
#set_resistance 0.0518203  [get_nets {u_dcfifo_tx_u_din_buffer_data[245]}]
#set_load 0.282044  [get_nets {u_dcfifo_tx_u_din_buffer_data[246]}]
#set_resistance 0.0414781  [get_nets {u_dcfifo_tx_u_din_buffer_data[246]}]
#set_load 0.25934  [get_nets {u_dcfifo_tx_u_din_buffer_data[247]}]
#set_resistance 0.0391816  [get_nets {u_dcfifo_tx_u_din_buffer_data[247]}]
#set_load 0.15867  [get_nets {u_dcfifo_tx_u_din_buffer_data[248]}]
#set_resistance 0.0236283  [get_nets {u_dcfifo_tx_u_din_buffer_data[248]}]
#set_load 0.0768554  [get_nets {u_dcfifo_tx_u_din_buffer_data[249]}]
#set_resistance 0.0110326  [get_nets {u_dcfifo_tx_u_din_buffer_data[249]}]
#set_load 0.0954274  [get_nets {u_dcfifo_tx_u_din_buffer_data[250]}]
#set_resistance 0.014241  [get_nets {u_dcfifo_tx_u_din_buffer_data[250]}]
#set_load 0.0360449  [get_nets {u_dcfifo_tx_u_din_buffer_data[251]}]
#set_resistance 0.00516398  [get_nets {u_dcfifo_tx_u_din_buffer_data[251]}]
#set_load 0.0931354  [get_nets {u_dcfifo_tx_u_din_buffer_data[252]}]
#set_resistance 0.0139203  [get_nets {u_dcfifo_tx_u_din_buffer_data[252]}]
#set_load 0.0341425  [get_nets {u_dcfifo_tx_u_din_buffer_data[253]}]
#set_resistance 0.0049499  [get_nets {u_dcfifo_tx_u_din_buffer_data[253]}]
#set_load 0.11354  [get_nets {u_dcfifo_tx_u_din_buffer_data[254]}]
#set_resistance 0.0164113  [get_nets {u_dcfifo_tx_u_din_buffer_data[254]}]
#set_load 0.0382884  [get_nets {u_dcfifo_tx_u_din_buffer_data[255]}]
#set_resistance 0.00562864  [get_nets {u_dcfifo_tx_u_din_buffer_data[255]}]
#set_load 0.143508  [get_nets u_dcfifo_tx_u_din_full_N0]
#set_resistance 0.0210218  [get_nets u_dcfifo_tx_u_din_full_N0]
#set_load 0.345991  [get_nets u_dcfifo_tx_u_din_full_latched_full_s]
#set_resistance 0.0509034  [get_nets u_dcfifo_tx_u_din_full_latched_full_s]
#set_load 0.739461  [get_nets u_dcfifo_tx_u_din_full_full_up]
#set_resistance 0.106808  [get_nets u_dcfifo_tx_u_din_full_full_up]
#set_load 1.83516  [get_nets u_dcfifo_tx_u_din_full_full_dn]
#set_resistance 0.263481  [get_nets u_dcfifo_tx_u_din_full_full_dn]
#set_load 1.10118  [get_nets u_dcfifo_rx_u_din_full_N0]
#set_resistance 0.160729  [get_nets u_dcfifo_rx_u_din_full_N0]
#set_load 0.945597  [get_nets u_dcfifo_rx_u_din_full_latched_full_s]
#set_resistance 0.138136  [get_nets u_dcfifo_rx_u_din_full_latched_full_s]
#set_load 0.211064  [get_nets u_dcfifo_rx_u_din_full_full_up]
#set_resistance 0.0311447  [get_nets u_dcfifo_rx_u_din_full_full_up]
#set_load 0.511158  [get_nets u_dcfifo_rx_u_din_full_full_dn]
#set_resistance 0.0760129  [get_nets u_dcfifo_rx_u_din_full_full_dn]
#set_load 0.217925  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.0324068  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.630662  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.0903253  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.268951  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.0391947  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.0661088  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.00947352  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.248202  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.0373726  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_load 0.776395  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.113507  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.383993  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.057474  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.723283  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.105927  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_load 0.0647526  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.00985335  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.403534  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.0582335  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.374389  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.0554983  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.129977  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.0188736  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.168071  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.0246608  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_load 0.307813  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.0445824  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.274607  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.040483  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.329154  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.0482238  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_load 1.05783  [get_nets u_dcfifo_rx_u_din_buffer_N33]
#set_resistance 0.158193  [get_nets u_dcfifo_rx_u_din_buffer_N33]
#set_load 0.523296  [get_nets u_dcfifo_rx_u_din_buffer_N32]
#set_resistance 0.0771527  [get_nets u_dcfifo_rx_u_din_buffer_N32]
#set_load 0.244255  [get_nets u_dcfifo_rx_u_din_buffer_N31]
#set_resistance 0.0362157  [get_nets u_dcfifo_rx_u_din_buffer_N31]
#set_load 0.81483  [get_nets u_dcfifo_rx_u_din_buffer_N30]
#set_resistance 0.122525  [get_nets u_dcfifo_rx_u_din_buffer_N30]
#set_load 0.595968  [get_nets u_dcfifo_rx_u_din_buffer_N29]
#set_resistance 0.088198  [get_nets u_dcfifo_rx_u_din_buffer_N29]
#set_load 0.282863  [get_nets u_dcfifo_rx_u_din_buffer_N28]
#set_resistance 0.0423299  [get_nets u_dcfifo_rx_u_din_buffer_N28]
#set_load 0.925164  [get_nets u_dcfifo_rx_u_din_buffer_N27]
#set_resistance 0.135874  [get_nets u_dcfifo_rx_u_din_buffer_N27]
#set_load 0.822375  [get_nets u_dcfifo_rx_u_din_buffer_N26]
#set_resistance 0.123916  [get_nets u_dcfifo_rx_u_din_buffer_N26]
#set_load 0.106649  [get_nets {u_dcfifo_rx_u_din_buffer_data[0]}]
#set_resistance 0.0160557  [get_nets {u_dcfifo_rx_u_din_buffer_data[0]}]
#set_load 0.218477  [get_nets {u_dcfifo_rx_u_din_buffer_data[1]}]
#set_resistance 0.0329159  [get_nets {u_dcfifo_rx_u_din_buffer_data[1]}]
#set_load 0.635783  [get_nets {u_dcfifo_rx_u_din_buffer_data[2]}]
#set_resistance 0.091  [get_nets {u_dcfifo_rx_u_din_buffer_data[2]}]
#set_load 0.494816  [get_nets {u_dcfifo_rx_u_din_buffer_data[3]}]
#set_resistance 0.0718675  [get_nets {u_dcfifo_rx_u_din_buffer_data[3]}]
#set_load 0.669956  [get_nets {u_dcfifo_rx_u_din_buffer_data[4]}]
#set_resistance 0.100976  [get_nets {u_dcfifo_rx_u_din_buffer_data[4]}]
#set_load 0.323063  [get_nets {u_dcfifo_rx_u_din_buffer_data[5]}]
#set_resistance 0.0488962  [get_nets {u_dcfifo_rx_u_din_buffer_data[5]}]
#set_load 0.44401  [get_nets {u_dcfifo_rx_u_din_buffer_data[6]}]
#set_resistance 0.066492  [get_nets {u_dcfifo_rx_u_din_buffer_data[6]}]
#set_load 0.215031  [get_nets {u_dcfifo_rx_u_din_buffer_data[7]}]
#set_resistance 0.0326273  [get_nets {u_dcfifo_rx_u_din_buffer_data[7]}]
#set_load 0.207111  [get_nets {u_dcfifo_rx_u_din_buffer_data[8]}]
#set_resistance 0.030692  [get_nets {u_dcfifo_rx_u_din_buffer_data[8]}]
#set_load 0.515762  [get_nets {u_dcfifo_rx_u_din_buffer_data[9]}]
#set_resistance 0.0743852  [get_nets {u_dcfifo_rx_u_din_buffer_data[9]}]
#set_load 0.065785  [get_nets {u_dcfifo_rx_u_din_buffer_data[10]}]
#set_resistance 0.00999211  [get_nets {u_dcfifo_rx_u_din_buffer_data[10]}]
#set_load 0.472119  [get_nets {u_dcfifo_rx_u_din_buffer_data[11]}]
#set_resistance 0.0675367  [get_nets {u_dcfifo_rx_u_din_buffer_data[11]}]
#set_load 0.148929  [get_nets {u_dcfifo_rx_u_din_buffer_data[12]}]
#set_resistance 0.0224691  [get_nets {u_dcfifo_rx_u_din_buffer_data[12]}]
#set_load 0.540438  [get_nets {u_dcfifo_rx_u_din_buffer_data[13]}]
#set_resistance 0.0777686  [get_nets {u_dcfifo_rx_u_din_buffer_data[13]}]
#set_load 0.384686  [get_nets {u_dcfifo_rx_u_din_buffer_data[14]}]
#set_resistance 0.0560973  [get_nets {u_dcfifo_rx_u_din_buffer_data[14]}]
#set_load 0.0578524  [get_nets {u_dcfifo_rx_u_din_buffer_data[15]}]
#set_resistance 0.00827866  [get_nets {u_dcfifo_rx_u_din_buffer_data[15]}]
#set_load 0.0651195  [get_nets {u_dcfifo_rx_u_din_buffer_data[16]}]
#set_resistance 0.00931474  [get_nets {u_dcfifo_rx_u_din_buffer_data[16]}]
#set_load 0.219531  [get_nets {u_dcfifo_rx_u_din_buffer_data[17]}]
#set_resistance 0.0320634  [get_nets {u_dcfifo_rx_u_din_buffer_data[17]}]
#set_load 0.121845  [get_nets {u_dcfifo_rx_u_din_buffer_data[18]}]
#set_resistance 0.01756  [get_nets {u_dcfifo_rx_u_din_buffer_data[18]}]
#set_load 0.130534  [get_nets {u_dcfifo_rx_u_din_buffer_data[19]}]
#set_resistance 0.0193174  [get_nets {u_dcfifo_rx_u_din_buffer_data[19]}]
#set_load 0.08833  [get_nets {u_dcfifo_rx_u_din_buffer_data[20]}]
#set_resistance 0.0133074  [get_nets {u_dcfifo_rx_u_din_buffer_data[20]}]
#set_load 0.172287  [get_nets {u_dcfifo_rx_u_din_buffer_data[21]}]
#set_resistance 0.0259321  [get_nets {u_dcfifo_rx_u_din_buffer_data[21]}]
#set_load 0.15048  [get_nets {u_dcfifo_rx_u_din_buffer_data[22]}]
#set_resistance 0.0228761  [get_nets {u_dcfifo_rx_u_din_buffer_data[22]}]
#set_load 0.153158  [get_nets {u_dcfifo_rx_u_din_buffer_data[23]}]
#set_resistance 0.0231535  [get_nets {u_dcfifo_rx_u_din_buffer_data[23]}]
#set_load 0.143709  [get_nets {u_dcfifo_rx_u_din_buffer_data[24]}]
#set_resistance 0.0211044  [get_nets {u_dcfifo_rx_u_din_buffer_data[24]}]
#set_load 0.250018  [get_nets {u_dcfifo_rx_u_din_buffer_data[25]}]
#set_resistance 0.0369943  [get_nets {u_dcfifo_rx_u_din_buffer_data[25]}]
#set_load 1.05015  [get_nets {u_dcfifo_rx_u_din_buffer_data[26]}]
#set_resistance 0.153087  [get_nets {u_dcfifo_rx_u_din_buffer_data[26]}]
#set_load 0.213555  [get_nets {u_dcfifo_rx_u_din_buffer_data[27]}]
#set_resistance 0.0308894  [get_nets {u_dcfifo_rx_u_din_buffer_data[27]}]
#set_load 0.107574  [get_nets {u_dcfifo_rx_u_din_buffer_data[28]}]
#set_resistance 0.0155697  [get_nets {u_dcfifo_rx_u_din_buffer_data[28]}]
#set_load 0.132334  [get_nets {u_dcfifo_rx_u_din_buffer_data[29]}]
#set_resistance 0.0195326  [get_nets {u_dcfifo_rx_u_din_buffer_data[29]}]
#set_load 0.113908  [get_nets {u_dcfifo_rx_u_din_buffer_data[30]}]
#set_resistance 0.0168963  [get_nets {u_dcfifo_rx_u_din_buffer_data[30]}]
#set_load 0.141404  [get_nets {u_dcfifo_rx_u_din_buffer_data[31]}]
#set_resistance 0.0208295  [get_nets {u_dcfifo_rx_u_din_buffer_data[31]}]
#set_load 0.144521  [get_nets {u_dcfifo_rx_u_din_buffer_data[32]}]
#set_resistance 0.0218975  [get_nets {u_dcfifo_rx_u_din_buffer_data[32]}]
#set_load 0.0962723  [get_nets {u_dcfifo_rx_u_din_buffer_data[33]}]
#set_resistance 0.0141275  [get_nets {u_dcfifo_rx_u_din_buffer_data[33]}]
#set_load 0.244995  [get_nets {u_dcfifo_rx_u_din_buffer_data[34]}]
#set_resistance 0.0355687  [get_nets {u_dcfifo_rx_u_din_buffer_data[34]}]
#set_load 0.0893006  [get_nets {u_dcfifo_rx_u_din_buffer_data[35]}]
#set_resistance 0.0133034  [get_nets {u_dcfifo_rx_u_din_buffer_data[35]}]
#set_load 0.183504  [get_nets {u_dcfifo_rx_u_din_buffer_data[36]}]
#set_resistance 0.0268862  [get_nets {u_dcfifo_rx_u_din_buffer_data[36]}]
#set_load 0.132716  [get_nets {u_dcfifo_rx_u_din_buffer_data[37]}]
#set_resistance 0.0196002  [get_nets {u_dcfifo_rx_u_din_buffer_data[37]}]
#set_load 0.094261  [get_nets {u_dcfifo_rx_u_din_buffer_data[38]}]
#set_resistance 0.0138429  [get_nets {u_dcfifo_rx_u_din_buffer_data[38]}]
#set_load 0.191017  [get_nets {u_dcfifo_rx_u_din_buffer_data[39]}]
#set_resistance 0.0288063  [get_nets {u_dcfifo_rx_u_din_buffer_data[39]}]
#set_load 0.187799  [get_nets {u_dcfifo_rx_u_din_buffer_data[40]}]
#set_resistance 0.0269309  [get_nets {u_dcfifo_rx_u_din_buffer_data[40]}]
#set_load 0.500506  [get_nets {u_dcfifo_rx_u_din_buffer_data[41]}]
#set_resistance 0.0717014  [get_nets {u_dcfifo_rx_u_din_buffer_data[41]}]
#set_load 0.24828  [get_nets {u_dcfifo_rx_u_din_buffer_data[42]}]
#set_resistance 0.0361525  [get_nets {u_dcfifo_rx_u_din_buffer_data[42]}]
#set_load 0.607731  [get_nets {u_dcfifo_rx_u_din_buffer_data[43]}]
#set_resistance 0.0875488  [get_nets {u_dcfifo_rx_u_din_buffer_data[43]}]
#set_load 0.0788595  [get_nets {u_dcfifo_rx_u_din_buffer_data[44]}]
#set_resistance 0.0112977  [get_nets {u_dcfifo_rx_u_din_buffer_data[44]}]
#set_load 0.475274  [get_nets {u_dcfifo_rx_u_din_buffer_data[45]}]
#set_resistance 0.0685652  [get_nets {u_dcfifo_rx_u_din_buffer_data[45]}]
#set_load 0.272458  [get_nets {u_dcfifo_rx_u_din_buffer_data[46]}]
#set_resistance 0.0393914  [get_nets {u_dcfifo_rx_u_din_buffer_data[46]}]
#set_load 0.590945  [get_nets {u_dcfifo_rx_u_din_buffer_data[47]}]
#set_resistance 0.0871637  [get_nets {u_dcfifo_rx_u_din_buffer_data[47]}]
#set_load 0.186203  [get_nets {u_dcfifo_rx_u_din_buffer_data[48]}]
#set_resistance 0.0272351  [get_nets {u_dcfifo_rx_u_din_buffer_data[48]}]
#set_load 0.0488852  [get_nets {u_dcfifo_rx_u_din_buffer_data[49]}]
#set_resistance 0.00701979  [get_nets {u_dcfifo_rx_u_din_buffer_data[49]}]
#set_load 0.0268354  [get_nets {u_dcfifo_rx_u_din_buffer_data[50]}]
#set_resistance 0.00384905  [get_nets {u_dcfifo_rx_u_din_buffer_data[50]}]
#set_load 0.225887  [get_nets {u_dcfifo_rx_u_din_buffer_data[51]}]
#set_resistance 0.0342373  [get_nets {u_dcfifo_rx_u_din_buffer_data[51]}]
#set_load 0.0926249  [get_nets {u_dcfifo_rx_u_din_buffer_data[52]}]
#set_resistance 0.0136651  [get_nets {u_dcfifo_rx_u_din_buffer_data[52]}]
#set_load 0.261391  [get_nets {u_dcfifo_rx_u_din_buffer_data[53]}]
#set_resistance 0.0388595  [get_nets {u_dcfifo_rx_u_din_buffer_data[53]}]
#set_load 0.124873  [get_nets {u_dcfifo_rx_u_din_buffer_data[54]}]
#set_resistance 0.0187138  [get_nets {u_dcfifo_rx_u_din_buffer_data[54]}]
#set_load 0.501657  [get_nets {u_dcfifo_rx_u_din_buffer_data[55]}]
#set_resistance 0.0743882  [get_nets {u_dcfifo_rx_u_din_buffer_data[55]}]
#set_load 0.252817  [get_nets {u_dcfifo_rx_u_din_buffer_data[56]}]
#set_resistance 0.0380723  [get_nets {u_dcfifo_rx_u_din_buffer_data[56]}]
#set_load 0.218714  [get_nets {u_dcfifo_rx_u_din_buffer_data[57]}]
#set_resistance 0.0325613  [get_nets {u_dcfifo_rx_u_din_buffer_data[57]}]
#set_load 0.66251  [get_nets {u_dcfifo_rx_u_din_buffer_data[58]}]
#set_resistance 0.0975756  [get_nets {u_dcfifo_rx_u_din_buffer_data[58]}]
#set_load 0.183458  [get_nets {u_dcfifo_rx_u_din_buffer_data[59]}]
#set_resistance 0.026815  [get_nets {u_dcfifo_rx_u_din_buffer_data[59]}]
#set_load 0.151997  [get_nets {u_dcfifo_rx_u_din_buffer_data[60]}]
#set_resistance 0.0222533  [get_nets {u_dcfifo_rx_u_din_buffer_data[60]}]
#set_load 0.172446  [get_nets {u_dcfifo_rx_u_din_buffer_data[61]}]
#set_resistance 0.0261846  [get_nets {u_dcfifo_rx_u_din_buffer_data[61]}]
#set_load 0.0191485  [get_nets {u_dcfifo_rx_u_din_buffer_data[62]}]
#set_resistance 0.00275885  [get_nets {u_dcfifo_rx_u_din_buffer_data[62]}]
#set_load 0.548817  [get_nets {u_dcfifo_rx_u_din_buffer_data[63]}]
#set_resistance 0.0805205  [get_nets {u_dcfifo_rx_u_din_buffer_data[63]}]
#set_load 0.0356918  [get_nets {u_dcfifo_rx_u_din_buffer_data[64]}]
#set_resistance 0.00533081  [get_nets {u_dcfifo_rx_u_din_buffer_data[64]}]
#set_load 0.302536  [get_nets {u_dcfifo_rx_u_din_buffer_data[65]}]
#set_resistance 0.0450765  [get_nets {u_dcfifo_rx_u_din_buffer_data[65]}]
#set_load 0.543943  [get_nets {u_dcfifo_rx_u_din_buffer_data[66]}]
#set_resistance 0.0790085  [get_nets {u_dcfifo_rx_u_din_buffer_data[66]}]
#set_load 0.0759513  [get_nets {u_dcfifo_rx_u_din_buffer_data[67]}]
#set_resistance 0.0111206  [get_nets {u_dcfifo_rx_u_din_buffer_data[67]}]
#set_load 0.369171  [get_nets {u_dcfifo_rx_u_din_buffer_data[68]}]
#set_resistance 0.0551116  [get_nets {u_dcfifo_rx_u_din_buffer_data[68]}]
#set_load 0.137148  [get_nets {u_dcfifo_rx_u_din_buffer_data[69]}]
#set_resistance 0.0205627  [get_nets {u_dcfifo_rx_u_din_buffer_data[69]}]
#set_load 0.28076  [get_nets {u_dcfifo_rx_u_din_buffer_data[70]}]
#set_resistance 0.0425678  [get_nets {u_dcfifo_rx_u_din_buffer_data[70]}]
#set_load 0.262313  [get_nets {u_dcfifo_rx_u_din_buffer_data[71]}]
#set_resistance 0.0397949  [get_nets {u_dcfifo_rx_u_din_buffer_data[71]}]
#set_load 0.276953  [get_nets {u_dcfifo_rx_u_din_buffer_data[72]}]
#set_resistance 0.041566  [get_nets {u_dcfifo_rx_u_din_buffer_data[72]}]
#set_load 0.549033  [get_nets {u_dcfifo_rx_u_din_buffer_data[73]}]
#set_resistance 0.0796118  [get_nets {u_dcfifo_rx_u_din_buffer_data[73]}]
#set_load 0.211492  [get_nets {u_dcfifo_rx_u_din_buffer_data[74]}]
#set_resistance 0.0310487  [get_nets {u_dcfifo_rx_u_din_buffer_data[74]}]
#set_load 0.630196  [get_nets {u_dcfifo_rx_u_din_buffer_data[75]}]
#set_resistance 0.0920386  [get_nets {u_dcfifo_rx_u_din_buffer_data[75]}]
#set_load 0.101595  [get_nets {u_dcfifo_rx_u_din_buffer_data[76]}]
#set_resistance 0.014963  [get_nets {u_dcfifo_rx_u_din_buffer_data[76]}]
#set_load 0.076905  [get_nets {u_dcfifo_rx_u_din_buffer_data[77]}]
#set_resistance 0.0110386  [get_nets {u_dcfifo_rx_u_din_buffer_data[77]}]
#set_load 0.146308  [get_nets {u_dcfifo_rx_u_din_buffer_data[78]}]
#set_resistance 0.0221129  [get_nets {u_dcfifo_rx_u_din_buffer_data[78]}]
#set_load 0.108245  [get_nets {u_dcfifo_rx_u_din_buffer_data[79]}]
#set_resistance 0.0159863  [get_nets {u_dcfifo_rx_u_din_buffer_data[79]}]
#set_load 0.0369102  [get_nets {u_dcfifo_rx_u_din_buffer_data[80]}]
#set_resistance 0.00527847  [get_nets {u_dcfifo_rx_u_din_buffer_data[80]}]
#set_load 0.173988  [get_nets {u_dcfifo_rx_u_din_buffer_data[81]}]
#set_resistance 0.0254572  [get_nets {u_dcfifo_rx_u_din_buffer_data[81]}]
#set_load 0.0299894  [get_nets {u_dcfifo_rx_u_din_buffer_data[82]}]
#set_resistance 0.00429079  [get_nets {u_dcfifo_rx_u_din_buffer_data[82]}]
#set_load 0.257166  [get_nets {u_dcfifo_rx_u_din_buffer_data[83]}]
#set_resistance 0.0373927  [get_nets {u_dcfifo_rx_u_din_buffer_data[83]}]
#set_load 0.0520205  [get_nets {u_dcfifo_rx_u_din_buffer_data[84]}]
#set_resistance 0.00771601  [get_nets {u_dcfifo_rx_u_din_buffer_data[84]}]
#set_load 0.222626  [get_nets {u_dcfifo_rx_u_din_buffer_data[85]}]
#set_resistance 0.0324601  [get_nets {u_dcfifo_rx_u_din_buffer_data[85]}]
#set_load 0.0417608  [get_nets {u_dcfifo_rx_u_din_buffer_data[86]}]
#set_resistance 0.00613212  [get_nets {u_dcfifo_rx_u_din_buffer_data[86]}]
#set_load 0.356807  [get_nets {u_dcfifo_rx_u_din_buffer_data[87]}]
#set_resistance 0.0515945  [get_nets {u_dcfifo_rx_u_din_buffer_data[87]}]
#set_load 0.0767628  [get_nets {u_dcfifo_rx_u_din_buffer_data[88]}]
#set_resistance 0.0115813  [get_nets {u_dcfifo_rx_u_din_buffer_data[88]}]
#set_load 0.102634  [get_nets {u_dcfifo_rx_u_din_buffer_data[89]}]
#set_resistance 0.0151995  [get_nets {u_dcfifo_rx_u_din_buffer_data[89]}]
#set_load 0.803426  [get_nets {u_dcfifo_rx_u_din_buffer_data[90]}]
#set_resistance 0.115365  [get_nets {u_dcfifo_rx_u_din_buffer_data[90]}]
#set_load 0.217607  [get_nets {u_dcfifo_rx_u_din_buffer_data[91]}]
#set_resistance 0.0315496  [get_nets {u_dcfifo_rx_u_din_buffer_data[91]}]
#set_load 0.594864  [get_nets {u_dcfifo_rx_u_din_buffer_data[92]}]
#set_resistance 0.0851  [get_nets {u_dcfifo_rx_u_din_buffer_data[92]}]
#set_load 0.544729  [get_nets {u_dcfifo_rx_u_din_buffer_data[93]}]
#set_resistance 0.0786349  [get_nets {u_dcfifo_rx_u_din_buffer_data[93]}]
#set_load 0.291231  [get_nets {u_dcfifo_rx_u_din_buffer_data[94]}]
#set_resistance 0.0420696  [get_nets {u_dcfifo_rx_u_din_buffer_data[94]}]
#set_load 0.0777137  [get_nets {u_dcfifo_rx_u_din_buffer_data[95]}]
#set_resistance 0.0117405  [get_nets {u_dcfifo_rx_u_din_buffer_data[95]}]
#set_load 0.0511462  [get_nets {u_dcfifo_rx_u_din_buffer_data[96]}]
#set_resistance 0.00745818  [get_nets {u_dcfifo_rx_u_din_buffer_data[96]}]
#set_load 0.160157  [get_nets {u_dcfifo_rx_u_din_buffer_data[97]}]
#set_resistance 0.0242837  [get_nets {u_dcfifo_rx_u_din_buffer_data[97]}]
#set_load 0.447236  [get_nets {u_dcfifo_rx_u_din_buffer_data[98]}]
#set_resistance 0.0650096  [get_nets {u_dcfifo_rx_u_din_buffer_data[98]}]
#set_load 0.0478097  [get_nets {u_dcfifo_rx_u_din_buffer_data[99]}]
#set_resistance 0.00692062  [get_nets {u_dcfifo_rx_u_din_buffer_data[99]}]
#set_load 0.429808  [get_nets {u_dcfifo_rx_u_din_buffer_data[100]}]
#set_resistance 0.0648075  [get_nets {u_dcfifo_rx_u_din_buffer_data[100]}]
#set_load 0.57612  [get_nets {u_dcfifo_rx_u_din_buffer_data[101]}]
#set_resistance 0.0868616  [get_nets {u_dcfifo_rx_u_din_buffer_data[101]}]
#set_load 0.67609  [get_nets {u_dcfifo_rx_u_din_buffer_data[102]}]
#set_resistance 0.102605  [get_nets {u_dcfifo_rx_u_din_buffer_data[102]}]
#set_load 0.309513  [get_nets {u_dcfifo_rx_u_din_buffer_data[103]}]
#set_resistance 0.0467873  [get_nets {u_dcfifo_rx_u_din_buffer_data[103]}]
#set_load 0.29371  [get_nets {u_dcfifo_rx_u_din_buffer_data[104]}]
#set_resistance 0.0444486  [get_nets {u_dcfifo_rx_u_din_buffer_data[104]}]
#set_load 0.667907  [get_nets {u_dcfifo_rx_u_din_buffer_data[105]}]
#set_resistance 0.0972953  [get_nets {u_dcfifo_rx_u_din_buffer_data[105]}]
#set_load 0.126708  [get_nets {u_dcfifo_rx_u_din_buffer_data[106]}]
#set_resistance 0.0185895  [get_nets {u_dcfifo_rx_u_din_buffer_data[106]}]
#set_load 0.508165  [get_nets {u_dcfifo_rx_u_din_buffer_data[107]}]
#set_resistance 0.0729028  [get_nets {u_dcfifo_rx_u_din_buffer_data[107]}]
#set_load 0.176128  [get_nets {u_dcfifo_rx_u_din_buffer_data[108]}]
#set_resistance 0.0264576  [get_nets {u_dcfifo_rx_u_din_buffer_data[108]}]
#set_load 0.493496  [get_nets {u_dcfifo_rx_u_din_buffer_data[109]}]
#set_resistance 0.0707213  [get_nets {u_dcfifo_rx_u_din_buffer_data[109]}]
#set_load 0.225804  [get_nets {u_dcfifo_rx_u_din_buffer_data[110]}]
#set_resistance 0.03401  [get_nets {u_dcfifo_rx_u_din_buffer_data[110]}]
#set_load 0.1301  [get_nets {u_dcfifo_rx_u_din_buffer_data[111]}]
#set_resistance 0.0197394  [get_nets {u_dcfifo_rx_u_din_buffer_data[111]}]
#set_load 0.0792468  [get_nets {u_dcfifo_rx_u_din_buffer_data[112]}]
#set_resistance 0.0119977  [get_nets {u_dcfifo_rx_u_din_buffer_data[112]}]
#set_load 0.024621  [get_nets {u_dcfifo_rx_u_din_buffer_data[113]}]
#set_resistance 0.00354056  [get_nets {u_dcfifo_rx_u_din_buffer_data[113]}]
#set_load 0.273257  [get_nets {u_dcfifo_rx_u_din_buffer_data[114]}]
#set_resistance 0.0410844  [get_nets {u_dcfifo_rx_u_din_buffer_data[114]}]
#set_load 0.0821091  [get_nets {u_dcfifo_rx_u_din_buffer_data[115]}]
#set_resistance 0.0124947  [get_nets {u_dcfifo_rx_u_din_buffer_data[115]}]
#set_load 0.175975  [get_nets {u_dcfifo_rx_u_din_buffer_data[116]}]
#set_resistance 0.0264332  [get_nets {u_dcfifo_rx_u_din_buffer_data[116]}]
#set_load 0.3214  [get_nets {u_dcfifo_rx_u_din_buffer_data[117]}]
#set_resistance 0.0481253  [get_nets {u_dcfifo_rx_u_din_buffer_data[117]}]
#set_load 0.0585914  [get_nets {u_dcfifo_rx_u_din_buffer_data[118]}]
#set_resistance 0.00886396  [get_nets {u_dcfifo_rx_u_din_buffer_data[118]}]
#set_load 0.155685  [get_nets {u_dcfifo_rx_u_din_buffer_data[119]}]
#set_resistance 0.0228392  [get_nets {u_dcfifo_rx_u_din_buffer_data[119]}]
#set_load 0.159299  [get_nets {u_dcfifo_rx_u_din_buffer_data[120]}]
#set_resistance 0.0240322  [get_nets {u_dcfifo_rx_u_din_buffer_data[120]}]
#set_load 0.158082  [get_nets {u_dcfifo_rx_u_din_buffer_data[121]}]
#set_resistance 0.0239085  [get_nets {u_dcfifo_rx_u_din_buffer_data[121]}]
#set_load 0.297362  [get_nets {u_dcfifo_rx_u_din_buffer_data[122]}]
#set_resistance 0.0429941  [get_nets {u_dcfifo_rx_u_din_buffer_data[122]}]
#set_load 0.14617  [get_nets {u_dcfifo_rx_u_din_buffer_data[123]}]
#set_resistance 0.0213906  [get_nets {u_dcfifo_rx_u_din_buffer_data[123]}]
#set_load 0.300586  [get_nets {u_dcfifo_rx_u_din_buffer_data[124]}]
#set_resistance 0.0436046  [get_nets {u_dcfifo_rx_u_din_buffer_data[124]}]
#set_load 0.0321376  [get_nets {u_dcfifo_rx_u_din_buffer_data[125]}]
#set_resistance 0.00465217  [get_nets {u_dcfifo_rx_u_din_buffer_data[125]}]
#set_load 0.278174  [get_nets {u_dcfifo_rx_u_din_buffer_data[126]}]
#set_resistance 0.0404639  [get_nets {u_dcfifo_rx_u_din_buffer_data[126]}]
#set_load 0.183855  [get_nets {u_dcfifo_rx_u_din_buffer_data[127]}]
#set_resistance 0.0276517  [get_nets {u_dcfifo_rx_u_din_buffer_data[127]}]
#set_load 0.109067  [get_nets {u_dcfifo_rx_u_din_buffer_data[128]}]
#set_resistance 0.0165576  [get_nets {u_dcfifo_rx_u_din_buffer_data[128]}]
#set_load 0.048543  [get_nets {u_dcfifo_rx_u_din_buffer_data[129]}]
#set_resistance 0.00701698  [get_nets {u_dcfifo_rx_u_din_buffer_data[129]}]
#set_load 0.287902  [get_nets {u_dcfifo_rx_u_din_buffer_data[130]}]
#set_resistance 0.0428555  [get_nets {u_dcfifo_rx_u_din_buffer_data[130]}]
#set_load 0.0852899  [get_nets {u_dcfifo_rx_u_din_buffer_data[131]}]
#set_resistance 0.0126167  [get_nets {u_dcfifo_rx_u_din_buffer_data[131]}]
#set_load 0.227212  [get_nets {u_dcfifo_rx_u_din_buffer_data[132]}]
#set_resistance 0.0341512  [get_nets {u_dcfifo_rx_u_din_buffer_data[132]}]
#set_load 0.0747977  [get_nets {u_dcfifo_rx_u_din_buffer_data[133]}]
#set_resistance 0.0112114  [get_nets {u_dcfifo_rx_u_din_buffer_data[133]}]
#set_load 0.239448  [get_nets {u_dcfifo_rx_u_din_buffer_data[134]}]
#set_resistance 0.0360136  [get_nets {u_dcfifo_rx_u_din_buffer_data[134]}]
#set_load 0.192688  [get_nets {u_dcfifo_rx_u_din_buffer_data[135]}]
#set_resistance 0.0291924  [get_nets {u_dcfifo_rx_u_din_buffer_data[135]}]
#set_load 0.373431  [get_nets {u_dcfifo_rx_u_din_buffer_data[136]}]
#set_resistance 0.0539504  [get_nets {u_dcfifo_rx_u_din_buffer_data[136]}]
#set_load 0.473526  [get_nets {u_dcfifo_rx_u_din_buffer_data[137]}]
#set_resistance 0.0677431  [get_nets {u_dcfifo_rx_u_din_buffer_data[137]}]
#set_load 0.0308887  [get_nets {u_dcfifo_rx_u_din_buffer_data[138]}]
#set_resistance 0.00463964  [get_nets {u_dcfifo_rx_u_din_buffer_data[138]}]
#set_load 0.550112  [get_nets {u_dcfifo_rx_u_din_buffer_data[139]}]
#set_resistance 0.078909  [get_nets {u_dcfifo_rx_u_din_buffer_data[139]}]
#set_load 0.108054  [get_nets {u_dcfifo_rx_u_din_buffer_data[140]}]
#set_resistance 0.0157797  [get_nets {u_dcfifo_rx_u_din_buffer_data[140]}]
#set_load 0.506206  [get_nets {u_dcfifo_rx_u_din_buffer_data[141]}]
#set_resistance 0.0726046  [get_nets {u_dcfifo_rx_u_din_buffer_data[141]}]
#set_load 0.485737  [get_nets {u_dcfifo_rx_u_din_buffer_data[142]}]
#set_resistance 0.0707011  [get_nets {u_dcfifo_rx_u_din_buffer_data[142]}]
#set_load 0.245398  [get_nets {u_dcfifo_rx_u_din_buffer_data[143]}]
#set_resistance 0.0370053  [get_nets {u_dcfifo_rx_u_din_buffer_data[143]}]
#set_load 0.0672708  [get_nets {u_dcfifo_rx_u_din_buffer_data[144]}]
#set_resistance 0.00965  [get_nets {u_dcfifo_rx_u_din_buffer_data[144]}]
#set_load 0.207553  [get_nets {u_dcfifo_rx_u_din_buffer_data[145]}]
#set_resistance 0.0303091  [get_nets {u_dcfifo_rx_u_din_buffer_data[145]}]
#set_load 0.0895863  [get_nets {u_dcfifo_rx_u_din_buffer_data[146]}]
#set_resistance 0.0134568  [get_nets {u_dcfifo_rx_u_din_buffer_data[146]}]
#set_load 0.220407  [get_nets {u_dcfifo_rx_u_din_buffer_data[147]}]
#set_resistance 0.0327646  [get_nets {u_dcfifo_rx_u_din_buffer_data[147]}]
#set_load 0.128273  [get_nets {u_dcfifo_rx_u_din_buffer_data[148]}]
#set_resistance 0.0194593  [get_nets {u_dcfifo_rx_u_din_buffer_data[148]}]
#set_load 0.108603  [get_nets {u_dcfifo_rx_u_din_buffer_data[149]}]
#set_resistance 0.0165105  [get_nets {u_dcfifo_rx_u_din_buffer_data[149]}]
#set_load 0.208032  [get_nets {u_dcfifo_rx_u_din_buffer_data[150]}]
#set_resistance 0.0312949  [get_nets {u_dcfifo_rx_u_din_buffer_data[150]}]
#set_load 0.404241  [get_nets {u_dcfifo_rx_u_din_buffer_data[151]}]
#set_resistance 0.0611468  [get_nets {u_dcfifo_rx_u_din_buffer_data[151]}]
#set_load 0.251224  [get_nets {u_dcfifo_rx_u_din_buffer_data[152]}]
#set_resistance 0.0380179  [get_nets {u_dcfifo_rx_u_din_buffer_data[152]}]
#set_load 0.309892  [get_nets {u_dcfifo_rx_u_din_buffer_data[153]}]
#set_resistance 0.0470961  [get_nets {u_dcfifo_rx_u_din_buffer_data[153]}]
#set_load 0.431019  [get_nets {u_dcfifo_rx_u_din_buffer_data[154]}]
#set_resistance 0.064201  [get_nets {u_dcfifo_rx_u_din_buffer_data[154]}]
#set_load 0.316404  [get_nets {u_dcfifo_rx_u_din_buffer_data[155]}]
#set_resistance 0.0474037  [get_nets {u_dcfifo_rx_u_din_buffer_data[155]}]
#set_load 0.252471  [get_nets {u_dcfifo_rx_u_din_buffer_data[156]}]
#set_resistance 0.0379065  [get_nets {u_dcfifo_rx_u_din_buffer_data[156]}]
#set_load 0.267346  [get_nets {u_dcfifo_rx_u_din_buffer_data[157]}]
#set_resistance 0.0393165  [get_nets {u_dcfifo_rx_u_din_buffer_data[157]}]
#set_load 0.394598  [get_nets {u_dcfifo_rx_u_din_buffer_data[158]}]
#set_resistance 0.0575089  [get_nets {u_dcfifo_rx_u_din_buffer_data[158]}]
#set_load 0.0267699  [get_nets {u_dcfifo_rx_u_din_buffer_data[159]}]
#set_resistance 0.0038954  [get_nets {u_dcfifo_rx_u_din_buffer_data[159]}]
#set_load 0.0937  [get_nets {u_dcfifo_rx_u_din_buffer_data[160]}]
#set_resistance 0.0139859  [get_nets {u_dcfifo_rx_u_din_buffer_data[160]}]
#set_load 0.043528  [get_nets {u_dcfifo_rx_u_din_buffer_data[161]}]
#set_resistance 0.00629551  [get_nets {u_dcfifo_rx_u_din_buffer_data[161]}]
#set_load 0.177711  [get_nets {u_dcfifo_rx_u_din_buffer_data[162]}]
#set_resistance 0.0257885  [get_nets {u_dcfifo_rx_u_din_buffer_data[162]}]
#set_load 0.302872  [get_nets {u_dcfifo_rx_u_din_buffer_data[163]}]
#set_resistance 0.0458227  [get_nets {u_dcfifo_rx_u_din_buffer_data[163]}]
#set_load 0.0644605  [get_nets {u_dcfifo_rx_u_din_buffer_data[164]}]
#set_resistance 0.00923713  [get_nets {u_dcfifo_rx_u_din_buffer_data[164]}]
#set_load 0.0538276  [get_nets {u_dcfifo_rx_u_din_buffer_data[165]}]
#set_resistance 0.00780725  [get_nets {u_dcfifo_rx_u_din_buffer_data[165]}]
#set_load 0.203263  [get_nets {u_dcfifo_rx_u_din_buffer_data[166]}]
#set_resistance 0.0308837  [get_nets {u_dcfifo_rx_u_din_buffer_data[166]}]
#set_load 0.0613815  [get_nets {u_dcfifo_rx_u_din_buffer_data[167]}]
#set_resistance 0.00924445  [get_nets {u_dcfifo_rx_u_din_buffer_data[167]}]
#set_load 0.115678  [get_nets {u_dcfifo_rx_u_din_buffer_data[168]}]
#set_resistance 0.017001  [get_nets {u_dcfifo_rx_u_din_buffer_data[168]}]
#set_load 0.137711  [get_nets {u_dcfifo_rx_u_din_buffer_data[169]}]
#set_resistance 0.0206478  [get_nets {u_dcfifo_rx_u_din_buffer_data[169]}]
#set_load 0.316554  [get_nets {u_dcfifo_rx_u_din_buffer_data[170]}]
#set_resistance 0.0458046  [get_nets {u_dcfifo_rx_u_din_buffer_data[170]}]
#set_load 0.0811475  [get_nets {u_dcfifo_rx_u_din_buffer_data[171]}]
#set_resistance 0.012127  [get_nets {u_dcfifo_rx_u_din_buffer_data[171]}]
#set_load 0.596787  [get_nets {u_dcfifo_rx_u_din_buffer_data[172]}]
#set_resistance 0.0871655  [get_nets {u_dcfifo_rx_u_din_buffer_data[172]}]
#set_load 0.20782  [get_nets {u_dcfifo_rx_u_din_buffer_data[173]}]
#set_resistance 0.0301562  [get_nets {u_dcfifo_rx_u_din_buffer_data[173]}]
#set_load 0.131441  [get_nets {u_dcfifo_rx_u_din_buffer_data[174]}]
#set_resistance 0.0197835  [get_nets {u_dcfifo_rx_u_din_buffer_data[174]}]
#set_load 0.202855  [get_nets {u_dcfifo_rx_u_din_buffer_data[175]}]
#set_resistance 0.029519  [get_nets {u_dcfifo_rx_u_din_buffer_data[175]}]
#set_load 0.172899  [get_nets {u_dcfifo_rx_u_din_buffer_data[176]}]
#set_resistance 0.0253517  [get_nets {u_dcfifo_rx_u_din_buffer_data[176]}]
#set_load 0.381231  [get_nets {u_dcfifo_rx_u_din_buffer_data[177]}]
#set_resistance 0.0564282  [get_nets {u_dcfifo_rx_u_din_buffer_data[177]}]
#set_load 0.27028  [get_nets {u_dcfifo_rx_u_din_buffer_data[178]}]
#set_resistance 0.0406864  [get_nets {u_dcfifo_rx_u_din_buffer_data[178]}]
#set_load 0.0340706  [get_nets {u_dcfifo_rx_u_din_buffer_data[179]}]
#set_resistance 0.00497024  [get_nets {u_dcfifo_rx_u_din_buffer_data[179]}]
#set_load 0.280129  [get_nets {u_dcfifo_rx_u_din_buffer_data[180]}]
#set_resistance 0.0409317  [get_nets {u_dcfifo_rx_u_din_buffer_data[180]}]
#set_load 0.0629795  [get_nets {u_dcfifo_rx_u_din_buffer_data[181]}]
#set_resistance 0.00902499  [get_nets {u_dcfifo_rx_u_din_buffer_data[181]}]
#set_load 0.101609  [get_nets {u_dcfifo_rx_u_din_buffer_data[182]}]
#set_resistance 0.0151585  [get_nets {u_dcfifo_rx_u_din_buffer_data[182]}]
#set_load 0.377512  [get_nets {u_dcfifo_rx_u_din_buffer_data[183]}]
#set_resistance 0.0565533  [get_nets {u_dcfifo_rx_u_din_buffer_data[183]}]
#set_load 0.178778  [get_nets {u_dcfifo_rx_u_din_buffer_data[184]}]
#set_resistance 0.0270483  [get_nets {u_dcfifo_rx_u_din_buffer_data[184]}]
#set_load 0.0431664  [get_nets {u_dcfifo_rx_u_din_buffer_data[185]}]
#set_resistance 0.00619511  [get_nets {u_dcfifo_rx_u_din_buffer_data[185]}]
#set_load 0.936381  [get_nets {u_dcfifo_rx_u_din_buffer_data[186]}]
#set_resistance 0.137506  [get_nets {u_dcfifo_rx_u_din_buffer_data[186]}]
#set_load 0.479474  [get_nets {u_dcfifo_rx_u_din_buffer_data[187]}]
#set_resistance 0.072536  [get_nets {u_dcfifo_rx_u_din_buffer_data[187]}]
#set_load 0.60107  [get_nets {u_dcfifo_rx_u_din_buffer_data[188]}]
#set_resistance 0.0875819  [get_nets {u_dcfifo_rx_u_din_buffer_data[188]}]
#set_load 0.288831  [get_nets {u_dcfifo_rx_u_din_buffer_data[189]}]
#set_resistance 0.0414958  [get_nets {u_dcfifo_rx_u_din_buffer_data[189]}]
#set_load 0.272278  [get_nets {u_dcfifo_rx_u_din_buffer_data[190]}]
#set_resistance 0.0393542  [get_nets {u_dcfifo_rx_u_din_buffer_data[190]}]
#set_load 0.353222  [get_nets {u_dcfifo_rx_u_din_buffer_data[191]}]
#set_resistance 0.051503  [get_nets {u_dcfifo_rx_u_din_buffer_data[191]}]
#set_load 0.0835099  [get_nets {u_dcfifo_rx_u_din_buffer_data[192]}]
#set_resistance 0.0120036  [get_nets {u_dcfifo_rx_u_din_buffer_data[192]}]
#set_load 0.138438  [get_nets {u_dcfifo_rx_u_din_buffer_data[193]}]
#set_resistance 0.0200988  [get_nets {u_dcfifo_rx_u_din_buffer_data[193]}]
#set_load 0.437336  [get_nets {u_dcfifo_rx_u_din_buffer_data[194]}]
#set_resistance 0.0651496  [get_nets {u_dcfifo_rx_u_din_buffer_data[194]}]
#set_load 0.213187  [get_nets {u_dcfifo_rx_u_din_buffer_data[195]}]
#set_resistance 0.0319497  [get_nets {u_dcfifo_rx_u_din_buffer_data[195]}]
#set_load 0.138723  [get_nets {u_dcfifo_rx_u_din_buffer_data[196]}]
#set_resistance 0.0204804  [get_nets {u_dcfifo_rx_u_din_buffer_data[196]}]
#set_load 0.104295  [get_nets {u_dcfifo_rx_u_din_buffer_data[197]}]
#set_resistance 0.0154684  [get_nets {u_dcfifo_rx_u_din_buffer_data[197]}]
#set_load 0.076857  [get_nets {u_dcfifo_rx_u_din_buffer_data[198]}]
#set_resistance 0.0114955  [get_nets {u_dcfifo_rx_u_din_buffer_data[198]}]
#set_load 0.0407425  [get_nets {u_dcfifo_rx_u_din_buffer_data[199]}]
#set_resistance 0.00585629  [get_nets {u_dcfifo_rx_u_din_buffer_data[199]}]
#set_load 0.270746  [get_nets {u_dcfifo_rx_u_din_buffer_data[200]}]
#set_resistance 0.0402445  [get_nets {u_dcfifo_rx_u_din_buffer_data[200]}]
#set_load 0.225047  [get_nets {u_dcfifo_rx_u_din_buffer_data[201]}]
#set_resistance 0.0342073  [get_nets {u_dcfifo_rx_u_din_buffer_data[201]}]
#set_load 0.652269  [get_nets {u_dcfifo_rx_u_din_buffer_data[202]}]
#set_resistance 0.0966695  [get_nets {u_dcfifo_rx_u_din_buffer_data[202]}]
#set_load 0.246029  [get_nets {u_dcfifo_rx_u_din_buffer_data[203]}]
#set_resistance 0.0363855  [get_nets {u_dcfifo_rx_u_din_buffer_data[203]}]
#set_load 0.140721  [get_nets {u_dcfifo_rx_u_din_buffer_data[204]}]
#set_resistance 0.0212476  [get_nets {u_dcfifo_rx_u_din_buffer_data[204]}]
#set_load 0.2108  [get_nets {u_dcfifo_rx_u_din_buffer_data[205]}]
#set_resistance 0.0317474  [get_nets {u_dcfifo_rx_u_din_buffer_data[205]}]
#set_load 0.106298  [get_nets {u_dcfifo_rx_u_din_buffer_data[206]}]
#set_resistance 0.0154271  [get_nets {u_dcfifo_rx_u_din_buffer_data[206]}]
#set_load 0.0655586  [get_nets {u_dcfifo_rx_u_din_buffer_data[207]}]
#set_resistance 0.00994241  [get_nets {u_dcfifo_rx_u_din_buffer_data[207]}]
#set_load 0.149781  [get_nets {u_dcfifo_rx_u_din_buffer_data[208]}]
#set_resistance 0.022688  [get_nets {u_dcfifo_rx_u_din_buffer_data[208]}]
#set_load 0.163093  [get_nets {u_dcfifo_rx_u_din_buffer_data[209]}]
#set_resistance 0.0245909  [get_nets {u_dcfifo_rx_u_din_buffer_data[209]}]
#set_load 0.0238676  [get_nets {u_dcfifo_rx_u_din_buffer_data[210]}]
#set_resistance 0.00343137  [get_nets {u_dcfifo_rx_u_din_buffer_data[210]}]
#set_load 0.285349  [get_nets {u_dcfifo_rx_u_din_buffer_data[211]}]
#set_resistance 0.0433917  [get_nets {u_dcfifo_rx_u_din_buffer_data[211]}]
#set_load 0.0290226  [get_nets {u_dcfifo_rx_u_din_buffer_data[212]}]
#set_resistance 0.00416436  [get_nets {u_dcfifo_rx_u_din_buffer_data[212]}]
#set_load 0.238776  [get_nets {u_dcfifo_rx_u_din_buffer_data[213]}]
#set_resistance 0.034932  [get_nets {u_dcfifo_rx_u_din_buffer_data[213]}]
#set_load 0.196892  [get_nets {u_dcfifo_rx_u_din_buffer_data[214]}]
#set_resistance 0.029688  [get_nets {u_dcfifo_rx_u_din_buffer_data[214]}]
#set_load 0.226934  [get_nets {u_dcfifo_rx_u_din_buffer_data[215]}]
#set_resistance 0.0343955  [get_nets {u_dcfifo_rx_u_din_buffer_data[215]}]
#set_load 0.312673  [get_nets {u_dcfifo_rx_u_din_buffer_data[216]}]
#set_resistance 0.0468378  [get_nets {u_dcfifo_rx_u_din_buffer_data[216]}]
#set_load 0.37719  [get_nets {u_dcfifo_rx_u_din_buffer_data[217]}]
#set_resistance 0.0560287  [get_nets {u_dcfifo_rx_u_din_buffer_data[217]}]
#set_load 0.310111  [get_nets {u_dcfifo_rx_u_din_buffer_data[218]}]
#set_resistance 0.0462331  [get_nets {u_dcfifo_rx_u_din_buffer_data[218]}]
#set_load 0.270804  [get_nets {u_dcfifo_rx_u_din_buffer_data[219]}]
#set_resistance 0.0402178  [get_nets {u_dcfifo_rx_u_din_buffer_data[219]}]
#set_load 0.0924555  [get_nets {u_dcfifo_rx_u_din_buffer_data[220]}]
#set_resistance 0.0137386  [get_nets {u_dcfifo_rx_u_din_buffer_data[220]}]
#set_load 0.119065  [get_nets {u_dcfifo_rx_u_din_buffer_data[221]}]
#set_resistance 0.0175119  [get_nets {u_dcfifo_rx_u_din_buffer_data[221]}]
#set_load 0.0700035  [get_nets {u_dcfifo_rx_u_din_buffer_data[222]}]
#set_resistance 0.0105853  [get_nets {u_dcfifo_rx_u_din_buffer_data[222]}]
#set_load 0.437235  [get_nets {u_dcfifo_rx_u_din_buffer_data[223]}]
#set_resistance 0.0631099  [get_nets {u_dcfifo_rx_u_din_buffer_data[223]}]
#set_load 0.0844884  [get_nets {u_dcfifo_rx_u_din_buffer_data[224]}]
#set_resistance 0.0124102  [get_nets {u_dcfifo_rx_u_din_buffer_data[224]}]
#set_load 0.0739205  [get_nets {u_dcfifo_rx_u_din_buffer_data[225]}]
#set_resistance 0.0111557  [get_nets {u_dcfifo_rx_u_din_buffer_data[225]}]
#set_load 0.355179  [get_nets {u_dcfifo_rx_u_din_buffer_data[226]}]
#set_resistance 0.0518404  [get_nets {u_dcfifo_rx_u_din_buffer_data[226]}]
#set_load 0.0354627  [get_nets {u_dcfifo_rx_u_din_buffer_data[227]}]
#set_resistance 0.00508553  [get_nets {u_dcfifo_rx_u_din_buffer_data[227]}]
#set_load 0.289782  [get_nets {u_dcfifo_rx_u_din_buffer_data[228]}]
#set_resistance 0.0434545  [get_nets {u_dcfifo_rx_u_din_buffer_data[228]}]
#set_load 0.20561  [get_nets {u_dcfifo_rx_u_din_buffer_data[229]}]
#set_resistance 0.0312038  [get_nets {u_dcfifo_rx_u_din_buffer_data[229]}]
#set_load 0.215029  [get_nets {u_dcfifo_rx_u_din_buffer_data[230]}]
#set_resistance 0.0323469  [get_nets {u_dcfifo_rx_u_din_buffer_data[230]}]
#set_load 0.294575  [get_nets {u_dcfifo_rx_u_din_buffer_data[231]}]
#set_resistance 0.0440545  [get_nets {u_dcfifo_rx_u_din_buffer_data[231]}]
#set_load 0.521448  [get_nets {u_dcfifo_rx_u_din_buffer_data[232]}]
#set_resistance 0.0778573  [get_nets {u_dcfifo_rx_u_din_buffer_data[232]}]
#set_load 0.809756  [get_nets {u_dcfifo_rx_u_din_buffer_data[233]}]
#set_resistance 0.119339  [get_nets {u_dcfifo_rx_u_din_buffer_data[233]}]
#set_load 0.0388714  [get_nets {u_dcfifo_rx_u_din_buffer_data[234]}]
#set_resistance 0.00575923  [get_nets {u_dcfifo_rx_u_din_buffer_data[234]}]
#set_load 0.522854  [get_nets {u_dcfifo_rx_u_din_buffer_data[235]}]
#set_resistance 0.0756774  [get_nets {u_dcfifo_rx_u_din_buffer_data[235]}]
#set_load 0.188355  [get_nets {u_dcfifo_rx_u_din_buffer_data[236]}]
#set_resistance 0.0284896  [get_nets {u_dcfifo_rx_u_din_buffer_data[236]}]
#set_load 0.641214  [get_nets {u_dcfifo_rx_u_din_buffer_data[237]}]
#set_resistance 0.0918147  [get_nets {u_dcfifo_rx_u_din_buffer_data[237]}]
#set_load 0.0456397  [get_nets {u_dcfifo_rx_u_din_buffer_data[238]}]
#set_resistance 0.0068594  [get_nets {u_dcfifo_rx_u_din_buffer_data[238]}]
#set_load 0.120649  [get_nets {u_dcfifo_rx_u_din_buffer_data[239]}]
#set_resistance 0.0181272  [get_nets {u_dcfifo_rx_u_din_buffer_data[239]}]
#set_load 0.334339  [get_nets {u_dcfifo_rx_u_din_buffer_data[240]}]
#set_resistance 0.0504104  [get_nets {u_dcfifo_rx_u_din_buffer_data[240]}]
#set_load 0.110829  [get_nets {u_dcfifo_rx_u_din_buffer_data[241]}]
#set_resistance 0.0164863  [get_nets {u_dcfifo_rx_u_din_buffer_data[241]}]
#set_load 0.266897  [get_nets {u_dcfifo_rx_u_din_buffer_data[242]}]
#set_resistance 0.0386302  [get_nets {u_dcfifo_rx_u_din_buffer_data[242]}]
#set_load 0.0401643  [get_nets {u_dcfifo_rx_u_din_buffer_data[243]}]
#set_resistance 0.00576476  [get_nets {u_dcfifo_rx_u_din_buffer_data[243]}]
#set_load 0.229234  [get_nets {u_dcfifo_rx_u_din_buffer_data[244]}]
#set_resistance 0.0338946  [get_nets {u_dcfifo_rx_u_din_buffer_data[244]}]
#set_load 0.234916  [get_nets {u_dcfifo_rx_u_din_buffer_data[245]}]
#set_resistance 0.0348435  [get_nets {u_dcfifo_rx_u_din_buffer_data[245]}]
#set_load 1.26209  [get_nets {u_dcfifo_rx_u_din_buffer_data[246]}]
#set_resistance 0.182618  [get_nets {u_dcfifo_rx_u_din_buffer_data[246]}]
#set_load 1.16122  [get_nets {u_dcfifo_rx_u_din_buffer_data[247]}]
#set_resistance 0.166239  [get_nets {u_dcfifo_rx_u_din_buffer_data[247]}]
#set_load 0.994518  [get_nets {u_dcfifo_rx_u_din_buffer_data[248]}]
#set_resistance 0.142997  [get_nets {u_dcfifo_rx_u_din_buffer_data[248]}]
#set_load 0.798268  [get_nets {u_dcfifo_rx_u_din_buffer_data[249]}]
#set_resistance 0.114522  [get_nets {u_dcfifo_rx_u_din_buffer_data[249]}]
#set_load 0.845648  [get_nets {u_dcfifo_rx_u_din_buffer_data[250]}]
#set_resistance 0.121467  [get_nets {u_dcfifo_rx_u_din_buffer_data[250]}]
#set_load 0.50864  [get_nets {u_dcfifo_rx_u_din_buffer_data[251]}]
#set_resistance 0.0732953  [get_nets {u_dcfifo_rx_u_din_buffer_data[251]}]
#set_load 0.839776  [get_nets {u_dcfifo_rx_u_din_buffer_data[252]}]
#set_resistance 0.121054  [get_nets {u_dcfifo_rx_u_din_buffer_data[252]}]
#set_load 0.547881  [get_nets {u_dcfifo_rx_u_din_buffer_data[253]}]
#set_resistance 0.0786333  [get_nets {u_dcfifo_rx_u_din_buffer_data[253]}]
#set_load 0.38938  [get_nets {u_dcfifo_rx_u_din_buffer_data[254]}]
#set_resistance 0.056105  [get_nets {u_dcfifo_rx_u_din_buffer_data[254]}]
#set_load 0.136559  [get_nets {u_dcfifo_rx_u_din_buffer_data[255]}]
#set_resistance 0.0196889  [get_nets {u_dcfifo_rx_u_din_buffer_data[255]}]
#set_load 0.267141  [get_nets u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.0382951  [get_nets u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_load 0.267141  [get_nets u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.0382951  [get_nets u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_load 0.400527  [get_nets n604]
#set_resistance 0.0600461  [get_nets n604]
#set_load 0.0609376  [get_nets n1455]
#set_resistance 0.00911235  [get_nets n1455]
#set_load 0.219428  [get_nets n1456]
#set_resistance 0.0319472  [get_nets n1456]
#set_load 0.1939  [get_nets n1691]
#set_resistance 0.0278231  [get_nets n1691]
#set_load 0.166983  [get_nets n1694]
#set_resistance 0.0239163  [get_nets n1694]
#set_load 0.166983  [get_nets n1697]
#set_resistance 0.0239163  [get_nets n1697]
#set_load 0.1939  [get_nets n1700]
#set_resistance 0.0278231  [get_nets n1700]
#set_load 0.166983  [get_nets n1703]
#set_resistance 0.0239163  [get_nets n1703]
#set_load 0.1939  [get_nets n1706]
#set_resistance 0.0278231  [get_nets n1706]
#set_load 0.166983  [get_nets n1709]
#set_resistance 0.0239163  [get_nets n1709]
#set_load 0.1939  [get_nets n1712]
#set_resistance 0.0278231  [get_nets n1712]
#set_load 0.1939  [get_nets n1715]
#set_resistance 0.0278231  [get_nets n1715]
#set_load 0.166983  [get_nets n1718]
#set_resistance 0.0239163  [get_nets n1718]
#set_load 0.166983  [get_nets n1721]
#set_resistance 0.0239163  [get_nets n1721]
#set_load 0.166983  [get_nets n1724]
#set_resistance 0.0239163  [get_nets n1724]
#set_load 0.1939  [get_nets n1727]
#set_resistance 0.0278231  [get_nets n1727]
#set_load 0.1939  [get_nets n1730]
#set_resistance 0.0278231  [get_nets n1730]
#set_load 0.1939  [get_nets n1733]
#set_resistance 0.0278231  [get_nets n1733]
#set_load 0.166983  [get_nets n1736]
#set_resistance 0.0239163  [get_nets n1736]
#set_load 0.1939  [get_nets n1739]
#set_resistance 0.0278231  [get_nets n1739]
#set_load 0.166983  [get_nets n1742]
#set_resistance 0.0239163  [get_nets n1742]
#set_load 0.1939  [get_nets n1745]
#set_resistance 0.0278231  [get_nets n1745]
#set_load 0.166983  [get_nets n1748]
#set_resistance 0.0239163  [get_nets n1748]
#set_load 0.1939  [get_nets n1751]
#set_resistance 0.0278231  [get_nets n1751]
#set_load 0.166983  [get_nets n1754]
#set_resistance 0.0239163  [get_nets n1754]
#set_load 0.1939  [get_nets n1757]
#set_resistance 0.0278231  [get_nets n1757]
#set_load 0.166983  [get_nets n1760]
#set_resistance 0.0239163  [get_nets n1760]
#set_load 0.1939  [get_nets n1763]
#set_resistance 0.0278231  [get_nets n1763]
#set_load 0.166983  [get_nets n1766]
#set_resistance 0.0239163  [get_nets n1766]
#set_load 0.1939  [get_nets n1769]
#set_resistance 0.0278231  [get_nets n1769]
#set_load 0.166983  [get_nets n1772]
#set_resistance 0.0239163  [get_nets n1772]
#set_load 0.1939  [get_nets n1775]
#set_resistance 0.0278231  [get_nets n1775]
#set_load 0.166983  [get_nets n1778]
#set_resistance 0.0239163  [get_nets n1778]
#set_load 0.1939  [get_nets n1781]
#set_resistance 0.0278231  [get_nets n1781]
#set_load 0.166983  [get_nets n1784]
#set_resistance 0.0239163  [get_nets n1784]
#set_load 0.1939  [get_nets n1787]
#set_resistance 0.0278231  [get_nets n1787]
#set_load 0.166983  [get_nets n1790]
#set_resistance 0.0239163  [get_nets n1790]
#set_load 0.1939  [get_nets n1793]
#set_resistance 0.0278231  [get_nets n1793]
#set_load 0.166983  [get_nets n1796]
#set_resistance 0.0239163  [get_nets n1796]
#set_load 0.1939  [get_nets n1799]
#set_resistance 0.0278231  [get_nets n1799]
#set_load 0.166983  [get_nets n1802]
#set_resistance 0.0239163  [get_nets n1802]
#set_load 0.656857  [get_nets n1869]
#set_resistance 0.0676113  [get_nets n1869]
#set_load 0.1939  [get_nets n1878]
#set_resistance 0.0278231  [get_nets n1878]
#set_load 0.166983  [get_nets n1881]
#set_resistance 0.0239163  [get_nets n1881]
#set_load 1.27587  [get_nets n2656]
#set_resistance 0.145978  [get_nets n2656]
#set_load 0.388565  [get_nets n2723]
#set_resistance 0.0586502  [get_nets n2723]
#set_load 0.585609  [get_nets n2726]
#set_resistance 0.0877888  [get_nets n2726]
#set_load 0.0231802  [get_nets n2727]
#set_resistance 0.00351055  [get_nets n2727]
#set_load 0.0490696  [get_nets n2728]
#set_resistance 0.00729815  [get_nets n2728]
#set_load 0.851515  [get_nets n2729]
#set_resistance 0.114025  [get_nets n2729]
#set_load 0.0842058  [get_nets n2730]
#set_resistance 0.0122112  [get_nets n2730]
#set_load 0.258967  [get_nets n2731]
#set_resistance 0.0380056  [get_nets n2731]
#set_load 0.066004  [get_nets n2732]
#set_resistance 0.00944858  [get_nets n2732]
#set_load 0.0814596  [get_nets n2733]
#set_resistance 0.0118433  [get_nets n2733]
#set_load 0.113399  [get_nets n2734]
#set_resistance 0.0163933  [get_nets n2734]
#set_load 0.212041  [get_nets n2735]
#set_resistance 0.0314275  [get_nets n2735]
#set_load 0.237093  [get_nets n2736]
#set_resistance 0.035009  [get_nets n2736]
#set_load 0.109504  [get_nets n2737]
#set_resistance 0.0161747  [get_nets n2737]
#set_load 0.180477  [get_nets n2738]
#set_resistance 0.0264496  [get_nets n2738]
#set_load 0.157121  [get_nets n2739]
#set_resistance 0.0227062  [get_nets n2739]
#set_load 0.090365  [get_nets n2740]
#set_resistance 0.0129594  [get_nets n2740]
#set_load 0.417943  [get_nets n2741]
#set_resistance 0.0611024  [get_nets n2741]
#set_load 0.237581  [get_nets n2742]
#set_resistance 0.0342995  [get_nets n2742]
#set_load 0.0756126  [get_nets n2743]
#set_resistance 0.0108309  [get_nets n2743]
#set_load 0.288719  [get_nets n2744]
#set_resistance 0.0430944  [get_nets n2744]
#set_load 0.0463595  [get_nets n2745]
#set_resistance 0.00698851  [get_nets n2745]
#set_load 0.102969  [get_nets n2746]
#set_resistance 0.0154632  [get_nets n2746]
#set_load 0.0912209  [get_nets n2747]
#set_resistance 0.0131522  [get_nets n2747]
#set_load 0.0989585  [get_nets n2748]
#set_resistance 0.0144961  [get_nets n2748]
#set_load 0.0493157  [get_nets n2749]
#set_resistance 0.00722376  [get_nets n2749]
#set_load 1.06298  [get_nets n2750]
#set_resistance 0.120337  [get_nets n2750]
#set_load 0.110085  [get_nets n2751]
#set_resistance 0.016201  [get_nets n2751]
#set_load 0.165334  [get_nets n2763]
#set_resistance 0.0245535  [get_nets n2763]
#set_load 0.131993  [get_nets n2764]
#set_resistance 0.0200122  [get_nets n2764]
#set_load 0.209281  [get_nets n2765]
#set_resistance 0.0313531  [get_nets n2765]
#set_load 0.0890362  [get_nets n2766]
#set_resistance 0.0129738  [get_nets n2766]
#set_load 0.124008  [get_nets n2767]
#set_resistance 0.0178625  [get_nets n2767]
#set_load 0.0511748  [get_nets n2768]
#set_resistance 0.00734051  [get_nets n2768]
#set_load 0.483715  [get_nets n2769]
#set_resistance 0.0709838  [get_nets n2769]
#set_load 0.0617111  [get_nets n2770]
#set_resistance 0.00931259  [get_nets n2770]
#set_load 0.112824  [get_nets n2771]
#set_resistance 0.0162104  [get_nets n2771]
#set_load 0.0926633  [get_nets n2772]
#set_resistance 0.0136647  [get_nets n2772]
#set_load 0.170801  [get_nets n2773]
#set_resistance 0.025896  [get_nets n2773]
#set_load 0.282862  [get_nets n2774]
#set_resistance 0.0416453  [get_nets n2774]
#set_load 0.106032  [get_nets n2775]
#set_resistance 0.0152735  [get_nets n2775]
#set_load 0.246692  [get_nets n2776]
#set_resistance 0.0373238  [get_nets n2776]
#set_load 0.170385  [get_nets n2777]
#set_resistance 0.0255941  [get_nets n2777]
#set_load 0.316807  [get_nets n2778]
#set_resistance 0.0479339  [get_nets n2778]
#set_load 0.0702113  [get_nets n2779]
#set_resistance 0.0100745  [get_nets n2779]
#set_load 0.330987  [get_nets n2780]
#set_resistance 0.0480604  [get_nets n2780]
#set_load 0.943409  [get_nets n2781]
#set_resistance 0.113128  [get_nets n2781]
#set_load 0.252513  [get_nets n2782]
#set_resistance 0.0373584  [get_nets n2782]
#set_load 0.265787  [get_nets n2783]
#set_resistance 0.039692  [get_nets n2783]
#set_load 0.77171  [get_nets n2784]
#set_resistance 0.116081  [get_nets n2784]
#set_load 0.734904  [get_nets n2787]
#set_resistance 0.0984887  [get_nets n2787]
#set_load 0.183774  [get_nets n2788]
#set_resistance 0.0277504  [get_nets n2788]
#set_load 0.126605  [get_nets n2789]
#set_resistance 0.0192687  [get_nets n2789]
#set_load 0.444808  [get_nets n2790]
#set_resistance 0.0597977  [get_nets n2790]
#set_load 0.380043  [get_nets n2791]
#set_resistance 0.0515078  [get_nets n2791]
#set_load 0.0239534  [get_nets n2792]
#set_resistance 0.00355432  [get_nets n2792]
#set_load 0.266925  [get_nets n2793]
#set_resistance 0.0367976  [get_nets n2793]
#set_load 0.472183  [get_nets n2794]
#set_resistance 0.0635202  [get_nets n2794]
#set_load 0.0298271  [get_nets n2795]
#set_resistance 0.00426648  [get_nets n2795]
#set_load 0.0523817  [get_nets n2796]
#set_resistance 0.00758169  [get_nets n2796]
#set_load 0.145533  [get_nets n2797]
#set_resistance 0.019308  [get_nets n2797]
#set_load 0.528358  [get_nets n2798]
#set_resistance 0.0732198  [get_nets n2798]
#set_load 0.653988  [get_nets n2799]
#set_resistance 0.0991546  [get_nets n2799]
#set_load 0.150641  [get_nets n2802]
#set_resistance 0.0227896  [get_nets n2802]
#set_load 0.629048  [get_nets n2803]
#set_resistance 0.0930616  [get_nets n2803]
#set_load 0.769145  [get_nets n2804]
#set_resistance 0.10477  [get_nets n2804]
#set_load 1.07043  [get_nets n2805]
#set_resistance 0.162281  [get_nets n2805]
#set_load 1.17337  [get_nets n2806]
#set_resistance 0.163729  [get_nets n2806]
#set_load 1.25276  [get_nets n2807]
#set_resistance 0.189233  [get_nets n2807]
#set_load 0.709072  [get_nets n2808]
#set_resistance 0.105618  [get_nets n2808]
#set_load 1.19201  [get_nets n2809]
#set_resistance 0.179525  [get_nets n2809]
#set_load 1.32899  [get_nets n2810]
#set_resistance 0.183529  [get_nets n2810]
#set_load 1.07979  [get_nets n2811]
#set_resistance 0.16293  [get_nets n2811]
#set_load 1.43259  [get_nets n2812]
#set_resistance 0.197767  [get_nets n2812]
#set_load 0.994733  [get_nets n2813]
#set_resistance 0.150865  [get_nets n2813]
#set_load 1.25061  [get_nets n2814]
#set_resistance 0.171835  [get_nets n2814]
#set_load 0.622601  [get_nets n2815]
#set_resistance 0.0941943  [get_nets n2815]
#set_load 0.56379  [get_nets n2816]
#set_resistance 0.077494  [get_nets n2816]
#set_load 0.790388  [get_nets n2819]
#set_resistance 0.11863  [get_nets n2819]
#set_load 1.33203  [get_nets n2820]
#set_resistance 0.18076  [get_nets n2820]
#set_load 0.183221  [get_nets n2822]
#set_resistance 0.024831  [get_nets n2822]
#set_load 0.388508  [get_nets n2823]
#set_resistance 0.0558537  [get_nets n2823]
#set_load 0.148912  [get_nets n2824]
#set_resistance 0.0223128  [get_nets n2824]
#set_load 0.361595  [get_nets n2825]
#set_resistance 0.0453167  [get_nets n2825]
#set_load 0.295199  [get_nets n2826]
#set_resistance 0.0396308  [get_nets n2826]
#set_load 0.109562  [get_nets n2827]
#set_resistance 0.0160502  [get_nets n2827]
#set_load 0.108919  [get_nets n2828]
#set_resistance 0.015842  [get_nets n2828]
#set_load 0.474294  [get_nets n2829]
#set_resistance 0.0640402  [get_nets n2829]
#set_load 0.24174  [get_nets n2830]
#set_resistance 0.0353041  [get_nets n2830]
#set_load 0.12463  [get_nets n2831]
#set_resistance 0.0179079  [get_nets n2831]
#set_load 0.451389  [get_nets n2832]
#set_resistance 0.056795  [get_nets n2832]
#set_load 0.296693  [get_nets n2833]
#set_resistance 0.0382922  [get_nets n2833]
#set_load 0.133206  [get_nets n2834]
#set_resistance 0.0194058  [get_nets n2834]
#set_load 0.161655  [get_nets n2835]
#set_resistance 0.0244957  [get_nets n2835]
#set_load 0.262693  [get_nets n2836]
#set_resistance 0.0331743  [get_nets n2836]
#set_load 0.309968  [get_nets n2837]
#set_resistance 0.040019  [get_nets n2837]
#set_load 0.0237607  [get_nets n2838]
#set_resistance 0.00358249  [get_nets n2838]
#set_load 0.46275  [get_nets n2839]
#set_resistance 0.0674623  [get_nets n2839]
#set_load 0.242785  [get_nets n2840]
#set_resistance 0.0302058  [get_nets n2840]
#set_load 0.136828  [get_nets n2841]
#set_resistance 0.0183194  [get_nets n2841]
#set_load 0.600228  [get_nets n2842]
#set_resistance 0.0774133  [get_nets n2842]
#set_load 0.116563  [get_nets n2843]
#set_resistance 0.0172652  [get_nets n2843]
#set_load 0.116321  [get_nets n2844]
#set_resistance 0.0171114  [get_nets n2844]
#set_load 0.549807  [get_nets n2845]
#set_resistance 0.0790492  [get_nets n2845]
#set_load 0.378534  [get_nets n2846]
#set_resistance 0.055173  [get_nets n2846]
#set_load 0.564337  [get_nets n2847]
#set_resistance 0.075689  [get_nets n2847]
#set_load 0.440887  [get_nets n2848]
#set_resistance 0.0646481  [get_nets n2848]
#set_load 0.254651  [get_nets n2849]
#set_resistance 0.0379611  [get_nets n2849]
#set_load 0.0976928  [get_nets n2850]
#set_resistance 0.0139687  [get_nets n2850]
#set_load 0.676812  [get_nets n2851]
#set_resistance 0.0914554  [get_nets n2851]
#set_load 0.497437  [get_nets n2852]
#set_resistance 0.0636578  [get_nets n2852]
#set_load 0.108635  [get_nets n2853]
#set_resistance 0.0157343  [get_nets n2853]
#set_load 0.0570688  [get_nets n2854]
#set_resistance 0.0082024  [get_nets n2854]
#set_load 0.112085  [get_nets n2855]
#set_resistance 0.0162641  [get_nets n2855]
#set_load 0.384388  [get_nets n2856]
#set_resistance 0.0574762  [get_nets n2856]
#set_load 0.194053  [get_nets n2857]
#set_resistance 0.0287799  [get_nets n2857]
#set_load 0.198725  [get_nets n2858]
#set_resistance 0.0257172  [get_nets n2858]
#set_load 0.229279  [get_nets n2859]
#set_resistance 0.0293092  [get_nets n2859]
#set_load 0.745777  [get_nets n2860]
#set_resistance 0.102155  [get_nets n2860]
#set_load 0.297824  [get_nets n2861]
#set_resistance 0.0444822  [get_nets n2861]
#set_load 0.363403  [get_nets n2862]
#set_resistance 0.0442485  [get_nets n2862]
#set_load 0.149225  [get_nets n2863]
#set_resistance 0.0219573  [get_nets n2863]
#set_load 0.192033  [get_nets n2864]
#set_resistance 0.0290756  [get_nets n2864]
#set_load 3.20076  [get_nets n2865]
#set_resistance 0.389932  [get_nets n2865]
#set_load 0.296184  [get_nets n2866]
#set_resistance 0.0443956  [get_nets n2866]
#set_load 0.175687  [get_nets n2867]
#set_resistance 0.0254453  [get_nets n2867]
#set_load 2.07634  [get_nets n2868]
#set_resistance 0.238577  [get_nets n2868]
#set_load 0.611547  [get_nets n2870]
#set_resistance 0.0829943  [get_nets n2870]
#set_load 0.496685  [get_nets n2871]
#set_resistance 0.068093  [get_nets n2871]
#set_load 0.604366  [get_nets n2872]
#set_resistance 0.0868746  [get_nets n2872]
#set_load 0.14957  [get_nets n2873]
#set_resistance 0.021445  [get_nets n2873]
#set_load 0.852162  [get_nets n2874]
#set_resistance 0.114116  [get_nets n2874]
#set_load 0.306675  [get_nets n2875]
#set_resistance 0.0464073  [get_nets n2875]
#set_load 0.422494  [get_nets n2876]
#set_resistance 0.0538133  [get_nets n2876]
#set_load 0.858448  [get_nets n2877]
#set_resistance 0.119119  [get_nets n2877]
#set_load 1.06897  [get_nets n2878]
#set_resistance 0.113328  [get_nets n2878]
#set_load 0.79072  [get_nets n2879]
#set_resistance 0.101297  [get_nets n2879]
#set_load 0.353085  [get_nets n2880]
#set_resistance 0.0485635  [get_nets n2880]
#set_load 0.106394  [get_nets n2881]
#set_resistance 0.0153087  [get_nets n2881]
#set_load 0.427702  [get_nets n2882]
#set_resistance 0.0624114  [get_nets n2882]
#set_load 0.201737  [get_nets n2883]
#set_resistance 0.0305417  [get_nets n2883]
#set_load 0.586302  [get_nets n2884]
#set_resistance 0.0848668  [get_nets n2884]
#set_load 0.571479  [get_nets n2885]
#set_resistance 0.0833651  [get_nets n2885]
#set_load 0.494188  [get_nets n2886]
#set_resistance 0.0516335  [get_nets n2886]
#set_load 0.17183  [get_nets n2887]
#set_resistance 0.0248938  [get_nets n2887]
#set_load 0.488136  [get_nets n2888]
#set_resistance 0.0718422  [get_nets n2888]
#set_load 0.90726  [get_nets n2889]
#set_resistance 0.110261  [get_nets n2889]
#set_load 0.592976  [get_nets n2890]
#set_resistance 0.0761775  [get_nets n2890]
#set_load 0.178731  [get_nets n2891]
#set_resistance 0.0229712  [get_nets n2891]
#set_load 0.278142  [get_nets n2892]
#set_resistance 0.0400143  [get_nets n2892]
#set_load 0.125404  [get_nets n2893]
#set_resistance 0.0179452  [get_nets n2893]
#set_load 0.103022  [get_nets n2894]
#set_resistance 0.0153779  [get_nets n2894]
#set_load 0.426677  [get_nets n2895]
#set_resistance 0.0631006  [get_nets n2895]
#set_load 0.421173  [get_nets n2896]
#set_resistance 0.0537931  [get_nets n2896]
#set_load 0.388731  [get_nets n2897]
#set_resistance 0.0576704  [get_nets n2897]
#set_load 1.92969  [get_nets n2898]
#set_resistance 0.27044  [get_nets n2898]
#set_load 0.181624  [get_nets n2899]
#set_resistance 0.0262937  [get_nets n2899]
#set_load 0.20971  [get_nets n2900]
#set_resistance 0.031055  [get_nets n2900]
#set_load 0.195779  [get_nets n2901]
#set_resistance 0.028546  [get_nets n2901]
#set_load 0.0518718  [get_nets n2902]
#set_resistance 0.00769806  [get_nets n2902]
#set_load 0.183822  [get_nets n2903]
#set_resistance 0.0250532  [get_nets n2903]
#set_load 0.0599419  [get_nets n2904]
#set_resistance 0.00894711  [get_nets n2904]
#set_load 0.0877086  [get_nets n2905]
#set_resistance 0.0127209  [get_nets n2905]
#set_load 0.227138  [get_nets n2906]
#set_resistance 0.0290033  [get_nets n2906]
#set_load 0.168328  [get_nets n2907]
#set_resistance 0.0243189  [get_nets n2907]
#set_load 0.871293  [get_nets n2908]
#set_resistance 0.102972  [get_nets n2908]
#set_load 3.25903  [get_nets n2917]
#set_resistance 0.268075  [get_nets n2917]
#set_load 2.40804  [get_nets n2919]
#set_resistance 0.209093  [get_nets n2919]
#set_load 0.167229  [get_nets n2920]
#set_resistance 0.0251328  [get_nets n2920]
#set_load 0.236213  [get_nets n2921]
#set_resistance 0.0348946  [get_nets n2921]
#set_load 0.0762612  [get_nets n2922]
#set_resistance 0.0109347  [get_nets n2922]
#set_load 0.128838  [get_nets n2923]
#set_resistance 0.0186251  [get_nets n2923]
#set_load 0.0652578  [get_nets n2925]
#set_resistance 0.00981527  [get_nets n2925]
#set_load 0.27568  [get_nets n2927]
#set_resistance 0.0395129  [get_nets n2927]
#set_load 0.082088  [get_nets n2928]
#set_resistance 0.0117973  [get_nets n2928]
#set_load 0.178633  [get_nets n2929]
#set_resistance 0.0268608  [get_nets n2929]
#set_load 0.0578198  [get_nets n2930]
#set_resistance 0.00837029  [get_nets n2930]
#set_load 0.0443341  [get_nets n2931]
#set_resistance 0.00640412  [get_nets n2931]
#set_load 0.689484  [get_nets n2932]
#set_resistance 0.100517  [get_nets n2932]
#set_load 0.199253  [get_nets n2933]
#set_resistance 0.029232  [get_nets n2933]
#set_load 0.133807  [get_nets n2934]
#set_resistance 0.0202403  [get_nets n2934]
#set_load 0.0838985  [get_nets n2935]
#set_resistance 0.0125144  [get_nets n2935]
#set_load 0.136793  [get_nets n2936]
#set_resistance 0.0200384  [get_nets n2936]
#set_load 0.0888977  [get_nets n2937]
#set_resistance 0.0128514  [get_nets n2937]
#set_load 0.0939135  [get_nets n2938]
#set_resistance 0.0135468  [get_nets n2938]
#set_load 0.182229  [get_nets n2939]
#set_resistance 0.0273108  [get_nets n2939]
#set_load 0.133887  [get_nets n2940]
#set_resistance 0.0191832  [get_nets n2940]
#set_load 0.135622  [get_nets n2941]
#set_resistance 0.0197968  [get_nets n2941]
#set_load 0.136514  [get_nets n2942]
#set_resistance 0.0206413  [get_nets n2942]
#set_load 0.28092  [get_nets n2943]
#set_resistance 0.0421814  [get_nets n2943]
#set_load 0.285178  [get_nets n2945]
#set_resistance 0.0407986  [get_nets n2945]
#set_load 0.486054  [get_nets n2946]
#set_resistance 0.0703586  [get_nets n2946]
#set_load 0.0498612  [get_nets n2948]
#set_resistance 0.00732868  [get_nets n2948]
#set_load 0.0671071  [get_nets n2951]
#set_resistance 0.00981477  [get_nets n2951]
#set_load 0.1115  [get_nets n2953]
#set_resistance 0.0164269  [get_nets n2953]
#set_load 0.0624866  [get_nets n2954]
#set_resistance 0.00929766  [get_nets n2954]
#set_load 0.0928084  [get_nets n2955]
#set_resistance 0.0139108  [get_nets n2955]
#set_load 0.174931  [get_nets n2956]
#set_resistance 0.0260925  [get_nets n2956]
#set_load 0.152868  [get_nets n2957]
#set_resistance 0.0232088  [get_nets n2957]
#set_load 0.420132  [get_nets n2958]
#set_resistance 0.0617959  [get_nets n2958]
#set_load 0.129879  [get_nets n2959]
#set_resistance 0.0186138  [get_nets n2959]
#set_load 0.0490272  [get_nets n2960]
#set_resistance 0.00731165  [get_nets n2960]
#set_load 0.128765  [get_nets n2961]
#set_resistance 0.0187954  [get_nets n2961]
#set_load 0.0980807  [get_nets n2962]
#set_resistance 0.0145252  [get_nets n2962]
#set_load 0.0789463  [get_nets n2963]
#set_resistance 0.0115706  [get_nets n2963]
#set_load 0.0208865  [get_nets n2964]
#set_resistance 0.00312468  [get_nets n2964]
#set_load 0.191744  [get_nets n2965]
#set_resistance 0.0288897  [get_nets n2965]
#set_load 0.271802  [get_nets n2966]
#set_resistance 0.0399266  [get_nets n2966]
#set_load 0.0535712  [get_nets n2967]
#set_resistance 0.00796651  [get_nets n2967]
#set_load 0.0578227  [get_nets n2968]
#set_resistance 0.00870278  [get_nets n2968]
#set_load 0.0972478  [get_nets n2969]
#set_resistance 0.0141626  [get_nets n2969]
#set_load 0.0185975  [get_nets n2970]
#set_resistance 0.00271919  [get_nets n2970]
#set_load 0.19962  [get_nets n2971]
#set_resistance 0.0270791  [get_nets n2971]
#set_load 0.196627  [get_nets n2972]
#set_resistance 0.0267178  [get_nets n2972]
#set_load 0.176815  [get_nets n2973]
#set_resistance 0.0261046  [get_nets n2973]
#set_load 0.197649  [get_nets n2974]
#set_resistance 0.0262251  [get_nets n2974]
#set_load 0.20606  [get_nets n2975]
#set_resistance 0.0278361  [get_nets n2975]
#set_load 0.132907  [get_nets n2976]
#set_resistance 0.0193829  [get_nets n2976]
#set_load 0.530176  [get_nets n2977]
#set_resistance 0.0689376  [get_nets n2977]
#set_load 0.297373  [get_nets n2978]
#set_resistance 0.0408804  [get_nets n2978]
#set_load 0.132537  [get_nets n2979]
#set_resistance 0.0196543  [get_nets n2979]
#set_load 0.22538  [get_nets n2980]
#set_resistance 0.0301396  [get_nets n2980]
#set_load 0.939583  [get_nets n2981]
#set_resistance 0.10505  [get_nets n2981]
#set_load 0.427258  [get_nets n3001]
#set_resistance 0.0621033  [get_nets n3001]
#set_load 0.0999226  [get_nets n3002]
#set_resistance 0.0149225  [get_nets n3002]
#set_load 0.146275  [get_nets n3003]
#set_resistance 0.0212982  [get_nets n3003]
#set_load 0.107787  [get_nets n3004]
#set_resistance 0.0156522  [get_nets n3004]
#set_load 0.121811  [get_nets n3005]
#set_resistance 0.0178407  [get_nets n3005]
#set_load 0.225483  [get_nets n3006]
#set_resistance 0.0331789  [get_nets n3006]
#set_load 0.205349  [get_nets n3007]
#set_resistance 0.0304895  [get_nets n3007]
#set_load 0.302954  [get_nets n3008]
#set_resistance 0.0414765  [get_nets n3008]
#set_load 0.104792  [get_nets n3009]
#set_resistance 0.0152674  [get_nets n3009]
#set_load 0.167564  [get_nets n3010]
#set_resistance 0.0250118  [get_nets n3010]
#set_load 0.127399  [get_nets n3011]
#set_resistance 0.0184842  [get_nets n3011]
#set_load 0.380559  [get_nets n3012]
#set_resistance 0.0481767  [get_nets n3012]
#set_load 0.239861  [get_nets n3013]
#set_resistance 0.0349789  [get_nets n3013]
#set_load 0.373567  [get_nets n3014]
#set_resistance 0.0501774  [get_nets n3014]
#set_load 0.17981  [get_nets n3015]
#set_resistance 0.0258374  [get_nets n3015]
#set_load 0.176926  [get_nets n3016]
#set_resistance 0.0256014  [get_nets n3016]
#set_load 0.190545  [get_nets n3017]
#set_resistance 0.0280356  [get_nets n3017]
#set_load 0.179012  [get_nets n3018]
#set_resistance 0.0264003  [get_nets n3018]
#set_load 0.0970268  [get_nets n3019]
#set_resistance 0.0144649  [get_nets n3019]
#set_load 0.54749  [get_nets n3020]
#set_resistance 0.0791722  [get_nets n3020]
#set_load 0.139343  [get_nets n3021]
#set_resistance 0.0208779  [get_nets n3021]
#set_load 0.094152  [get_nets n3022]
#set_resistance 0.0141897  [get_nets n3022]
#set_load 0.129311  [get_nets n3023]
#set_resistance 0.0189981  [get_nets n3023]
#set_load 0.17984  [get_nets n3024]
#set_resistance 0.0269194  [get_nets n3024]
#set_load 1.48282  [get_nets n3025]
#set_resistance 0.212888  [get_nets n3025]
#set_load 0.407218  [get_nets n3026]
#set_resistance 0.0617013  [get_nets n3026]
#set_load 0.0726851  [get_nets n3027]
#set_resistance 0.0105562  [get_nets n3027]
#set_load 0.0645757  [get_nets n3028]
#set_resistance 0.009275  [get_nets n3028]
#set_load 0.244434  [get_nets n3029]
#set_resistance 0.0368592  [get_nets n3029]
#set_load 3.9431  [get_nets n3031]
#set_resistance 0.584509  [get_nets n3031]
#set_load 0.344674  [get_nets n3035]
#set_resistance 0.0503244  [get_nets n3035]
#set_load 0.0571471  [get_nets n3036]
#set_resistance 0.00820807  [get_nets n3036]
#set_load 0.0774232  [get_nets n3037]
#set_resistance 0.0110916  [get_nets n3037]
#set_load 0.370865  [get_nets n3038]
#set_resistance 0.0557191  [get_nets n3038]
#set_load 0.532997  [get_nets n3039]
#set_resistance 0.076741  [get_nets n3039]
#set_load 0.222861  [get_nets n3041]
#set_resistance 0.0330118  [get_nets n3041]
#set_load 0.26028  [get_nets n3042]
#set_resistance 0.0372741  [get_nets n3042]
#set_load 0.134192  [get_nets n3043]
#set_resistance 0.0192777  [get_nets n3043]
#set_load 0.179092  [get_nets n3044]
#set_resistance 0.0272274  [get_nets n3044]
#set_load 0.809545  [get_nets n3045]
#set_resistance 0.116564  [get_nets n3045]
#set_load 0.713212  [get_nets n3047]
#set_resistance 0.104628  [get_nets n3047]
#set_load 0.0579236  [get_nets n3048]
#set_resistance 0.00828441  [get_nets n3048]
#set_load 0.110993  [get_nets n3049]
#set_resistance 0.0162824  [get_nets n3049]
#set_load 0.23012  [get_nets n3050]
#set_resistance 0.0347065  [get_nets n3050]
#set_load 3.07172  [get_nets n3051]
#set_resistance 0.460127  [get_nets n3051]
#set_load 0.25062  [get_nets n3052]
#set_resistance 0.0376006  [get_nets n3052]
#set_load 0.0561183  [get_nets n3053]
#set_resistance 0.00829747  [get_nets n3053]
#set_load 0.255992  [get_nets n3054]
#set_resistance 0.0368773  [get_nets n3054]
#set_load 0.186202  [get_nets n3055]
#set_resistance 0.0266678  [get_nets n3055]
#set_load 3.28769  [get_nets n3056]
#set_resistance 0.496415  [get_nets n3056]
#set_load 0.155546  [get_nets n3058]
#set_resistance 0.0234275  [get_nets n3058]
#set_load 0.695671  [get_nets n3059]
#set_resistance 0.101369  [get_nets n3059]
#set_load 0.283452  [get_nets n3060]
#set_resistance 0.0431254  [get_nets n3060]
#set_load 0.0608143  [get_nets n3061]
#set_resistance 0.0090224  [get_nets n3061]
#set_load 2.0111  [get_nets n3062]
#set_resistance 0.292451  [get_nets n3062]
#set_load 0.268547  [get_nets n3063]
#set_resistance 0.0395708  [get_nets n3063]
#set_load 0.0731295  [get_nets n3064]
#set_resistance 0.0104666  [get_nets n3064]
#set_load 0.273149  [get_nets n3065]
#set_resistance 0.0403945  [get_nets n3065]
#set_load 0.109468  [get_nets n3066]
#set_resistance 0.0156796  [get_nets n3066]
#set_load 3.18724  [get_nets n3067]
#set_resistance 0.483304  [get_nets n3067]
#set_load 0.768651  [get_nets n3068]
#set_resistance 0.113526  [get_nets n3068]
#set_load 0.0725805  [get_nets n3069]
#set_resistance 0.0106877  [get_nets n3069]
#set_load 0.102287  [get_nets n3070]
#set_resistance 0.0154185  [get_nets n3070]
#set_load 0.0654105  [get_nets n3071]
#set_resistance 0.00982014  [get_nets n3071]
#set_load 3.70226  [get_nets n3072]
#set_resistance 0.555898  [get_nets n3072]
#set_load 0.0997837  [get_nets n3073]
#set_resistance 0.0150023  [get_nets n3073]
#set_load 0.607876  [get_nets n3074]
#set_resistance 0.0876189  [get_nets n3074]
#set_load 0.543712  [get_nets n3075]
#set_resistance 0.0783069  [get_nets n3075]
#set_load 0.0570852  [get_nets n3076]
#set_resistance 0.00844346  [get_nets n3076]
#set_load 2.8251  [get_nets n3077]
#set_resistance 0.420983  [get_nets n3077]
#set_load 0.0931473  [get_nets n3078]
#set_resistance 0.013366  [get_nets n3078]
#set_load 0.131141  [get_nets n3079]
#set_resistance 0.0188348  [get_nets n3079]
#set_load 0.0522892  [get_nets n3080]
#set_resistance 0.00773266  [get_nets n3080]
#set_load 0.204334  [get_nets n3081]
#set_resistance 0.0307221  [get_nets n3081]
#set_load 0.295202  [get_nets n3082]
#set_resistance 0.0436174  [get_nets n3082]
#set_load 0.190313  [get_nets n3083]
#set_resistance 0.0285466  [get_nets n3083]
#set_load 0.0467916  [get_nets n3084]
#set_resistance 0.00676214  [get_nets n3084]
#set_load 0.117754  [get_nets n3085]
#set_resistance 0.0175  [get_nets n3085]
#set_load 0.0518986  [get_nets n3086]
#set_resistance 0.00749565  [get_nets n3086]
#set_load 3.48049  [get_nets n3087]
#set_resistance 0.51863  [get_nets n3087]
#set_load 0.0742971  [get_nets n3088]
#set_resistance 0.0106561  [get_nets n3088]
#set_load 0.111234  [get_nets n3089]
#set_resistance 0.0159343  [get_nets n3089]
#set_load 0.108315  [get_nets n3090]
#set_resistance 0.0164745  [get_nets n3090]
#set_load 0.415558  [get_nets n3091]
#set_resistance 0.0628365  [get_nets n3091]
#set_load 3.92686  [get_nets n3092]
#set_resistance 0.589047  [get_nets n3092]
#set_load 0.0333958  [get_nets n3093]
#set_resistance 0.0050232  [get_nets n3093]
#set_load 0.0835914  [get_nets n3094]
#set_resistance 0.0120027  [get_nets n3094]
#set_load 0.124559  [get_nets n3095]
#set_resistance 0.017837  [get_nets n3095]
#set_load 0.103659  [get_nets n3096]
#set_resistance 0.0156839  [get_nets n3096]
#set_load 2.9514  [get_nets n3097]
#set_resistance 0.442863  [get_nets n3097]
#set_load 0.230244  [get_nets n3098]
#set_resistance 0.0345943  [get_nets n3098]
#set_load 0.065118  [get_nets n3099]
#set_resistance 0.00936691  [get_nets n3099]
#set_load 0.337855  [get_nets n3100]
#set_resistance 0.0503005  [get_nets n3100]
#set_load 0.0895971  [get_nets n3101]
#set_resistance 0.0132285  [get_nets n3101]
#set_load 0.975361  [get_nets n3102]
#set_resistance 0.141634  [get_nets n3102]
#set_load 0.173082  [get_nets n3103]
#set_resistance 0.024789  [get_nets n3103]
#set_load 0.0853057  [get_nets n3104]
#set_resistance 0.0125057  [get_nets n3104]
#set_load 0.0701393  [get_nets n3105]
#set_resistance 0.0105317  [get_nets n3105]
#set_load 0.407445  [get_nets n3106]
#set_resistance 0.0583019  [get_nets n3106]
#set_load 2.55981  [get_nets n3107]
#set_resistance 0.388315  [get_nets n3107]
#set_load 0.0883387  [get_nets n3108]
#set_resistance 0.0127401  [get_nets n3108]
#set_load 0.113177  [get_nets n3109]
#set_resistance 0.0169759  [get_nets n3109]
#set_load 0.118837  [get_nets n3110]
#set_resistance 0.017058  [get_nets n3110]
#set_load 0.0832249  [get_nets n3111]
#set_resistance 0.0122609  [get_nets n3111]
#set_load 2.12349  [get_nets n3112]
#set_resistance 0.313935  [get_nets n3112]
#set_load 0.143204  [get_nets n3114]
#set_resistance 0.0215336  [get_nets n3114]
#set_load 0.187904  [get_nets n3115]
#set_resistance 0.0279273  [get_nets n3115]
#set_load 0.0759185  [get_nets n3116]
#set_resistance 0.011134  [get_nets n3116]
#set_load 0.0823083  [get_nets n3117]
#set_resistance 0.0120557  [get_nets n3117]
#set_load 3.40513  [get_nets n3118]
#set_resistance 0.513996  [get_nets n3118]
#set_load 0.354027  [get_nets n3119]
#set_resistance 0.0537632  [get_nets n3119]
#set_load 0.214483  [get_nets n3120]
#set_resistance 0.0322094  [get_nets n3120]
#set_load 0.0849982  [get_nets n3121]
#set_resistance 0.0127111  [get_nets n3121]
#set_load 0.0446256  [get_nets n3122]
#set_resistance 0.0067074  [get_nets n3122]
#set_load 3.58931  [get_nets n3123]
#set_resistance 0.533534  [get_nets n3123]
#set_load 0.412692  [get_nets n3124]
#set_resistance 0.0625742  [get_nets n3124]
#set_load 0.170815  [get_nets n3125]
#set_resistance 0.0258437  [get_nets n3125]
#set_load 0.163979  [get_nets n3126]
#set_resistance 0.0248877  [get_nets n3126]
#set_load 0.0574727  [get_nets n3127]
#set_resistance 0.0082893  [get_nets n3127]
#set_load 4.56757  [get_nets n3128]
#set_resistance 0.678051  [get_nets n3128]
#set_load 0.616347  [get_nets n3131]
#set_resistance 0.091439  [get_nets n3131]
#set_load 0.159399  [get_nets n3132]
#set_resistance 0.0230857  [get_nets n3132]
#set_load 0.0629298  [get_nets n3133]
#set_resistance 0.00947541  [get_nets n3133]
#set_load 0.08324  [get_nets n3134]
#set_resistance 0.0121956  [get_nets n3134]
#set_load 4.37438  [get_nets n3135]
#set_resistance 0.652482  [get_nets n3135]
#set_load 0.354148  [get_nets n3136]
#set_resistance 0.0525622  [get_nets n3136]
#set_load 0.121377  [get_nets n3137]
#set_resistance 0.0173695  [get_nets n3137]
#set_load 0.105152  [get_nets n3138]
#set_resistance 0.0159676  [get_nets n3138]
#set_load 0.402819  [get_nets n3139]
#set_resistance 0.0603668  [get_nets n3139]
#set_load 1.73954  [get_nets n3140]
#set_resistance 0.251173  [get_nets n3140]
#set_load 0.120278  [get_nets n3143]
#set_resistance 0.0176617  [get_nets n3143]
#set_load 0.0890359  [get_nets n3144]
#set_resistance 0.0127586  [get_nets n3144]
#set_load 0.238656  [get_nets n3145]
#set_resistance 0.0353702  [get_nets n3145]
#set_load 0.232749  [get_nets n3146]
#set_resistance 0.0353299  [get_nets n3146]
#set_load 4.02846  [get_nets n3148]
#set_resistance 0.600333  [get_nets n3148]
#set_load 0.126264  [get_nets n3150]
#set_resistance 0.0185944  [get_nets n3150]
#set_load 0.0995956  [get_nets n3151]
#set_resistance 0.0143979  [get_nets n3151]
#set_load 0.151355  [get_nets n3152]
#set_resistance 0.0229253  [get_nets n3152]
#set_load 0.168683  [get_nets n3153]
#set_resistance 0.0251888  [get_nets n3153]
#set_load 1.33584  [get_nets n3155]
#set_resistance 0.194877  [get_nets n3155]
#set_load 0.0614839  [get_nets n3157]
#set_resistance 0.0092303  [get_nets n3157]
#set_load 0.198838  [get_nets n3158]
#set_resistance 0.0296603  [get_nets n3158]
#set_load 0.0743611  [get_nets n3159]
#set_resistance 0.010701  [get_nets n3159]
#set_load 0.107651  [get_nets n3160]
#set_resistance 0.0162209  [get_nets n3160]
#set_load 0.305076  [get_nets n3161]
#set_resistance 0.0438949  [get_nets n3161]
#set_load 0.0565697  [get_nets n3162]
#set_resistance 0.00809046  [get_nets n3162]
#set_load 0.0877237  [get_nets n3163]
#set_resistance 0.0126555  [get_nets n3163]
#set_load 2.44019  [get_nets n3164]
#set_resistance 0.352246  [get_nets n3164]
#set_load 0.217013  [get_nets n3169]
#set_resistance 0.0330165  [get_nets n3169]
#set_load 0.256556  [get_nets n3170]
#set_resistance 0.0375036  [get_nets n3170]
#set_load 0.157845  [get_nets n3171]
#set_resistance 0.023572  [get_nets n3171]
#set_load 0.0490969  [get_nets n3172]
#set_resistance 0.00740869  [get_nets n3172]
#set_load 0.313233  [get_nets n3173]
#set_resistance 0.0453777  [get_nets n3173]
#set_load 0.278363  [get_nets n3174]
#set_resistance 0.0421831  [get_nets n3174]
#set_load 0.299251  [get_nets n3176]
#set_resistance 0.045236  [get_nets n3176]
#set_load 0.230582  [get_nets n3177]
#set_resistance 0.0336974  [get_nets n3177]
#set_load 0.379468  [get_nets n3178]
#set_resistance 0.0547782  [get_nets n3178]
#set_load 3.70138  [get_nets n3179]
#set_resistance 0.53861  [get_nets n3179]
#set_load 0.257919  [get_nets n3180]
#set_resistance 0.0375214  [get_nets n3180]
#set_load 0.262379  [get_nets n3181]
#set_resistance 0.038614  [get_nets n3181]
#set_load 0.267422  [get_nets n3182]
#set_resistance 0.0397003  [get_nets n3182]
#set_load 0.127313  [get_nets n3183]
#set_resistance 0.0183417  [get_nets n3183]
#set_load 0.310796  [get_nets n3184]
#set_resistance 0.0470929  [get_nets n3184]
#set_load 1.29775  [get_nets n3185]
#set_resistance 0.188229  [get_nets n3185]
#set_load 0.0846188  [get_nets n3186]
#set_resistance 0.0124805  [get_nets n3186]
#set_load 0.381051  [get_nets n3187]
#set_resistance 0.0549957  [get_nets n3187]
#set_load 3.11517  [get_nets n3188]
#set_resistance 0.44985  [get_nets n3188]
#set_load 0.211645  [get_nets n3189]
#set_resistance 0.0309949  [get_nets n3189]
#set_load 0.258511  [get_nets n3190]
#set_resistance 0.0387082  [get_nets n3190]
#set_load 0.145746  [get_nets n3191]
#set_resistance 0.0211149  [get_nets n3191]
#set_load 0.240972  [get_nets n3192]
#set_resistance 0.0361927  [get_nets n3192]
#set_load 0.48788  [get_nets n3193]
#set_resistance 0.0701367  [get_nets n3193]
#set_load 1.69929  [get_nets n3194]
#set_resistance 0.248336  [get_nets n3194]
#set_load 0.0938974  [get_nets n3196]
#set_resistance 0.0134426  [get_nets n3196]
#set_load 0.092174  [get_nets n3197]
#set_resistance 0.0132136  [get_nets n3197]
#set_load 3.53908  [get_nets n3198]
#set_resistance 0.510098  [get_nets n3198]
#set_load 0.239717  [get_nets n3199]
#set_resistance 0.0360302  [get_nets n3199]
#set_load 0.118561  [get_nets n3200]
#set_resistance 0.0171457  [get_nets n3200]
#set_load 0.0626298  [get_nets n3201]
#set_resistance 0.00936131  [get_nets n3201]
#set_load 0.274666  [get_nets n3202]
#set_resistance 0.0411213  [get_nets n3202]
#set_load 0.0418506  [get_nets n3203]
#set_resistance 0.00630067  [get_nets n3203]
#set_load 0.171315  [get_nets n3204]
#set_resistance 0.0247755  [get_nets n3204]
#set_load 0.0858355  [get_nets n3205]
#set_resistance 0.0123239  [get_nets n3205]
#set_load 1.86294  [get_nets n3206]
#set_resistance 0.268533  [get_nets n3206]
#set_load 0.0950266  [get_nets n3209]
#set_resistance 0.0136521  [get_nets n3209]
#set_load 0.272483  [get_nets n3210]
#set_resistance 0.0413667  [get_nets n3210]
#set_load 0.0618751  [get_nets n3211]
#set_resistance 0.00890658  [get_nets n3211]
#set_load 0.135615  [get_nets n3212]
#set_resistance 0.0193992  [get_nets n3212]
#set_load 0.12184  [get_nets n3213]
#set_resistance 0.0175666  [get_nets n3213]
#set_load 0.19835  [get_nets n3214]
#set_resistance 0.0294896  [get_nets n3214]
#set_load 0.12688  [get_nets n3215]
#set_resistance 0.0192723  [get_nets n3215]
#set_load 3.3508  [get_nets n3216]
#set_resistance 0.481725  [get_nets n3216]
#set_load 0.170562  [get_nets n3222]
#set_resistance 0.0250641  [get_nets n3222]
#set_load 0.0838448  [get_nets n3223]
#set_resistance 0.0124433  [get_nets n3223]
#set_load 0.225407  [get_nets n3224]
#set_resistance 0.0343012  [get_nets n3224]
#set_load 0.16011  [get_nets n3225]
#set_resistance 0.0242973  [get_nets n3225]
#set_load 0.262744  [get_nets n3226]
#set_resistance 0.0377755  [get_nets n3226]
#set_load 0.0689638  [get_nets n3227]
#set_resistance 0.00991199  [get_nets n3227]
#set_load 1.93761  [get_nets n3228]
#set_resistance 0.204679  [get_nets n3228]
#set_load 0.0588905  [get_nets n3229]
#set_resistance 0.0084304  [get_nets n3229]
#set_load 3.38645  [get_nets n3230]
#set_resistance 0.488204  [get_nets n3230]
#set_load 0.0262734  [get_nets n3233]
#set_resistance 0.00393991  [get_nets n3233]
#set_load 0.0935232  [get_nets n3234]
#set_resistance 0.0134271  [get_nets n3234]
#set_load 0.412807  [get_nets n3235]
#set_resistance 0.0526395  [get_nets n3235]
#set_load 0.164901  [get_nets n3236]
#set_resistance 0.0237824  [get_nets n3236]
#set_load 0.0775335  [get_nets n3237]
#set_resistance 0.0115664  [get_nets n3237]
#set_load 0.374611  [get_nets n3238]
#set_resistance 0.0539768  [get_nets n3238]
#set_load 0.865726  [get_nets n3239]
#set_resistance 0.102773  [get_nets n3239]
#set_load 0.14069  [get_nets n3240]
#set_resistance 0.0207133  [get_nets n3240]
#set_load 0.168899  [get_nets n3241]
#set_resistance 0.0242541  [get_nets n3241]
#set_load 0.215755  [get_nets n3242]
#set_resistance 0.0318892  [get_nets n3242]
#set_load 0.29159  [get_nets n3243]
#set_resistance 0.042822  [get_nets n3243]
#set_load 0.0541466  [get_nets n3244]
#set_resistance 0.00780378  [get_nets n3244]
#set_load 0.154614  [get_nets n3245]
#set_resistance 0.0231311  [get_nets n3245]
#set_load 0.162433  [get_nets n3246]
#set_resistance 0.0241808  [get_nets n3246]
#set_load 0.112275  [get_nets n3247]
#set_resistance 0.0169075  [get_nets n3247]
#set_load 0.114157  [get_nets n3248]
#set_resistance 0.0167958  [get_nets n3248]
#set_load 0.121087  [get_nets n3249]
#set_resistance 0.0183832  [get_nets n3249]
#set_load 0.103819  [get_nets n3250]
#set_resistance 0.0152649  [get_nets n3250]
#set_load 0.0887884  [get_nets n3251]
#set_resistance 0.0134589  [get_nets n3251]
#set_load 0.194897  [get_nets n3252]
#set_resistance 0.0280144  [get_nets n3252]
#set_load 0.191095  [get_nets n3253]
#set_resistance 0.0275667  [get_nets n3253]
#set_load 0.217167  [get_nets n3254]
#set_resistance 0.0316652  [get_nets n3254]
#set_load 0.368309  [get_nets n3255]
#set_resistance 0.0492651  [get_nets n3255]
#set_load 0.213881  [get_nets n3256]
#set_resistance 0.0307294  [get_nets n3256]
#set_load 0.0710031  [get_nets n3257]
#set_resistance 0.0102224  [get_nets n3257]
#set_load 0.0549746  [get_nets n3258]
#set_resistance 0.00806864  [get_nets n3258]
#set_load 0.0409148  [get_nets n3259]
#set_resistance 0.00611522  [get_nets n3259]
#set_load 0.109195  [get_nets n3260]
#set_resistance 0.0163932  [get_nets n3260]
#set_load 0.115434  [get_nets n3261]
#set_resistance 0.0172514  [get_nets n3261]
#set_load 0.0506338  [get_nets n3262]
#set_resistance 0.0075159  [get_nets n3262]
#set_load 0.0854911  [get_nets n3263]
#set_resistance 0.0124972  [get_nets n3263]
#set_load 0.483391  [get_nets n3264]
#set_resistance 0.0698007  [get_nets n3264]
#set_load 0.0776319  [get_nets n3265]
#set_resistance 0.011148  [get_nets n3265]
#set_load 0.0823953  [get_nets n3266]
#set_resistance 0.0124851  [get_nets n3266]
#set_load 0.079926  [get_nets n3267]
#set_resistance 0.0117686  [get_nets n3267]
#set_load 0.067545  [get_nets n3268]
#set_resistance 0.00966006  [get_nets n3268]
#set_load 0.131536  [get_nets n3269]
#set_resistance 0.0196521  [get_nets n3269]
#set_load 0.423807  [get_nets n3270]
#set_resistance 0.0609606  [get_nets n3270]
#set_load 0.32366  [get_nets n3271]
#set_resistance 0.047188  [get_nets n3271]
#set_load 0.144978  [get_nets n3272]
#set_resistance 0.0212666  [get_nets n3272]
#set_load 0.23487  [get_nets n3273]
#set_resistance 0.0345702  [get_nets n3273]
#set_load 0.101054  [get_nets n3274]
#set_resistance 0.0147016  [get_nets n3274]
#set_load 0.0531941  [get_nets n3275]
#set_resistance 0.00761852  [get_nets n3275]
#set_load 0.0782446  [get_nets n3276]
#set_resistance 0.0112522  [get_nets n3276]
#set_load 0.335189  [get_nets n3277]
#set_resistance 0.0494688  [get_nets n3277]
#set_load 0.18362  [get_nets n3278]
#set_resistance 0.0276934  [get_nets n3278]
#set_load 0.410051  [get_nets n3279]
#set_resistance 0.0545127  [get_nets n3279]
#set_load 0.132683  [get_nets n3280]
#set_resistance 0.0194962  [get_nets n3280]
#set_load 0.193483  [get_nets n3281]
#set_resistance 0.0283818  [get_nets n3281]
#set_load 0.382072  [get_nets n3282]
#set_resistance 0.0512462  [get_nets n3282]
#set_load 0.192477  [get_nets n3283]
#set_resistance 0.0283993  [get_nets n3283]
#set_load 0.219855  [get_nets n3284]
#set_resistance 0.0274875  [get_nets n3284]
#set_load 0.102603  [get_nets n3285]
#set_resistance 0.0153563  [get_nets n3285]
#set_load 0.70114  [get_nets n3286]
#set_resistance 0.0829941  [get_nets n3286]
#set_load 0.0564523  [get_nets n3287]
#set_resistance 0.00818953  [get_nets n3287]
#set_load 0.142432  [get_nets n3288]
#set_resistance 0.0212225  [get_nets n3288]
#set_load 0.0969412  [get_nets n3289]
#set_resistance 0.0144202  [get_nets n3289]
#set_load 0.073569  [get_nets n3290]
#set_resistance 0.0108139  [get_nets n3290]
#set_load 0.450567  [get_nets n3291]
#set_resistance 0.0675554  [get_nets n3291]
#set_load 0.120482  [get_nets n3292]
#set_resistance 0.0181355  [get_nets n3292]
#set_load 0.134144  [get_nets n3293]
#set_resistance 0.019539  [get_nets n3293]
#set_load 0.102576  [get_nets n3294]
#set_resistance 0.0155196  [get_nets n3294]
#set_load 0.117106  [get_nets n3295]
#set_resistance 0.0170572  [get_nets n3295]
#set_load 0.110536  [get_nets n3296]
#set_resistance 0.0163526  [get_nets n3296]
#set_load 0.0873277  [get_nets n3297]
#set_resistance 0.0129988  [get_nets n3297]
#set_load 0.194388  [get_nets n3298]
#set_resistance 0.0269815  [get_nets n3298]
#set_load 0.0907839  [get_nets n3299]
#set_resistance 0.0133786  [get_nets n3299]
#set_load 0.110218  [get_nets n3300]
#set_resistance 0.0165908  [get_nets n3300]
#set_load 0.0466814  [get_nets n3301]
#set_resistance 0.00684158  [get_nets n3301]
#set_load 0.160181  [get_nets n3302]
#set_resistance 0.0239901  [get_nets n3302]
#set_load 0.0712758  [get_nets n3303]
#set_resistance 0.0102259  [get_nets n3303]
#set_load 0.0257751  [get_nets n3304]
#set_resistance 0.00378232  [get_nets n3304]
#set_load 0.142996  [get_nets n3305]
#set_resistance 0.0213142  [get_nets n3305]
#set_load 4.25354  [get_nets n3306]
#set_resistance 0.630556  [get_nets n3306]
#set_load 0.153851  [get_nets n3307]
#set_resistance 0.0230286  [get_nets n3307]
#set_load 0.40249  [get_nets n3308]
#set_resistance 0.0594575  [get_nets n3308]
#set_load 8.70498  [get_nets n3309]
#set_resistance 0.732917  [get_nets n3309]
#set_load 0.132059  [get_nets n3310]
#set_resistance 0.0191118  [get_nets n3310]
#set_load 0.224502  [get_nets n3311]
#set_resistance 0.0330722  [get_nets n3311]
#set_load 0.202684  [get_nets n3312]
#set_resistance 0.0293448  [get_nets n3312]
#set_load 0.193961  [get_nets n3313]
#set_resistance 0.0282723  [get_nets n3313]
#set_load 0.0945011  [get_nets n3314]
#set_resistance 0.0135208  [get_nets n3314]
#set_load 0.0635341  [get_nets n3315]
#set_resistance 0.0093515  [get_nets n3315]
#set_load 0.25678  [get_nets n3316]
#set_resistance 0.0369535  [get_nets n3316]
#set_load 0.138643  [get_nets n3317]
#set_resistance 0.0199075  [get_nets n3317]
#set_load 0.0981823  [get_nets n3318]
#set_resistance 0.0145567  [get_nets n3318]
#set_load 0.327768  [get_nets n3319]
#set_resistance 0.0496862  [get_nets n3319]
#set_load 0.122783  [get_nets n3320]
#set_resistance 0.0182409  [get_nets n3320]
#set_load 0.240503  [get_nets n3321]
#set_resistance 0.0357087  [get_nets n3321]
#set_load 0.237194  [get_nets n3322]
#set_resistance 0.034571  [get_nets n3322]
#set_load 0.139648  [get_nets n3323]
#set_resistance 0.0212462  [get_nets n3323]
#set_load 0.160261  [get_nets n3324]
#set_resistance 0.0230829  [get_nets n3324]
#set_load 0.432337  [get_nets n3325]
#set_resistance 0.0657254  [get_nets n3325]
#set_load 0.276998  [get_nets n3326]
#set_resistance 0.0383527  [get_nets n3326]
#set_load 0.080209  [get_nets n3327]
#set_resistance 0.011746  [get_nets n3327]
#set_load 0.0588306  [get_nets n3328]
#set_resistance 0.00850929  [get_nets n3328]
#set_load 0.07193  [get_nets n3329]
#set_resistance 0.0108382  [get_nets n3329]
#set_load 0.109459  [get_nets n3330]
#set_resistance 0.0164882  [get_nets n3330]
#set_load 0.115772  [get_nets n3331]
#set_resistance 0.0173716  [get_nets n3331]
#set_load 0.135471  [get_nets n3332]
#set_resistance 0.0205678  [get_nets n3332]
#set_load 0.708483  [get_nets n3333]
#set_resistance 0.106035  [get_nets n3333]
#set_load 0.143683  [get_nets n3334]
#set_resistance 0.0206026  [get_nets n3334]
#set_load 0.554898  [get_nets n3335]
#set_resistance 0.0835254  [get_nets n3335]
#set_load 0.103632  [get_nets n3336]
#set_resistance 0.0149149  [get_nets n3336]
#set_load 0.871115  [get_nets n3337]
#set_resistance 0.13174  [get_nets n3337]
#set_load 0.0425883  [get_nets n3338]
#set_resistance 0.00612315  [get_nets n3338]
#set_load 0.115171  [get_nets n3339]
#set_resistance 0.0168956  [get_nets n3339]
#set_load 0.114343  [get_nets n3340]
#set_resistance 0.0167873  [get_nets n3340]
#set_load 0.641957  [get_nets n3341]
#set_resistance 0.0972378  [get_nets n3341]
#set_load 0.0452194  [get_nets n3342]
#set_resistance 0.006551  [get_nets n3342]
#set_load 0.135677  [get_nets n3343]
#set_resistance 0.0198549  [get_nets n3343]
#set_load 0.254097  [get_nets n3344]
#set_resistance 0.0324401  [get_nets n3344]
#set_load 0.37789  [get_nets n3345]
#set_resistance 0.047302  [get_nets n3345]
#set_load 0.103656  [get_nets n3346]
#set_resistance 0.0155079  [get_nets n3346]
#set_load 0.0861784  [get_nets n3347]
#set_resistance 0.0127961  [get_nets n3347]
#set_load 0.379017  [get_nets n3348]
#set_resistance 0.0503705  [get_nets n3348]
#set_load 0.168422  [get_nets n3349]
#set_resistance 0.0245918  [get_nets n3349]
#set_load 0.334557  [get_nets n3350]
#set_resistance 0.0493062  [get_nets n3350]
#set_load 0.259416  [get_nets n3351]
#set_resistance 0.0372835  [get_nets n3351]
#set_load 0.304888  [get_nets n3352]
#set_resistance 0.0443794  [get_nets n3352]
#set_load 0.192437  [get_nets n3353]
#set_resistance 0.0276173  [get_nets n3353]
#set_load 0.626407  [get_nets n3354]
#set_resistance 0.0783146  [get_nets n3354]
#set_load 0.144855  [get_nets n3355]
#set_resistance 0.0209355  [get_nets n3355]
#set_load 0.147363  [get_nets n3356]
#set_resistance 0.0216059  [get_nets n3356]
#set_load 0.259479  [get_nets n3357]
#set_resistance 0.0347075  [get_nets n3357]
#set_load 0.157253  [get_nets n3358]
#set_resistance 0.0229004  [get_nets n3358]
#set_load 0.173582  [get_nets n3359]
#set_resistance 0.0252269  [get_nets n3359]
#set_load 0.74263  [get_nets n3360]
#set_resistance 0.0876066  [get_nets n3360]
#set_load 0.461136  [get_nets n3361]
#set_resistance 0.0672777  [get_nets n3361]
#set_load 0.419075  [get_nets n3362]
#set_resistance 0.0604382  [get_nets n3362]
#set_load 0.289225  [get_nets n3363]
#set_resistance 0.0418762  [get_nets n3363]
#set_load 0.228636  [get_nets n3364]
#set_resistance 0.0294391  [get_nets n3364]
#set_load 0.243282  [get_nets n3365]
#set_resistance 0.0352678  [get_nets n3365]
#set_load 0.204898  [get_nets n3366]
#set_resistance 0.0293208  [get_nets n3366]
#set_load 0.255881  [get_nets n3367]
#set_resistance 0.0367611  [get_nets n3367]
#set_load 0.27307  [get_nets n3368]
#set_resistance 0.0407344  [get_nets n3368]
#set_load 0.0571591  [get_nets n3369]
#set_resistance 0.00818838  [get_nets n3369]
#set_load 0.0634801  [get_nets n3370]
#set_resistance 0.00912388  [get_nets n3370]
#set_load 0.0854204  [get_nets n3372]
#set_resistance 0.0122697  [get_nets n3372]
#set_load 0.0526468  [get_nets n3373]
#set_resistance 0.00788525  [get_nets n3373]
#set_load 0.469357  [get_nets n3374]
#set_resistance 0.0689228  [get_nets n3374]
#set_load 0.353447  [get_nets n3375]
#set_resistance 0.0526546  [get_nets n3375]
#set_load 0.362287  [get_nets n3376]
#set_resistance 0.0550428  [get_nets n3376]
#set_load 0.138728  [get_nets n3380]
#set_resistance 0.0198609  [get_nets n3380]
#set_load 0.196298  [get_nets n3381]
#set_resistance 0.0292511  [get_nets n3381]
#set_load 0.0630898  [get_nets n3382]
#set_resistance 0.00904336  [get_nets n3382]
#set_load 0.307371  [get_nets n3383]
#set_resistance 0.0452588  [get_nets n3383]
#set_load 0.365835  [get_nets n3384]
#set_resistance 0.0554151  [get_nets n3384]
#set_load 0.0867952  [get_nets n3385]
#set_resistance 0.0125091  [get_nets n3385]
#set_load 0.0597231  [get_nets n3386]
#set_resistance 0.00863652  [get_nets n3386]
#set_load 0.34729  [get_nets n3387]
#set_resistance 0.0527801  [get_nets n3387]
#set_load 0.244686  [get_nets n3388]
#set_resistance 0.0368304  [get_nets n3388]
#set_load 0.262511  [get_nets n3389]
#set_resistance 0.0388473  [get_nets n3389]
#set_load 0.131233  [get_nets n3390]
#set_resistance 0.0197988  [get_nets n3390]
#set_load 0.159598  [get_nets n3391]
#set_resistance 0.023064  [get_nets n3391]
#set_load 0.071928  [get_nets n3392]
#set_resistance 0.0106166  [get_nets n3392]
#set_load 0.338333  [get_nets n3393]
#set_resistance 0.0512407  [get_nets n3393]
#set_load 0.3054  [get_nets n3394]
#set_resistance 0.0438914  [get_nets n3394]
#set_load 0.0889015  [get_nets n3398]
#set_resistance 0.0127405  [get_nets n3398]
#set_load 0.0526031  [get_nets n3399]
#set_resistance 0.00753365  [get_nets n3399]
#set_load 0.164047  [get_nets n3400]
#set_resistance 0.0245414  [get_nets n3400]
#set_load 0.182115  [get_nets n3401]
#set_resistance 0.0272077  [get_nets n3401]
#set_load 0.732499  [get_nets n3402]
#set_resistance 0.106355  [get_nets n3402]
#set_load 0.160719  [get_nets n3404]
#set_resistance 0.0230193  [get_nets n3404]
#set_load 0.30135  [get_nets n3405]
#set_resistance 0.0456501  [get_nets n3405]
#set_load 0.0697235  [get_nets n3406]
#set_resistance 0.00998851  [get_nets n3406]
#set_load 0.169708  [get_nets n3407]
#set_resistance 0.0254711  [get_nets n3407]
#set_load 0.063788  [get_nets n3408]
#set_resistance 0.00913358  [get_nets n3408]
#set_load 0.281192  [get_nets n3409]
#set_resistance 0.0414743  [get_nets n3409]
#set_load 0.0799976  [get_nets n3410]
#set_resistance 0.0115331  [get_nets n3410]
#set_load 0.414593  [get_nets n3411]
#set_resistance 0.0625014  [get_nets n3411]
#set_load 0.063892  [get_nets n3412]
#set_resistance 0.00922373  [get_nets n3412]
#set_load 0.354554  [get_nets n3413]
#set_resistance 0.0536662  [get_nets n3413]
#set_load 0.174661  [get_nets n3415]
#set_resistance 0.0263106  [get_nets n3415]
#set_load 0.242779  [get_nets n3416]
#set_resistance 0.0367338  [get_nets n3416]
#set_load 0.0624653  [get_nets n3417]
#set_resistance 0.00897841  [get_nets n3417]
#set_load 0.145962  [get_nets n3418]
#set_resistance 0.0219406  [get_nets n3418]
#set_load 0.186689  [get_nets n3419]
#set_resistance 0.0277514  [get_nets n3419]
#set_load 0.570766  [get_nets n3420]
#set_resistance 0.0842073  [get_nets n3420]
#set_load 0.192138  [get_nets n3421]
#set_resistance 0.0282139  [get_nets n3421]
#set_load 0.127019  [get_nets n3422]
#set_resistance 0.0193099  [get_nets n3422]
#set_load 0.12561  [get_nets n3423]
#set_resistance 0.0181842  [get_nets n3423]
#set_load 0.224586  [get_nets n3424]
#set_resistance 0.033782  [get_nets n3424]
#set_load 0.106813  [get_nets n3425]
#set_resistance 0.0156497  [get_nets n3425]
#set_load 0.150412  [get_nets n3426]
#set_resistance 0.0219119  [get_nets n3426]
#set_load 0.104242  [get_nets n3427]
#set_resistance 0.0150582  [get_nets n3427]
#set_load 0.375271  [get_nets n3428]
#set_resistance 0.0538066  [get_nets n3428]
#set_load 1.09475  [get_nets n3429]
#set_resistance 0.166451  [get_nets n3429]
#set_load 0.0792813  [get_nets n3430]
#set_resistance 0.0116126  [get_nets n3430]
#set_load 0.195512  [get_nets n3431]
#set_resistance 0.0291944  [get_nets n3431]
#set_load 0.359976  [get_nets n3432]
#set_resistance 0.0516905  [get_nets n3432]
#set_load 0.134607  [get_nets n3433]
#set_resistance 0.0196905  [get_nets n3433]
#set_load 0.582563  [get_nets n3434]
#set_resistance 0.0881609  [get_nets n3434]
#set_load 0.141099  [get_nets n3435]
#set_resistance 0.0213283  [get_nets n3435]
#set_load 0.131643  [get_nets n3436]
#set_resistance 0.01984  [get_nets n3436]
#set_load 0.0892551  [get_nets n3437]
#set_resistance 0.0128475  [get_nets n3437]
#set_load 0.138916  [get_nets n3438]
#set_resistance 0.0206478  [get_nets n3438]
#set_load 0.215143  [get_nets n3439]
#set_resistance 0.0321632  [get_nets n3439]
#set_load 0.166492  [get_nets n3440]
#set_resistance 0.0251017  [get_nets n3440]
#set_load 0.105676  [get_nets n3441]
#set_resistance 0.0158381  [get_nets n3441]
#set_load 0.0514073  [get_nets n3442]
#set_resistance 0.00769658  [get_nets n3442]
#set_load 0.0628859  [get_nets n3443]
#set_resistance 0.00950197  [get_nets n3443]
#set_load 0.433703  [get_nets n3444]
#set_resistance 0.0657954  [get_nets n3444]
#set_load 0.292418  [get_nets n3445]
#set_resistance 0.0439996  [get_nets n3445]
#set_load 0.19162  [get_nets n3446]
#set_resistance 0.0279  [get_nets n3446]
#set_load 0.115813  [get_nets n3447]
#set_resistance 0.0165953  [get_nets n3447]
#set_load 0.196722  [get_nets n3448]
#set_resistance 0.0282163  [get_nets n3448]
#set_load 0.646311  [get_nets n3449]
#set_resistance 0.0932786  [get_nets n3449]
#set_load 0.116655  [get_nets n3450]
#set_resistance 0.0167035  [get_nets n3450]
#set_load 0.208577  [get_nets n3451]
#set_resistance 0.0300763  [get_nets n3451]
#set_load 0.158896  [get_nets n3452]
#set_resistance 0.0238149  [get_nets n3452]
#set_load 0.328114  [get_nets n3453]
#set_resistance 0.0492391  [get_nets n3453]
#set_load 0.28501  [get_nets n3454]
#set_resistance 0.0424044  [get_nets n3454]
#set_load 0.110104  [get_nets n3455]
#set_resistance 0.01579  [get_nets n3455]
#set_load 0.18419  [get_nets n3456]
#set_resistance 0.0263702  [get_nets n3456]
#set_load 0.080946  [get_nets n3457]
#set_resistance 0.0116141  [get_nets n3457]
#set_load 0.174291  [get_nets n3458]
#set_resistance 0.0249715  [get_nets n3458]
#set_load 0.484631  [get_nets n3459]
#set_resistance 0.0710717  [get_nets n3459]
#set_load 0.255835  [get_nets n3460]
#set_resistance 0.038496  [get_nets n3460]
#set_load 0.169772  [get_nets n3461]
#set_resistance 0.0242837  [get_nets n3461]
#set_load 0.147088  [get_nets n3462]
#set_resistance 0.0210677  [get_nets n3462]
#set_load 0.0814618  [get_nets n3463]
#set_resistance 0.0116868  [get_nets n3463]
#set_load 0.494132  [get_nets n3464]
#set_resistance 0.0722791  [get_nets n3464]
#set_load 0.0636863  [get_nets n3465]
#set_resistance 0.00955848  [get_nets n3465]
#set_load 0.213221  [get_nets n3466]
#set_resistance 0.0322883  [get_nets n3466]
#set_load 0.183644  [get_nets n3467]
#set_resistance 0.0278561  [get_nets n3467]
#set_load 0.0935969  [get_nets n3468]
#set_resistance 0.0140457  [get_nets n3468]
#set_load 0.176179  [get_nets n3469]
#set_resistance 0.0265875  [get_nets n3469]
#set_load 0.25978  [get_nets n3471]
#set_resistance 0.0371883  [get_nets n3471]
#set_load 0.30108  [get_nets n3472]
#set_resistance 0.0441013  [get_nets n3472]
#set_load 0.228715  [get_nets n3473]
#set_resistance 0.0336524  [get_nets n3473]
#set_load 0.121163  [get_nets n3474]
#set_resistance 0.0173587  [get_nets n3474]
#set_load 0.156076  [get_nets n3475]
#set_resistance 0.023363  [get_nets n3475]
#set_load 0.0852367  [get_nets n3477]
#set_resistance 0.0124021  [get_nets n3477]
#set_load 0.114968  [get_nets n3478]
#set_resistance 0.0164936  [get_nets n3478]
#set_load 0.243231  [get_nets n3479]
#set_resistance 0.0350989  [get_nets n3479]
#set_load 0.156164  [get_nets n3480]
#set_resistance 0.0225406  [get_nets n3480]
#set_load 0.610413  [get_nets n3481]
#set_resistance 0.0891823  [get_nets n3481]
#set_load 0.257706  [get_nets n3482]
#set_resistance 0.0369239  [get_nets n3482]
#set_load 0.184481  [get_nets n3483]
#set_resistance 0.0279449  [get_nets n3483]
#set_load 0.176905  [get_nets n3484]
#set_resistance 0.0254582  [get_nets n3484]
#set_load 0.125491  [get_nets n3485]
#set_resistance 0.0179768  [get_nets n3485]
#set_load 0.270294  [get_nets n3486]
#set_resistance 0.0402364  [get_nets n3486]
#set_load 0.138474  [get_nets n3487]
#set_resistance 0.0198246  [get_nets n3487]
#set_load 0.165397  [get_nets n3488]
#set_resistance 0.0244355  [get_nets n3488]
#set_load 0.0689492  [get_nets n3489]
#set_resistance 0.0102707  [get_nets n3489]
#set_load 0.308348  [get_nets n3490]
#set_resistance 0.04665  [get_nets n3490]
#set_load 0.111968  [get_nets n3491]
#set_resistance 0.0166761  [get_nets n3491]
#set_load 0.109333  [get_nets n3492]
#set_resistance 0.015668  [get_nets n3492]
#set_load 0.18253  [get_nets n3493]
#set_resistance 0.0268837  [get_nets n3493]
#set_load 0.376095  [get_nets n3494]
#set_resistance 0.0567838  [get_nets n3494]
#set_load 0.1584  [get_nets n3495]
#set_resistance 0.0234813  [get_nets n3495]
#set_load 0.980376  [get_nets n3496]
#set_resistance 0.141821  [get_nets n3496]
#set_load 0.11517  [get_nets n3497]
#set_resistance 0.0167848  [get_nets n3497]
#set_load 0.145888  [get_nets n3498]
#set_resistance 0.0219609  [get_nets n3498]
#set_load 0.241532  [get_nets n3499]
#set_resistance 0.0359779  [get_nets n3499]
#set_load 0.0655247  [get_nets n3500]
#set_resistance 0.0096885  [get_nets n3500]
#set_load 0.363949  [get_nets n3501]
#set_resistance 0.0552465  [get_nets n3501]
#set_load 0.0572332  [get_nets n3503]
#set_resistance 0.00852662  [get_nets n3503]
#set_load 0.101192  [get_nets n3504]
#set_resistance 0.0150391  [get_nets n3504]
#set_load 0.0776224  [get_nets n3505]
#set_resistance 0.0116436  [get_nets n3505]
#set_load 0.33071  [get_nets n3506]
#set_resistance 0.0499542  [get_nets n3506]
#set_load 0.691444  [get_nets n3507]
#set_resistance 0.105151  [get_nets n3507]
#set_load 0.172823  [get_nets n3510]
#set_resistance 0.0257567  [get_nets n3510]
#set_load 0.145278  [get_nets n3511]
#set_resistance 0.0219349  [get_nets n3511]
#set_load 0.391537  [get_nets n3512]
#set_resistance 0.0592503  [get_nets n3512]
#set_load 0.176923  [get_nets n3513]
#set_resistance 0.0263577  [get_nets n3513]
#set_load 0.344408  [get_nets n3514]
#set_resistance 0.0497861  [get_nets n3514]
#set_load 0.189168  [get_nets n3517]
#set_resistance 0.0274181  [get_nets n3517]
#set_load 0.115221  [get_nets n3518]
#set_resistance 0.0175275  [get_nets n3518]
#set_load 0.183656  [get_nets n3519]
#set_resistance 0.0273344  [get_nets n3519]
#set_load 0.0840704  [get_nets n3520]
#set_resistance 0.0120431  [get_nets n3520]
#set_load 0.0918366  [get_nets n3521]
#set_resistance 0.0131912  [get_nets n3521]
#set_load 0.0885189  [get_nets n3525]
#set_resistance 0.0134293  [get_nets n3525]
#set_load 0.0435421  [get_nets n3526]
#set_resistance 0.00661484  [get_nets n3526]
#set_load 0.283691  [get_nets n3527]
#set_resistance 0.0430772  [get_nets n3527]
#set_load 0.162323  [get_nets n3528]
#set_resistance 0.0243971  [get_nets n3528]
#set_load 0.15878  [get_nets n3529]
#set_resistance 0.0238423  [get_nets n3529]
#set_load 0.0891151  [get_nets n3532]
#set_resistance 0.0127773  [get_nets n3532]
#set_load 0.14857  [get_nets n3533]
#set_resistance 0.0213124  [get_nets n3533]
#set_load 0.0620014  [get_nets n3534]
#set_resistance 0.00891173  [get_nets n3534]
#set_load 0.445709  [get_nets n3535]
#set_resistance 0.0676341  [get_nets n3535]
#set_load 0.805976  [get_nets n3536]
#set_resistance 0.119954  [get_nets n3536]
#set_load 0.1624  [get_nets n3542]
#set_resistance 0.0239595  [get_nets n3542]
#set_load 0.0903298  [get_nets n3543]
#set_resistance 0.0129337  [get_nets n3543]
#set_load 0.211156  [get_nets n3544]
#set_resistance 0.0313132  [get_nets n3544]
#set_load 0.431818  [get_nets n3545]
#set_resistance 0.0649617  [get_nets n3545]
#set_load 0.20444  [get_nets n3546]
#set_resistance 0.0304341  [get_nets n3546]
#set_load 0.0529678  [get_nets n3556]
#set_resistance 0.00758837  [get_nets n3556]
#set_load 0.0963822  [get_nets n3557]
#set_resistance 0.0138525  [get_nets n3557]
#set_load 0.28796  [get_nets n3558]
#set_resistance 0.0427897  [get_nets n3558]
#set_load 0.357848  [get_nets n3559]
#set_resistance 0.0533827  [get_nets n3559]
#set_load 0.629067  [get_nets n3560]
#set_resistance 0.0954151  [get_nets n3560]
#set_load 0.311494  [get_nets n3561]
#set_resistance 0.0460551  [get_nets n3561]
#set_load 0.381519  [get_nets n3562]
#set_resistance 0.0560599  [get_nets n3562]
#set_load 0.206396  [get_nets n3563]
#set_resistance 0.0304064  [get_nets n3563]
#set_load 0.193937  [get_nets n3564]
#set_resistance 0.0280705  [get_nets n3564]
#set_load 0.304572  [get_nets n3565]
#set_resistance 0.0452696  [get_nets n3565]
#set_load 0.0446461  [get_nets n3566]
#set_resistance 0.00653766  [get_nets n3566]
#set_load 0.0415272  [get_nets n3567]
#set_resistance 0.00604338  [get_nets n3567]
#set_load 0.201273  [get_nets n3568]
#set_resistance 0.0294057  [get_nets n3568]
#set_load 0.223982  [get_nets n3569]
#set_resistance 0.0325563  [get_nets n3569]
#set_load 0.132271  [get_nets n3570]
#set_resistance 0.0190769  [get_nets n3570]
#set_load 0.0973122  [get_nets n3571]
#set_resistance 0.0144618  [get_nets n3571]
#set_load 0.154522  [get_nets n3572]
#set_resistance 0.0230278  [get_nets n3572]
#set_load 0.243375  [get_nets n3573]
#set_resistance 0.0364861  [get_nets n3573]
#set_load 0.198961  [get_nets n3574]
#set_resistance 0.0290526  [get_nets n3574]
#set_load 0.169338  [get_nets n3575]
#set_resistance 0.025462  [get_nets n3575]
#set_load 0.124221  [get_nets n3576]
#set_resistance 0.0180036  [get_nets n3576]
#set_load 0.0653347  [get_nets n3577]
#set_resistance 0.00991224  [get_nets n3577]
#set_load 0.291547  [get_nets n3578]
#set_resistance 0.0442895  [get_nets n3578]
#set_load 0.131887  [get_nets n3579]
#set_resistance 0.0190876  [get_nets n3579]
#set_load 0.085247  [get_nets n3580]
#set_resistance 0.0123172  [get_nets n3580]
#set_load 0.118537  [get_nets n3581]
#set_resistance 0.0171851  [get_nets n3581]
#set_load 0.261415  [get_nets n3582]
#set_resistance 0.039433  [get_nets n3582]
#set_load 0.109696  [get_nets n3583]
#set_resistance 0.0160357  [get_nets n3583]
#set_load 0.0566202  [get_nets n3584]
#set_resistance 0.00820727  [get_nets n3584]
#set_load 0.446986  [get_nets n3585]
#set_resistance 0.0678159  [get_nets n3585]
#set_load 0.720486  [get_nets n3586]
#set_resistance 0.10923  [get_nets n3586]
#set_load 0.0942399  [get_nets n3587]
#set_resistance 0.0141366  [get_nets n3587]
#set_load 0.124506  [get_nets n3588]
#set_resistance 0.0178245  [get_nets n3588]
#set_load 0.244327  [get_nets n3589]
#set_resistance 0.0364562  [get_nets n3589]
#set_load 0.772704  [get_nets n3590]
#set_resistance 0.115692  [get_nets n3590]
#set_load 0.0570746  [get_nets n3591]
#set_resistance 0.0083523  [get_nets n3591]
#set_load 0.0953725  [get_nets n3592]
#set_resistance 0.0143981  [get_nets n3592]
#set_load 0.2178  [get_nets n3593]
#set_resistance 0.0323365  [get_nets n3593]
#set_load 0.272313  [get_nets n3594]
#set_resistance 0.0397842  [get_nets n3594]
#set_load 0.098456  [get_nets n3595]
#set_resistance 0.0142147  [get_nets n3595]
#set_load 0.223584  [get_nets n3596]
#set_resistance 0.0329518  [get_nets n3596]
#set_load 0.180345  [get_nets n3597]
#set_resistance 0.0259751  [get_nets n3597]
#set_load 0.229426  [get_nets n3598]
#set_resistance 0.0337556  [get_nets n3598]
#set_load 0.347876  [get_nets n3599]
#set_resistance 0.0516393  [get_nets n3599]
#set_load 0.111563  [get_nets n3600]
#set_resistance 0.0160676  [get_nets n3600]
#set_load 0.191112  [get_nets n3601]
#set_resistance 0.0281598  [get_nets n3601]
#set_load 0.11117  [get_nets n3602]
#set_resistance 0.0163783  [get_nets n3602]
#set_load 0.195356  [get_nets n3603]
#set_resistance 0.0280812  [get_nets n3603]
#set_load 0.464817  [get_nets n3604]
#set_resistance 0.0705499  [get_nets n3604]
#set_load 0.641108  [get_nets n3605]
#set_resistance 0.0963538  [get_nets n3605]
#set_load 0.0569203  [get_nets n3606]
#set_resistance 0.00834093  [get_nets n3606]
#set_load 0.10332  [get_nets n3607]
#set_resistance 0.0154724  [get_nets n3607]
#set_load 0.146222  [get_nets n3608]
#set_resistance 0.0215335  [get_nets n3608]
#set_load 0.18605  [get_nets n3609]
#set_resistance 0.02798  [get_nets n3609]
#set_load 0.225505  [get_nets n3610]
#set_resistance 0.0324028  [get_nets n3610]
#set_load 1.11319  [get_nets n3611]
#set_resistance 0.134993  [get_nets n3611]
#set_load 0.454878  [get_nets n3612]
#set_resistance 0.059305  [get_nets n3612]
#set_load 0.784945  [get_nets n3613]
#set_resistance 0.0893135  [get_nets n3613]
#set_load 0.0699288  [get_nets n3614]
#set_resistance 0.0103514  [get_nets n3614]
#set_load 0.0696068  [get_nets n3615]
#set_resistance 0.0100419  [get_nets n3615]
#set_load 0.45373  [get_nets n3616]
#set_resistance 0.0652325  [get_nets n3616]
#set_load 0.749057  [get_nets n3617]
#set_resistance 0.0903596  [get_nets n3617]
#set_load 0.454663  [get_nets n3618]
#set_resistance 0.0612377  [get_nets n3618]
#set_load 0.666703  [get_nets n3619]
#set_resistance 0.0983777  [get_nets n3619]
#set_load 0.300028  [get_nets n3620]
#set_resistance 0.0378175  [get_nets n3620]
#set_load 0.383015  [get_nets n3621]
#set_resistance 0.0575954  [get_nets n3621]
#set_load 0.202079  [get_nets n3622]
#set_resistance 0.0274978  [get_nets n3622]
#set_load 0.0763438  [get_nets n3623]
#set_resistance 0.0115988  [get_nets n3623]
#set_load 0.167905  [get_nets n3625]
#set_resistance 0.0253863  [get_nets n3625]
#set_load 0.560137  [get_nets n3626]
#set_resistance 0.0758745  [get_nets n3626]
#set_load 0.959191  [get_nets n3627]
#set_resistance 0.123016  [get_nets n3627]
#set_load 0.458358  [get_nets n3628]
#set_resistance 0.0592984  [get_nets n3628]
#set_load 0.0833758  [get_nets n3629]
#set_resistance 0.0121615  [get_nets n3629]
#set_load 0.297824  [get_nets n3631]
#set_resistance 0.0381837  [get_nets n3631]
#set_load 0.418208  [get_nets n3632]
#set_resistance 0.0542318  [get_nets n3632]
#set_load 0.972239  [get_nets n3633]
#set_resistance 0.131501  [get_nets n3633]
#set_load 0.607172  [get_nets n3634]
#set_resistance 0.0766438  [get_nets n3634]
#set_load 0.313209  [get_nets n3635]
#set_resistance 0.0458148  [get_nets n3635]
#set_load 0.154179  [get_nets n3636]
#set_resistance 0.0227512  [get_nets n3636]
#set_load 0.142469  [get_nets n3637]
#set_resistance 0.0206223  [get_nets n3637]
#set_load 0.239196  [get_nets n3638]
#set_resistance 0.035586  [get_nets n3638]
#set_load 0.270502  [get_nets n3639]
#set_resistance 0.04101  [get_nets n3639]
#set_load 0.54998  [get_nets n3640]
#set_resistance 0.0751809  [get_nets n3640]
#set_load 0.725278  [get_nets n3641]
#set_resistance 0.107398  [get_nets n3641]
#set_load 0.0500149  [get_nets n3642]
#set_resistance 0.00746393  [get_nets n3642]
#set_load 0.173832  [get_nets n3643]
#set_resistance 0.0251786  [get_nets n3643]
#set_load 0.0517562  [get_nets n3644]
#set_resistance 0.00742548  [get_nets n3644]
#set_load 0.565592  [get_nets n3645]
#set_resistance 0.0765045  [get_nets n3645]
#set_load 0.157629  [get_nets n3646]
#set_resistance 0.0239917  [get_nets n3646]
#set_load 0.27764  [get_nets n3647]
#set_resistance 0.0382615  [get_nets n3647]
#set_load 0.155103  [get_nets n3648]
#set_resistance 0.0230737  [get_nets n3648]
#set_load 0.466184  [get_nets n3649]
#set_resistance 0.063639  [get_nets n3649]
#set_load 0.237425  [get_nets n3650]
#set_resistance 0.0350771  [get_nets n3650]
#set_load 0.0645741  [get_nets n3651]
#set_resistance 0.00924893  [get_nets n3651]
#set_load 0.073359  [get_nets n3652]
#set_resistance 0.0104902  [get_nets n3652]
#set_load 0.635134  [get_nets n3653]
#set_resistance 0.094593  [get_nets n3653]
#set_load 0.136256  [get_nets n3654]
#set_resistance 0.0201355  [get_nets n3654]
#set_load 0.076712  [get_nets n3655]
#set_resistance 0.0113275  [get_nets n3655]
#set_load 0.0917762  [get_nets n3656]
#set_resistance 0.0139481  [get_nets n3656]
#set_load 0.122458  [get_nets n3657]
#set_resistance 0.0178793  [get_nets n3657]
#set_load 0.0781545  [get_nets n3658]
#set_resistance 0.0114618  [get_nets n3658]
#set_load 0.149109  [get_nets n3659]
#set_resistance 0.0214109  [get_nets n3659]
#set_load 0.064527  [get_nets n3660]
#set_resistance 0.00977756  [get_nets n3660]
#set_load 0.363589  [get_nets n3661]
#set_resistance 0.0537247  [get_nets n3661]
#set_load 0.190797  [get_nets n3662]
#set_resistance 0.0289195  [get_nets n3662]
#set_load 2.59163  [get_nets n3663]
#set_resistance 0.266028  [get_nets n3663]
#set_load 2.23356  [get_nets n3664]
#set_resistance 0.234482  [get_nets n3664]
#set_load 2.41561  [get_nets n3665]
#set_resistance 0.248463  [get_nets n3665]
#set_load 2.4459  [get_nets n3666]
#set_resistance 0.257514  [get_nets n3666]
#set_load 0.137085  [get_nets n3675]
#set_resistance 0.0196375  [get_nets n3675]
#set_load 0.253717  [get_nets n3676]
#set_resistance 0.0364717  [get_nets n3676]
#set_load 0.382527  [get_nets n3677]
#set_resistance 0.0559642  [get_nets n3677]
#set_load 0.417484  [get_nets n3678]
#set_resistance 0.0614725  [get_nets n3678]
#set_load 2.75947  [get_nets n3679]
#set_resistance 0.394853  [get_nets n3679]
#set_load 1.04705  [get_nets n3680]
#set_resistance 0.157984  [get_nets n3680]
#set_load 1.90789  [get_nets n3681]
#set_resistance 0.245556  [get_nets n3681]
#set_load 0.205914  [get_nets n3682]
#set_resistance 0.0306854  [get_nets n3682]
#set_load 0.064871  [get_nets n3683]
#set_resistance 0.00942827  [get_nets n3683]
#set_load 0.106726  [get_nets n3685]
#set_resistance 0.0157876  [get_nets n3685]
#set_load 0.0529231  [get_nets n3688]
#set_resistance 0.00766058  [get_nets n3688]
#set_load 5.27964  [get_nets n3769]
#set_resistance 0.460945  [get_nets n3769]
#set_load 2.21191  [get_nets n3770]
#set_resistance 0.239468  [get_nets n3770]
#set_load 3.70452  [get_nets n3771]
#set_resistance 0.314678  [get_nets n3771]
#set_load 5.82452  [get_nets n3772]
#set_resistance 0.53989  [get_nets n3772]
#set_load 3.02434  [get_nets n3773]
#set_resistance 0.285428  [get_nets n3773]
#set_load 3.00695  [get_nets n3774]
#set_resistance 0.320234  [get_nets n3774]
#set_load 2.91034  [get_nets n3776]
#set_resistance 0.278649  [get_nets n3776]
#set_load 3.69573  [get_nets n3777]
#set_resistance 0.339846  [get_nets n3777]
#set_load 5.10871  [get_nets n3778]
#set_resistance 0.456813  [get_nets n3778]
#set_load 1.54413  [get_nets n3780]
#set_resistance 0.158088  [get_nets n3780]
#set_load 4.78732  [get_nets n3781]
#set_resistance 0.405341  [get_nets n3781]
#set_load 1.39673  [get_nets n3782]
#set_resistance 0.15649  [get_nets n3782]
#set_load 3.41537  [get_nets n3783]
#set_resistance 0.323704  [get_nets n3783]
#set_load 1.79872  [get_nets n3784]
#set_resistance 0.184103  [get_nets n3784]
#set_load 4.56251  [get_nets n3785]
#set_resistance 0.383119  [get_nets n3785]
#set_load 6.64802  [get_nets n3786]
#set_resistance 0.644177  [get_nets n3786]
#set_load 1.59914  [get_nets n3787]
#set_resistance 0.177011  [get_nets n3787]
#set_load 4.51251  [get_nets n3788]
#set_resistance 0.460403  [get_nets n3788]
#set_load 3.85625  [get_nets n3789]
#set_resistance 0.344643  [get_nets n3789]
#set_load 3.14098  [get_nets n3790]
#set_resistance 0.347374  [get_nets n3790]
#set_load 2.46008  [get_nets n3791]
#set_resistance 0.240733  [get_nets n3791]
#set_load 3.59078  [get_nets n3792]
#set_resistance 0.330007  [get_nets n3792]
#set_load 3.18358  [get_nets n3793]
#set_resistance 0.324969  [get_nets n3793]
#set_load 3.89846  [get_nets n3794]
#set_resistance 0.343469  [get_nets n3794]
#set_load 2.09709  [get_nets n3795]
#set_resistance 0.23367  [get_nets n3795]
#set_load 2.01406  [get_nets n3796]
#set_resistance 0.220273  [get_nets n3796]
#set_load 3.32218  [get_nets n3797]
#set_resistance 0.278282  [get_nets n3797]
#set_load 2.69668  [get_nets n3798]
#set_resistance 0.284022  [get_nets n3798]
#set_load 2.80571  [get_nets n3799]
#set_resistance 0.310221  [get_nets n3799]
#set_load 2.66501  [get_nets n3800]
#set_resistance 0.294247  [get_nets n3800]
#set_load 2.35512  [get_nets n3801]
#set_resistance 0.222276  [get_nets n3801]
#set_load 2.41563  [get_nets n3802]
#set_resistance 0.236695  [get_nets n3802]
#set_load 2.86276  [get_nets n3803]
#set_resistance 0.260754  [get_nets n3803]
#set_load 2.90084  [get_nets n3804]
#set_resistance 0.309784  [get_nets n3804]
#set_load 2.3042  [get_nets n3805]
#set_resistance 0.237803  [get_nets n3805]
#set_load 0.91195  [get_nets n3806]
#set_resistance 0.0753545  [get_nets n3806]
#set_load 0.69324  [get_nets n3807]
#set_resistance 0.0605176  [get_nets n3807]
#set_load 1.39414  [get_nets n3808]
#set_resistance 0.125085  [get_nets n3808]
#set_load 1.51244  [get_nets n3809]
#set_resistance 0.129168  [get_nets n3809]
#set_load 0.423841  [get_nets n3811]
#set_resistance 0.0483783  [get_nets n3811]
#set_load 1.22563  [get_nets n3812]
#set_resistance 0.102463  [get_nets n3812]
#set_load 0.809538  [get_nets n3813]
#set_resistance 0.0706098  [get_nets n3813]
#set_load 1.75951  [get_nets n3815]
#set_resistance 0.167492  [get_nets n3815]
#set_load 0.782029  [get_nets n3817]
#set_resistance 0.0681533  [get_nets n3817]
#set_load 4.06396  [get_nets n3818]
#set_resistance 0.35533  [get_nets n3818]
#set_load 1.934  [get_nets n3819]
#set_resistance 0.169466  [get_nets n3819]
#set_load 4.86578  [get_nets n3820]
#set_resistance 0.423017  [get_nets n3820]
#set_load 0.886355  [get_nets n3821]
#set_resistance 0.122008  [get_nets n3821]
#set_load 7.06997  [get_nets n3822]
#set_resistance 0.585847  [get_nets n3822]
#set_load 6.85399  [get_nets n3897]
#set_resistance 0.578847  [get_nets n3897]
#set_load 7.06297  [get_nets n3898]
#set_resistance 0.596407  [get_nets n3898]
#set_load 7.72077  [get_nets n3899]
#set_resistance 0.65028  [get_nets n3899]
#set_load 7.22041  [get_nets n3900]
#set_resistance 0.608474  [get_nets n3900]
#set_load 7.91081  [get_nets n3901]
#set_resistance 0.666561  [get_nets n3901]
#set_load 7.07096  [get_nets n3902]
#set_resistance 0.595843  [get_nets n3902]
#set_load 6.41095  [get_nets n3903]
#set_resistance 0.542036  [get_nets n3903]
#set_load 7.03996  [get_nets n3904]
#set_resistance 0.594123  [get_nets n3904]
#set_load 7.33077  [get_nets n3905]
#set_resistance 0.618392  [get_nets n3905]
#set_load 7.06523  [get_nets n3906]
#set_resistance 0.597117  [get_nets n3906]
#set_load 7.6282  [get_nets n3907]
#set_resistance 0.643506  [get_nets n3907]
#set_load 6.8002  [get_nets n3908]
#set_resistance 0.57372  [get_nets n3908]
#set_load 7.23634  [get_nets n3909]
#set_resistance 0.608989  [get_nets n3909]
#set_load 7.17526  [get_nets n3910]
#set_resistance 0.604089  [get_nets n3910]
#set_load 6.12148  [get_nets n3911]
#set_resistance 0.516768  [get_nets n3911]
#set_load 0.86174  [get_nets n3912]
#set_resistance 0.0714181  [get_nets n3912]
#set_load 7.12901  [get_nets n3913]
#set_resistance 0.602802  [get_nets n3913]
#set_load 7.49446  [get_nets n3914]
#set_resistance 0.632318  [get_nets n3914]
#set_load 2.29834  [get_nets n3915]
#set_resistance 0.233355  [get_nets n3915]
#set_load 6.9464  [get_nets n3916]
#set_resistance 0.585902  [get_nets n3916]
#set_load 3.89737  [get_nets n3917]
#set_resistance 0.318989  [get_nets n3917]
#set_load 4.78976  [get_nets n3918]
#set_resistance 0.397202  [get_nets n3918]
#set_load 7.31461  [get_nets n3919]
#set_resistance 0.616678  [get_nets n3919]
#set_load 7.82453  [get_nets n3920]
#set_resistance 0.65866  [get_nets n3920]
#set_load 0.459421  [get_nets n3922]
#set_resistance 0.0585516  [get_nets n3922]
#set_load 7.67479  [get_nets n3923]
#set_resistance 0.647785  [get_nets n3923]
#set_load 7.25492  [get_nets n3924]
#set_resistance 0.610838  [get_nets n3924]
#set_load 6.23831  [get_nets n3925]
#set_resistance 0.541396  [get_nets n3925]
#set_load 2.99296  [get_nets n3926]
#set_resistance 0.331054  [get_nets n3926]
#set_load 1.51919  [get_nets n3927]
#set_resistance 0.194385  [get_nets n3927]
#set_load 1.41299  [get_nets n3928]
#set_resistance 0.16957  [get_nets n3928]
#set_load 2.83412  [get_nets n3929]
#set_resistance 0.239187  [get_nets n3929]
#set_load 7.26752  [get_nets n3930]
#set_resistance 0.611341  [get_nets n3930]
#set_load 7.35525  [get_nets n3931]
#set_resistance 0.620882  [get_nets n3931]
#set_load 3.59972  [get_nets n3932]
#set_resistance 0.294913  [get_nets n3932]
#set_load 1.07948  [get_nets n3934]
#set_resistance 0.147294  [get_nets n3934]
#set_load 1.10083  [get_nets n3935]
#set_resistance 0.144484  [get_nets n3935]
#set_load 1.93922  [get_nets n3938]
#set_resistance 0.251488  [get_nets n3938]
#set_load 7.50455  [get_nets n3939]
#set_resistance 0.632575  [get_nets n3939]
#set_load 7.06624  [get_nets n3940]
#set_resistance 0.594633  [get_nets n3940]
#set_load 7.00423  [get_nets n3941]
#set_resistance 0.591408  [get_nets n3941]
#set_load 5.87459  [get_nets n3942]
#set_resistance 0.493827  [get_nets n3942]
#set_load 7.74178  [get_nets n3943]
#set_resistance 0.651937  [get_nets n3943]
#set_load 6.77794  [get_nets n3944]
#set_resistance 0.572031  [get_nets n3944]
#set_load 0.953071  [get_nets n3945]
#set_resistance 0.121384  [get_nets n3945]
#set_load 0.782297  [get_nets n3946]
#set_resistance 0.104932  [get_nets n3946]
#set_load 1.3325  [get_nets n3947]
#set_resistance 0.184505  [get_nets n3947]
#set_load 2.42291  [get_nets n3949]
#set_resistance 0.27869  [get_nets n3949]
#set_load 1.64381  [get_nets n3950]
#set_resistance 0.195574  [get_nets n3950]
#set_load 1.02752  [get_nets n3952]
#set_resistance 0.132609  [get_nets n3952]
#set_load 2.06818  [get_nets n3953]
#set_resistance 0.235145  [get_nets n3953]
#set_load 0.992563  [get_nets n3955]
#set_resistance 0.122966  [get_nets n3955]
#set_load 1.37925  [get_nets n3959]
#set_resistance 0.161104  [get_nets n3959]
#set_load 1.61621  [get_nets n3960]
#set_resistance 0.194652  [get_nets n3960]
#set_load 0.950002  [get_nets n3962]
#set_resistance 0.115866  [get_nets n3962]
#set_load 1.9952  [get_nets n3963]
#set_resistance 0.226674  [get_nets n3963]
#set_load 0.769947  [get_nets n3964]
#set_resistance 0.0941902  [get_nets n3964]
#set_load 0.261463  [get_nets n3966]
#set_resistance 0.0395302  [get_nets n3966]
#set_load 1.55961  [get_nets n3967]
#set_resistance 0.171379  [get_nets n3967]
#set_load 2.54702  [get_nets n3968]
#set_resistance 0.336008  [get_nets n3968]
#set_load 1.42873  [get_nets n3969]
#set_resistance 0.150604  [get_nets n3969]
#set_load 1.27118  [get_nets n3970]
#set_resistance 0.145803  [get_nets n3970]
#set_load 3.72395  [get_nets n3971]
#set_resistance 0.440871  [get_nets n3971]
#set_load 1.70275  [get_nets n3972]
#set_resistance 0.209844  [get_nets n3972]
#set_load 7.90194  [get_nets n3973]
#set_resistance 0.665813  [get_nets n3973]
#set_load 6.95024  [get_nets n3974]
#set_resistance 0.584926  [get_nets n3974]
#set_load 6.35646  [get_nets n3975]
#set_resistance 0.536352  [get_nets n3975]
#set_load 0.188755  [get_nets {tl_o[0]}]
#set_resistance 0.0275986  [get_nets {tl_o[0]}]
#set_load 0.159921  [get_nets {tl_o[1]}]
#set_resistance 0.0242732  [get_nets {tl_o[1]}]
#set_load 0.100877  [get_nets {tl_o[2]}]
#set_resistance 0.014534  [get_nets {tl_o[2]}]
#set_load 0.0882326  [get_nets {tl_o[3]}]
#set_resistance 0.0129238  [get_nets {tl_o[3]}]
#set_load 0.115073  [get_nets {tl_o[4]}]
#set_resistance 0.0172879  [get_nets {tl_o[4]}]
#set_load 0.0390419  [get_nets {tl_o[5]}]
#set_resistance 0.00587474  [get_nets {tl_o[5]}]
#set_load 0.0965384  [get_nets {tl_o[6]}]
#set_resistance 0.0145419  [get_nets {tl_o[6]}]
#set_load 0.0648883  [get_nets {tl_o[7]}]
#set_resistance 0.00972148  [get_nets {tl_o[7]}]
#set_load 0.0665885  [get_nets {tl_o[15]}]
#set_resistance 0.0099834  [get_nets {tl_o[15]}]
#set_load 0.142299  [get_nets {tl_o[16]}]
#set_resistance 0.0209567  [get_nets {tl_o[16]}]
#set_load 0.15756  [get_nets {tl_o[17]}]
#set_resistance 0.0233926  [get_nets {tl_o[17]}]
#set_load 0.105334  [get_nets {tl_o[18]}]
#set_resistance 0.0158548  [get_nets {tl_o[18]}]
#set_load 0.0896779  [get_nets {tl_o[19]}]
#set_resistance 0.0132341  [get_nets {tl_o[19]}]
#set_load 0.161477  [get_nets {tl_o[20]}]
#set_resistance 0.0244259  [get_nets {tl_o[20]}]
#set_load 0.119789  [get_nets {tl_o[21]}]
#set_resistance 0.0180061  [get_nets {tl_o[21]}]
#set_load 0.157532  [get_nets {tl_o[22]}]
#set_resistance 0.0230734  [get_nets {tl_o[22]}]
#set_load 0.132333  [get_nets {tl_o[23]}]
#set_resistance 0.0199173  [get_nets {tl_o[23]}]
#set_load 0.160385  [get_nets {tl_o[56]}]
#set_resistance 0.0235901  [get_nets {tl_o[56]}]
#set_load 0.0861275  [get_nets {tl_o[57]}]
#set_resistance 0.0129401  [get_nets {tl_o[57]}]
#set_load 0.0551694  [get_nets {tl_o[58]}]
#set_resistance 0.00792309  [get_nets {tl_o[58]}]
#set_load 0.126023  [get_nets {tl_o[59]}]
#set_resistance 0.0180558  [get_nets {tl_o[59]}]
#set_load 0.0648825  [get_nets {tl_o[60]}]
#set_resistance 0.00963027  [get_nets {tl_o[60]}]
#set_load 0.0175292  [get_nets {tl_o[61]}]
#set_resistance 0.00260038  [get_nets {tl_o[61]}]
#set_load 0.102139  [get_nets {tl_o[93]}]
#set_resistance 0.0149376  [get_nets {tl_o[93]}]
#set_load 0.145583  [get_nets {tl_o[94]}]
#set_resistance 0.0213514  [get_nets {tl_o[94]}]
#set_load 0.0214878  [get_nets {tl_o[95]}]
#set_resistance 0.00320291  [get_nets {tl_o[95]}]
#set_load 0.0166054  [get_nets {tl_o[96]}]
#set_resistance 0.00237568  [get_nets {tl_o[96]}]
#set_load 0.107359  [get_nets {tl_o[97]}]
#set_resistance 0.0154091  [get_nets {tl_o[97]}]
#set_load 0.121019  [get_nets {tl_o[98]}]
#set_resistance 0.0173994  [get_nets {tl_o[98]}]
#set_load 0.0365131  [get_nets {tl_o[99]}]
#set_resistance 0.00541318  [get_nets {tl_o[99]}]
#set_load 0.171668  [get_nets {tl_o[100]}]
#set_resistance 0.0245892  [get_nets {tl_o[100]}]
#set_load 0.0886611  [get_nets {tl_o[101]}]
#set_resistance 0.013343  [get_nets {tl_o[101]}]
#set_load 0.0942783  [get_nets {tl_o[102]}]
#set_resistance 0.0136602  [get_nets {tl_o[102]}]
#set_load 0.0621962  [get_nets {tl_o[103]}]
#set_resistance 0.00918345  [get_nets {tl_o[103]}]
#set_load 0.0976135  [get_nets {tl_o[104]}]
#set_resistance 0.0143477  [get_nets {tl_o[104]}]
#set_load 0.0551635  [get_nets {tl_o[105]}]
#set_resistance 0.00819047  [get_nets {tl_o[105]}]
#set_load 0.15068  [get_nets {tl_o[106]}]
#set_resistance 0.0227826  [get_nets {tl_o[106]}]
