// Seed: 3113981654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2 & 1 - id_2;
  wire id_6;
  assign id_3 = 1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    output wire  id_7,
    input  tri0  id_8,
    input  tri0  id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12
  );
  tri0 id_13 = 1, id_14;
endmodule
