{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512020499424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512020499427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 13:41:39 2017 " "Processing started: Thu Nov 30 13:41:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512020499427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512020499427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project8 -c project8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512020499427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512020500221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_scanning.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_scanning.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning " "Found entity 1: dynamic_scanning" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/dynamic_scanning.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel8.v 1 1 " "Found 1 design units, including 1 entities, in source file sel8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL8 " "Found entity 1: SEL8" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/SEL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project8 " "Found entity 1: project8" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog1 " "Found entity 1: Verilog1" {  } { { "Verilog1.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020500482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512020500482 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL8.v(6) " "Verilog HDL Port Declaration warning at SEL8.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/SEL8.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1512020500489 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL8.v(5) " "HDL info at SEL8.v(5): see declaration for object \"out\"" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/SEL8.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512020500493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project8 " "Elaborating entity \"project8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512020500664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning dynamic_scanning:inst2 " "Elaborating entity \"dynamic_scanning\" for hierarchy \"dynamic_scanning:inst2\"" {  } { { "project8.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { { 112 208 368 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dynamic_scanning:inst2\|74138:inst2 " "Elaborating entity \"74138\" for hierarchy \"dynamic_scanning:inst2\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst2\|74138:inst2 " "Elaborated megafunction instantiation \"dynamic_scanning:inst2\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512020500742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 dynamic_scanning:inst2\|74160:inst " "Elaborating entity \"74160\" for hierarchy \"dynamic_scanning:inst2\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst2\|74160:inst " "Elaborated megafunction instantiation \"dynamic_scanning:inst2\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512020500766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst7 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst7\"" {  } { { "project8.bdf" "inst7" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { { 192 -16 168 304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst4 " "Elaborating entity \"led\" for hierarchy \"led:inst4\"" {  } { { "project8.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { { 312 584 760 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500782 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500801 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500801 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500801 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500801 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500802 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500802 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512020500802 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g led.v(6) " "Inferred latch for \"g\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500802 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f led.v(6) " "Inferred latch for \"f\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500802 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e led.v(6) " "Inferred latch for \"e\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500803 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d led.v(6) " "Inferred latch for \"d\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500803 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c led.v(6) " "Inferred latch for \"c\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500803 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b led.v(6) " "Inferred latch for \"b\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500803 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a led.v(6) " "Inferred latch for \"a\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512020500804 "|project8|led:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL8 SEL8:inst3 " "Elaborating entity \"SEL8\" for hierarchy \"SEL8:inst3\"" {  } { { "project8.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { { 312 416 584 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifting_register shifting_register:inst " "Elaborating entity \"shifting_register\" for hierarchy \"shifting_register:inst\"" {  } { { "project8.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { { 312 200 384 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020500841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard_shake.v 1 1 " "Using design file keyboard_shake.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_shake " "Found entity 1: keyboard_shake" {  } { { "keyboard_shake.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/keyboard_shake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512020501169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512020501169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_shake keyboard_shake:inst1 " "Elaborating entity \"keyboard_shake\" for hierarchy \"keyboard_shake:inst1\"" {  } { { "project8.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/project8.bdf" { { 392 8 184 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512020501171 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shifting_register:inst\|F_C~synth " "Found clock multiplexer shifting_register:inst\|F_C~synth" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/shifting_register.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1512020502073 "|project8|shifting_register:inst|F_C"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1512020502073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|a " "Latch led:inst4\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502584 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|b " "Latch led:inst4\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502589 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|c " "Latch led:inst4\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502590 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|d " "Latch led:inst4\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502590 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|e " "Latch led:inst4\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502591 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|f " "Latch led:inst4\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502592 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led:inst4\|g " "Latch led:inst4\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dynamic_scanning:inst2\|74160:inst\|8 " "Ports D and ENA on the latch are fed by the same signal dynamic_scanning:inst2\|74160:inst\|8" {  } { { "74160.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512020502592 ""}  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8/led.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512020502592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512020503114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512020503578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512020504035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512020504035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512020504513 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512020504513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512020504513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512020504513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512020504628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 13:41:44 2017 " "Processing ended: Thu Nov 30 13:41:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512020504628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512020504628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512020504628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512020504628 ""}
