

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu Jan 27 12:46:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|      0 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       66|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       66|       26|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n  |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n  |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n  |       and|   0|  0|   2|           2|           2|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|   8|           7|           7|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   65|        130|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_return          |  out|   64|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|p_fftOutData       |   in|   64|     ap_none|  p_fftOutData|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

