Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot total_tb_behav xil_defaultlib.total_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.listen
Compiling module xil_defaultlib.two_fold_coincidence
Compiling module xil_defaultlib.three_fold_coincidence
Compiling module xil_defaultlib.count_pulses
Compiling module xil_defaultlib.batch_monitor
Compiling module xil_defaultlib.output_shuffle
Compiling module xil_defaultlib.out_select_mux
Compiling module xil_defaultlib.baud_gen(baud_rate=4000000)
Compiling module xil_defaultlib.send_byte
Compiling module xil_defaultlib.total_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot total_tb_behav
