{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:38:37 2014 " "Info: Processing started: Sat Apr 26 20:38:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "data\[4\] " "Warning: Node \"data\[4\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[3\] " "Warning: Node \"data\[3\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[2\] " "Warning: Node \"data\[2\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[1\] " "Warning: Node \"data\[1\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_n " "Info: Assuming node \"reset_n\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 43 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_scan " "Info: Detected ripple clock \"clk_scan\" as buffer" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div " "Info: Detected ripple clock \"clk_div\" as buffer" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\process_1:counter\[1\] register num_counter\[1\] 79.08 MHz 12.646 ns Internal " "Info: Clock \"clk\" has Internal fmax of 79.08 MHz between source register \"\\process_1:counter\[1\]\" and destination register \"num_counter\[1\]\" (period= 12.646 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.398 ns + Longest register register " "Info: + Longest register to register delay is 12.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[1\] 1 REG LCFF_X17_Y7_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 14; REG Node = '\\process_1:counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.589 ns) 1.398 ns Add2~0 2 COMB LCCOMB_X18_Y7_N8 1 " "Info: 2: + IC(0.809 ns) + CELL(0.589 ns) = 1.398 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { \process_1:counter[1] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 2.144 ns Add2~1 3 COMB LCCOMB_X18_Y7_N26 4 " "Info: 3: + IC(0.376 ns) + CELL(0.370 ns) = 2.144 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 4; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.202 ns) 3.049 ns Selector11~0 4 COMB LCCOMB_X19_Y7_N12 7 " "Info: 4: + IC(0.703 ns) + CELL(0.202 ns) = 3.049 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 7; COMB Node = 'Selector11~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~1 Selector11~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.537 ns) 4.020 ns counter~37 5 COMB LCCOMB_X19_Y7_N18 1 " "Info: 5: + IC(0.434 ns) + CELL(0.537 ns) = 4.020 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 1; COMB Node = 'counter~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { Selector11~0 counter~37 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 4.598 ns counter~38 6 COMB LCCOMB_X19_Y7_N20 5 " "Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 4.598 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 5; COMB Node = 'counter~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { counter~37 counter~38 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.319 ns) 5.302 ns counter~39 7 COMB LCCOMB_X19_Y7_N14 12 " "Info: 7: + IC(0.385 ns) + CELL(0.319 ns) = 5.302 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 12; COMB Node = 'counter~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { counter~38 counter~39 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.206 ns) 6.543 ns Add5~0 8 COMB LCCOMB_X18_Y7_N24 3 " "Info: 8: + IC(1.035 ns) + CELL(0.206 ns) = 6.543 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 3; COMB Node = 'Add5~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { counter~39 Add5~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 7.298 ns Mux120~0 9 COMB LCCOMB_X18_Y7_N2 7 " "Info: 9: + IC(0.385 ns) + CELL(0.370 ns) = 7.298 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 7; COMB Node = 'Mux120~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { Add5~0 Mux120~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 280 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 7.885 ns num_counter\[0\]~27 10 COMB LCCOMB_X18_Y7_N16 4 " "Info: 10: + IC(0.381 ns) + CELL(0.206 ns) = 7.885 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 4; COMB Node = 'num_counter\[0\]~27'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Mux120~0 num_counter[0]~27 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.651 ns) 8.939 ns num_counter\[0\]~28 11 COMB LCCOMB_X18_Y7_N18 1 " "Info: 11: + IC(0.403 ns) + CELL(0.651 ns) = 8.939 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 1; COMB Node = 'num_counter\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { num_counter[0]~27 num_counter[0]~28 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 9.935 ns num_counter\[0\]~29 12 COMB LCCOMB_X18_Y7_N12 2 " "Info: 12: + IC(0.373 ns) + CELL(0.623 ns) = 9.935 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'num_counter\[0\]~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { num_counter[0]~28 num_counter[0]~29 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 10.514 ns num_counter~32 13 COMB LCCOMB_X18_Y7_N6 2 " "Info: 13: + IC(0.373 ns) + CELL(0.206 ns) = 10.514 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'num_counter~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { num_counter[0]~29 num_counter~32 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.855 ns) 12.398 ns num_counter\[1\] 14 REG LCFF_X18_Y8_N1 13 " "Info: 14: + IC(1.029 ns) + CELL(0.855 ns) = 12.398 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 13; REG Node = 'num_counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { num_counter~32 num_counter[1] } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.340 ns ( 43.07 % ) " "Info: Total cell delay = 5.340 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.058 ns ( 56.93 % ) " "Info: Total interconnect delay = 7.058 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { \process_1:counter[1] Add2~0 Add2~1 Selector11~0 counter~37 counter~38 counter~39 Add5~0 Mux120~0 num_counter[0]~27 num_counter[0]~28 num_counter[0]~29 num_counter~32 num_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { \process_1:counter[1] {} Add2~0 {} Add2~1 {} Selector11~0 {} counter~37 {} counter~38 {} counter~39 {} Add5~0 {} Mux120~0 {} num_counter[0]~27 {} num_counter[0]~28 {} num_counter[0]~29 {} num_counter~32 {} num_counter[1] {} } { 0.000ns 0.809ns 0.376ns 0.703ns 0.434ns 0.372ns 0.385ns 1.035ns 0.385ns 0.381ns 0.403ns 0.373ns 0.373ns 1.029ns } { 0.000ns 0.589ns 0.370ns 0.202ns 0.537ns 0.206ns 0.319ns 0.206ns 0.370ns 0.206ns 0.651ns 0.623ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.181 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.970 ns) 4.132 ns clk_div 2 REG LCFF_X26_Y9_N3 2 " "Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 5.676 ns clk_div~clkctrl 3 COMB CLKCTRL_G6 50 " "Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 7.181 ns num_counter\[1\] 4 REG LCFF_X18_Y8_N1 13 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.181 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 13; REG Node = 'num_counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk_div~clkctrl num_counter[1] } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.10 % ) " "Info: Total cell delay = 2.736 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.445 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk clk_div clk_div~clkctrl num_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} num_counter[1] {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.165 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.970 ns) 4.132 ns clk_div 2 REG LCFF_X26_Y9_N3 2 " "Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 5.676 ns clk_div~clkctrl 3 COMB CLKCTRL_G6 50 " "Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 7.165 ns \\process_1:counter\[1\] 4 REG LCFF_X17_Y7_N27 14 " "Info: 4: + IC(0.823 ns) + CELL(0.666 ns) = 7.165 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 14; REG Node = '\\process_1:counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk_div~clkctrl \process_1:counter[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.19 % ) " "Info: Total cell delay = 2.736 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 61.81 % ) " "Info: Total interconnect delay = 4.429 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { clk clk_div clk_div~clkctrl \process_1:counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.165 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[1] {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk clk_div clk_div~clkctrl num_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} num_counter[1] {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { clk clk_div clk_div~clkctrl \process_1:counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.165 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[1] {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { \process_1:counter[1] Add2~0 Add2~1 Selector11~0 counter~37 counter~38 counter~39 Add5~0 Mux120~0 num_counter[0]~27 num_counter[0]~28 num_counter[0]~29 num_counter~32 num_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { \process_1:counter[1] {} Add2~0 {} Add2~1 {} Selector11~0 {} counter~37 {} counter~38 {} counter~39 {} Add5~0 {} Mux120~0 {} num_counter[0]~27 {} num_counter[0]~28 {} num_counter[0]~29 {} num_counter~32 {} num_counter[1] {} } { 0.000ns 0.809ns 0.376ns 0.703ns 0.434ns 0.372ns 0.385ns 1.035ns 0.385ns 0.381ns 0.403ns 0.373ns 0.373ns 1.029ns } { 0.000ns 0.589ns 0.370ns 0.202ns 0.537ns 0.206ns 0.319ns 0.206ns 0.370ns 0.206ns 0.651ns 0.623ns 0.206ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk clk_div clk_div~clkctrl num_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} num_counter[1] {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { clk clk_div clk_div~clkctrl \process_1:counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.165 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[1] {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sda~reg0 sda clk 8.304 ns register " "Info: tsu for register \"sda~reg0\" (data pin = \"sda\", clock pin = \"clk\") is 8.304 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.507 ns + Longest pin register " "Info: + Longest pin to register delay is 15.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns sda~7 2 COMB IOC_X0_Y5_N2 14 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 14; COMB Node = 'sda~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { sda sda~7 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.134 ns) + CELL(0.614 ns) 8.703 ns Selector28~6 3 COMB LCCOMB_X20_Y7_N18 1 " "Info: 3: + IC(7.134 ns) + CELL(0.614 ns) = 8.703 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 1; COMB Node = 'Selector28~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.748 ns" { sda~7 Selector28~6 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.532 ns) 10.319 ns Selector28~10 4 COMB LCCOMB_X20_Y6_N6 1 " "Info: 4: + IC(1.084 ns) + CELL(0.532 ns) = 10.319 ns; Loc. = LCCOMB_X20_Y6_N6; Fanout = 1; COMB Node = 'Selector28~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { Selector28~6 Selector28~10 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 10.887 ns Selector28~8 5 COMB LCCOMB_X20_Y6_N18 9 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 10.887 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 9; COMB Node = 'Selector28~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Selector28~10 Selector28~8 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.623 ns) 12.976 ns Selector0~15 6 COMB LCCOMB_X18_Y4_N26 1 " "Info: 6: + IC(1.466 ns) + CELL(0.623 ns) = 12.976 ns; Loc. = LCCOMB_X18_Y4_N26; Fanout = 1; COMB Node = 'Selector0~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { Selector28~8 Selector0~15 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.589 ns) 14.650 ns sda~19 7 COMB LCCOMB_X18_Y6_N8 1 " "Info: 7: + IC(1.085 ns) + CELL(0.589 ns) = 14.650 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 1; COMB Node = 'sda~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { Selector0~15 sda~19 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 15.399 ns sda~20 8 COMB LCCOMB_X18_Y6_N0 1 " "Info: 8: + IC(0.379 ns) + CELL(0.370 ns) = 15.399 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 1; COMB Node = 'sda~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { sda~19 sda~20 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.507 ns sda~reg0 9 REG LCFF_X18_Y6_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.507 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sda~20 sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.997 ns ( 25.78 % ) " "Info: Total cell delay = 3.997 ns ( 25.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.510 ns ( 74.22 % ) " "Info: Total interconnect delay = 11.510 ns ( 74.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.507 ns" { sda sda~7 Selector28~6 Selector28~10 Selector28~8 Selector0~15 sda~19 sda~20 sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.507 ns" { sda {} sda~7 {} Selector28~6 {} Selector28~10 {} Selector28~8 {} Selector0~15 {} sda~19 {} sda~20 {} sda~reg0 {} } { 0.000ns 0.000ns 7.134ns 1.084ns 0.362ns 1.466ns 1.085ns 0.379ns 0.000ns } { 0.000ns 0.955ns 0.614ns 0.532ns 0.206ns 0.623ns 0.589ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.163 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.970 ns) 4.132 ns clk_div 2 REG LCFF_X26_Y9_N3 2 " "Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 5.676 ns clk_div~clkctrl 3 COMB CLKCTRL_G6 50 " "Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.666 ns) 7.163 ns sda~reg0 4 REG LCFF_X18_Y6_N1 1 " "Info: 4: + IC(0.821 ns) + CELL(0.666 ns) = 7.163 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.20 % ) " "Info: Total cell delay = 2.736 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 61.80 % ) " "Info: Total interconnect delay = 4.427 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.163 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.163 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.821ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.507 ns" { sda sda~7 Selector28~6 Selector28~10 Selector28~8 Selector0~15 sda~19 sda~20 sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.507 ns" { sda {} sda~7 {} Selector28~6 {} Selector28~10 {} Selector28~8 {} Selector0~15 {} sda~19 {} sda~20 {} sda~reg0 {} } { 0.000ns 0.000ns 7.134ns 1.084ns 0.362ns 1.466ns 1.085ns 0.379ns 0.000ns } { 0.000ns 0.955ns 0.614ns 0.532ns 0.206ns 0.623ns 0.589ns 0.370ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.163 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.163 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.821ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk scl scl~reg0 13.569 ns register " "Info: tco from clock \"clk\" to destination pin \"scl\" through register \"scl~reg0\" is 13.569 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.182 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.970 ns) 4.132 ns clk_div 2 REG LCFF_X26_Y9_N3 2 " "Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 5.676 ns clk_div~clkctrl 3 COMB CLKCTRL_G6 50 " "Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 7.182 ns scl~reg0 4 REG LCFF_X19_Y4_N17 13 " "Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 7.182 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk_div~clkctrl scl~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.10 % ) " "Info: Total cell delay = 2.736 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.446 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.446 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { clk clk_div clk_div~clkctrl scl~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} scl~reg0 {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.083 ns + Longest register pin " "Info: + Longest register to pin delay is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl~reg0 1 REG LCFF_X19_Y4_N17 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.027 ns) + CELL(3.056 ns) 6.083 ns scl 2 PIN PIN_24 0 " "Info: 2: + IC(3.027 ns) + CELL(3.056 ns) = 6.083 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'scl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { scl~reg0 scl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 50.24 % ) " "Info: Total cell delay = 3.056 ns ( 50.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 49.76 % ) " "Info: Total interconnect delay = 3.027 ns ( 49.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { scl~reg0 scl } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { scl~reg0 {} scl {} } { 0.000ns 3.027ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { clk clk_div clk_div~clkctrl scl~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} scl~reg0 {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { scl~reg0 scl } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { scl~reg0 {} scl {} } { 0.000ns 3.027ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "scl~reg0 reset_n clk -0.892 ns register " "Info: th for register \"scl~reg0\" (data pin = \"reset_n\", clock pin = \"clk\") is -0.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.182 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.970 ns) 4.132 ns clk_div 2 REG LCFF_X26_Y9_N3 2 " "Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.000 ns) 5.676 ns clk_div~clkctrl 3 COMB CLKCTRL_G6 50 " "Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 7.182 ns scl~reg0 4 REG LCFF_X19_Y4_N17 13 " "Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 7.182 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk_div~clkctrl scl~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.10 % ) " "Info: Total cell delay = 2.736 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.446 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.446 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { clk clk_div clk_div~clkctrl scl~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} scl~reg0 {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.380 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset_n 1 CLK PIN_64 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 11; CLK Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.614 ns) + CELL(0.822 ns) 8.380 ns scl~reg0 2 REG LCFF_X19_Y4_N17 13 " "Info: 2: + IC(6.614 ns) + CELL(0.822 ns) = 8.380 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { reset_n scl~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 21.07 % ) " "Info: Total cell delay = 1.766 ns ( 21.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.614 ns ( 78.93 % ) " "Info: Total interconnect delay = 6.614 ns ( 78.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.380 ns" { reset_n scl~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.380 ns" { reset_n {} reset_n~combout {} scl~reg0 {} } { 0.000ns 0.000ns 6.614ns } { 0.000ns 0.944ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { clk clk_div clk_div~clkctrl scl~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} scl~reg0 {} } { 0.000ns 0.000ns 2.062ns 1.544ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.380 ns" { reset_n scl~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.380 ns" { reset_n {} reset_n~combout {} scl~reg0 {} } { 0.000ns 0.000ns 6.614ns } { 0.000ns 0.944ns 0.822ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:38:38 2014 " "Info: Processing ended: Sat Apr 26 20:38:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
