<html><body><samp><pre>
<!@TC:1363095164>
#Build: Synplify Premier F-2012.03-SP2 , Build 071R, May 29 2012
#install: C:\Synopsys\fpga_F201203SP2
#OS: Windows 7 6.1
#Hostname: T6

<a name=compilerReport161>$ Start of Compile</a>
#Tue Mar 12 13:32:32 2013

Synopsys Verilog Compiler, version comp201203rcp1, Build 070R, built May 29 2012
@N: : <!@TM:1363095164> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: : <!@TM:1363095164> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1363095164> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Synopsys\fpga_F201203SP2\lib\xilinx\unisim_m10i.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\xilinx\unisim.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\umr_capim.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\scemi_objects.v"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\scemi_pipes.svh"
@I::"C:\Synopsys\fpga_F201203SP2\lib\vlog\hypermods.v"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\max.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart\baudgen.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_tx.sv"
@I::"H:\work\Part3\P3-Project\Code\Synplify\modules\all_s_data.sv"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:1:0:1:7:@N:CG364:@XP_MSG">gdp.sv(1)</a><!@TM:1363095164> | Synthesizing module H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv_unit

Selecting top level module top_level
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\baudgen.sv:3:7:3:14:@N:CG364:@XP_MSG">baudgen.sv(3)</a><!@TM:1363095164> | Synthesizing module baudgen

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_tx.sv:3:7:3:14:@N:CG364:@XP_MSG">uart_tx.sv(3)</a><!@TM:1363095164> | Synthesizing module uart_tx

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv:3:7:3:14:@N:CG364:@XP_MSG">uart_rx.sv(3)</a><!@TM:1363095164> | Synthesizing module uart_rx

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv:27:0:27:9:@A:CL282:@XP_MSG">uart_rx.sv(27)</a><!@TM:1363095164> | Feedback mux created for signal rx_bit_inv -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:3:7:3:11:@N:CG364:@XP_MSG">uart.sv(3)</a><!@TM:1363095164> | Synthesizing module uart

	n_tx_nums=32'b00000000000000000000000000000001
	n_rx_nums=32'b00000000000000000000000000000101
   Generated name = uart_1s_5s

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_9_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_8_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_7_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_6_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_5_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_4_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_3_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_2_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_1_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@A:CL282:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Feedback mux created for signal rx_buffer_0_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:28:0:28:9:@A:CL282:@XP_MSG">uart.sv(28)</a><!@TM:1363095164> | Feedback mux created for signal tx_byte[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:28:0:28:9:@A:CL282:@XP_MSG">uart.sv(28)</a><!@TM:1363095164> | Feedback mux created for signal tx_buffer_1_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:28:0:28:9:@A:CL282:@XP_MSG">uart.sv(28)</a><!@TM:1363095164> | Feedback mux created for signal tx_buffer_0_[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:3:7:3:10:@N:CG364:@XP_MSG">gdp.sv(3)</a><!@TM:1363095164> | Synthesizing module gdp

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@W:CL271:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Pruning bits 30 to 15 of result[31:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\all_s_data.sv:3:7:3:17:@N:CG364:@XP_MSG">all_s_data.sv(3)</a><!@TM:1363095164> | Synthesizing module s_data_rom

	n_components=32'b00000000000000000000000000000101
   Generated name = s_data_rom_5s

<font color=#A52A2A>@W:<a href="@W:CG107:@XP_HELP">CG107</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\all_s_data.sv:19:24:19:27:@W:CG107:@XP_MSG">all_s_data.sv(19)</a><!@TM:1363095164> | Extending unsized constant with leading x/z beyond 32 bits</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:3:7:3:21:@N:CG364:@XP_MSG">gdp_controller.sv(3)</a><!@TM:1363095164> | Synthesizing module gdp_controller

	n_components=32'b00000000000000000000000000000101
	n_senones=32'b00000000000000000000000000000010
   Generated name = gdp_controller_5s_2s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Pruning bits 31 to 8 of senone_idx_buffer[0][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Pruning bits 31 to 8 of senone_idx_buffer[1][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Pruning bits 31 to 8 of senone_idx_buffer[2][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Pruning bits 31 to 8 of senone_idx_buffer[3][31:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@W:CL271:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Pruning bits 31 to 8 of senone_idx_buffer[4][31:0] -- not in use ...</font>

@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of last_calc, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal last_calc; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of first_calc, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal first_calc; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of x_component, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.x_component[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of omega, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.omega[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of next, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.next[31:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of mean, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.mean[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of k, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.k[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of x_buf_4_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.x_buf_4_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of x_buf_3_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.x_buf_3_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of x_buf_2_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.x_buf_2_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of x_buf_1_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.x_buf_1_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@A:CL110:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of x_buf_0_, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL118:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Latch generated from always block for signal proc_maincomb.x_buf_0_[15:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Feedback mux created for signal senone_idx_buffer[4][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Feedback mux created for signal senone_idx_buffer[3][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Feedback mux created for signal senone_idx_buffer[2][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Feedback mux created for signal senone_idx_buffer[1][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:48:0:48:9:@A:CL282:@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Feedback mux created for signal senone_idx_buffer[0][7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL217:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | always_comb does not infer combinatorial logic</font>
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp_controller.sv:80:4:80:8:@W:CL217:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | always_comb does not infer combinatorial logic</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\max.sv:3:7:3:10:@N:CG364:@XP_MSG">max.sv(3)</a><!@TM:1363095164> | Synthesizing module max

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\max.sv:12:0:12:9:@A:CL282:@XP_MSG">max.sv(12)</a><!@TM:1363095164> | Feedback mux created for signal max_done -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:3:7:3:17:@N:CG364:@XP_MSG">normaliser.sv(3)</a><!@TM:1363095164> | Synthesizing module normaliser

	n_senones=32'b00000000000000000000000000000010
   Generated name = normaliser_2s

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@A:CL282:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Feedback mux created for signal state[31:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@A:CL282:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Feedback mux created for signal current_score[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@A:CL282:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Feedback mux created for signal best_score_reg[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:3:7:3:11:@N:CG364:@XP_MSG">send.sv(3)</a><!@TM:1363095164> | Synthesizing module send

	n_senones=32'b00000000000000000000000000000010
   Generated name = send_2s

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@A:CL282:@XP_MSG">send.sv(29)</a><!@TM:1363095164> | Feedback mux created for signal tx_value[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@A:CL282:@XP_MSG">send.sv(29)</a><!@TM:1363095164> | Feedback mux created for signal start_tx -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:3:7:3:11:@N:CG364:@XP_MSG">sram.sv(3)</a><!@TM:1363095164> | Synthesizing module sram

<font color=#A52A2A>@W:<a href="@W:CL254:@XP_HELP">CL254</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL254:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL118:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Latch generated from always block for signal svbl_107.buffer[15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL118:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Latch generated from always block for signal sram_addr[20:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@A:CL110:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Too many clocks (> 8) for set/reset analysis of sram_data_reg, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL118:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Latch generated from always block for signal sram_data_reg[7:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:30:0:30:9:@A:CL282:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Feedback mux created for signal address[20:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL217:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | always_comb does not infer combinatorial logic</font>
<font color=#A52A2A>@W:<a href="@W:CL217:@XP_HELP">CL217</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:62:9:62:13:@W:CL217:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | always_comb does not infer combinatorial logic</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:3:7:3:16:@N:CG364:@XP_MSG">top_level.sv(3)</a><!@TM:1363095164> | Synthesizing module top_level

<font color=#A52A2A>@W:<a href="@W:CG504:@XP_HELP">CG504</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:120:4:120:6:@W:CG504:@XP_MSG">top_level.sv(120)</a><!@TM:1363095164> | unique if not yet implemented - treating as regular if</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:53:46:53:61:@W:CG133:@XP_MSG">top_level.sv(53)</a><!@TM:1363095164> | No assignment to send_write_sram</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:55:46:55:60:@W:CG133:@XP_MSG">top_level.sv(55)</a><!@TM:1363095164> | No assignment to send_sram_data</font>
<font color=#A52A2A>@W:<a href="@W:FX105:@XP_HELP">FX105</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:112:48:112:71:@W:FX105:@XP_MSG">top_level.sv(112)</a><!@TM:1363095164> | Found combinational loop at un5_start_norm</font>
<font color=#A52A2A>@W:<a href="@W:FX105:@XP_HELP">FX105</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:113:48:113:71:@W:FX105:@XP_MSG">top_level.sv(113)</a><!@TM:1363095164> | Found combinational loop at un5_start_send</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[31]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[30]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[29]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[28]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[27]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[26]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[25]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[24]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[23]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[22]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[21]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[20]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[19]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[18]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[17]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[16]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[15]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[14]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[13]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[12]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[11]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[10]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[9]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[8]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[7]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:93:2:93:4:@W:CL179:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop at next[0]</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:84:0:84:9:@N:CL201:@XP_MSG">top_level.sv(84)</a><!@TM:1363095164> | Trying to extract state machine for register state
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:53:46:53:61:@A:CL153:@XP_MSG">top_level.sv(53)</a><!@TM:1363095164> | *Unassigned bits of send_write_sram are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\top_level.sv:55:46:55:60:@A:CL153:@XP_MSG">top_level.sv(55)</a><!@TM:1363095164> | *Unassigned bits of send_sram_data[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:30:0:30:9:@N:CL201:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\sram.sv:30:0:30:9:@W:CL249:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Initial value is not supported on state machine state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@N:CL201:@XP_MSG">send.sv(29)</a><!@TM:1363095164> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\send.sv:29:0:29:9:@W:CL249:@XP_MSG">send.sv(29)</a><!@TM:1363095164> | Initial value is not supported on state machine state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@N:CL201:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Trying to extract state machine for register state
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 2 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 3 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 4 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 5 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 6 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 7 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 8 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 9 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 10 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 11 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 12 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 13 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 14 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 15 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 16 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 17 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 18 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 19 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 20 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 21 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 22 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 23 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 24 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 25 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 26 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 27 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 28 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 29 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 30 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL257:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Register bit 31 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\normaliser.sv:29:0:29:9:@W:CL279:@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Pruning register bits 31 to 2 of state[31:0] </font>

@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@N:CL135:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Found seqShift k_r, depth=4, width=16
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@W:CL279:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Pruning register bits 31 to 22 of scale_out[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\gdp.sv:24:0:24:9:@W:CL279:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Pruning register bits 31 to 22 of square_out[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[15] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL260:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Pruning register bit 15 of rx_index[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[6] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[8] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[9] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[10] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[11] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[12] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[13] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL190:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Optimizing register bit rx_index[14] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart.sv:59:0:59:9:@W:CL279:@XP_MSG">uart.sv(59)</a><!@TM:1363095164> | Pruning register bits 14 to 4 of rx_index[14:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_rx.sv:46:0:46:9:@N:CL201:@XP_MSG">uart_rx.sv(46)</a><!@TM:1363095164> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\work\Part3\P3-Project\Code\Synplify\modules\uart\uart_tx.sv:25:0:25:9:@N:CL201:@XP_MSG">uart_tx.sv(25)</a><!@TM:1363095164> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 13:32:40 2013

###########################################################]
Premap Report

<a name=mapperReport162>Synopsys Xilinx Technology Pre-mapping, Version maprc, Build 1081R, Built May 30 2012 15:29:16</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03-SP2 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Linked File: <a href="H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main_scck.rpt:@XP_FILE">Main_scck.rpt</a>
Printing clock  summary report in "H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1363095164> | Running in 64-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1363095164> | Gated clock conversion enabled  
@N:<a href="@N:MF546:@XP_HELP">MF546</a> : <!@TM:1363095164> | Generated clock conversion enabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 96MB)

Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\gttype.txt] 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1363095164> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:17:112:72:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_outputlogic\.start_norm</font>
1) instance proc_outputlogic\.start_norm (netlist:and), output net "proc_outputlogic\.start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.un5_start_norm/I[0]
    instance   proc_outputlogic\.un5_start_norm (cell or)
    output pin proc_outputlogic\.un5_start_norm/OUT
    net        proc_outputlogic\.un5_start_norm
    input  pin proc_outputlogic\.start_norm/I[1]
    instance   proc_outputlogic\.start_norm (cell and)
    output pin proc_outputlogic\.start_norm/OUT
    net        proc_outputlogic\.start_norm
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
2) instance proc_outputlogic\.start_send (netlist:and), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.un5_start_send/I[0]
    instance   proc_outputlogic\.un5_start_send (cell or)
    output pin proc_outputlogic\.un5_start_send/OUT
    net        proc_outputlogic\.un5_start_send
    input  pin proc_outputlogic\.start_send/I[1]
    instance   proc_outputlogic\.start_send (cell and)
    output pin proc_outputlogic\.start_send/OUT
    net        proc_outputlogic\.start_send
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[31:0]/D0[1]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[0]
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[31:0]/D0[2]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[1]
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[31:0]/D0[3]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[2]
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[31:0]/D0[4]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[3]
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[31:0]/D0[5]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[4]
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[31:0]/D0[6]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[5]
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[31:0]/D0[7]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[6]
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[31:0]/D0[8]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[7]
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[31:0]/D0[9]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[8]
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[31:0]/D0[10]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[9]
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[31:0]/D0[11]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[10]
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[31:0]/D0[12]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[11]
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[31:0]/D0[13]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[12]
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[31:0]/D0[14]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[13]
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[31:0]/D0[15]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[14]
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[31:0]/D0[16]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[15]
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[31:0]/D0[17]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[16]
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[31:0]/D0[18]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[17]
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[31:0]/D0[19]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[18]
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[31:0]/D0[20]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[19]
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[31:0]/D0[21]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[20]
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[31:0]/D0[22]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[21]
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[31:0]/D0[23]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[22]
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[31:0]/D0[24]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[23]
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[31:0]/D0[25]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[24]
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[31:0]/D0[26]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[25]
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[31:0]/D0[27]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[26]
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[31:0]/D0[28]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[27]
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[31:0]/D0[29]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[28]
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[31:0]/D0[30]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[29]
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[31:0]/D0[31]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[30]
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31:0]/D0[32]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[31]
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT462:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Net ram_access.svbl_107\.sram_we9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:3:21:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:1363095164> | Net gdp_c.gdp_idle appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:96:8:96:15:@W:MT462:@XP_MSG">gdp_controller.sv(96)</a><!@TM:1363095164> | Net gdp_c.proc_main\.svbl_71\.last_calc12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:61:22:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:1363095164> | Net gdp_c.proc_main\.svbl_71\.un1_comp_index14 appears to be an unidentified clock source. Assuming default frequency. </font>


<a name=mapperReport163>Clock Summary</a>
**************

Start                           Requested     Requested     Clock        Clock                
Clock                           Frequency     Period        Type         Group                
----------------------------------------------------------------------------------------------
System                          1.0 MHz       1000.000      system       system_clkgroup      
top_level|clk                   1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0
sram|sram_ce_inferred_clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_1
==============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv:18:0:18:9:@W:MT529:@XP_MSG">baudgen.sv(18)</a><!@TM:1363095164> | Found inferred clock top_level|clk which controls 729 sequential elements including data_uart/serialiser/ticker/baud_acc[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT529:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Found inferred clock sram|sram_ce_inferred_clock which controls 42 sequential elements including ram_access/sram_addr[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

syn_allowed_resources : blockrams=3,dsps=3  set on top level netlist top_level

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 123MB)

@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1363095164> | Writing default property annotation file H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.sap. 
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 123MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 13:32:41 2013

###########################################################]
<a name=mapperReport164>Synopsys Xilinx Technology Mapper, Version maprc, Build 1081R, Built May 30 2012 15:29:16</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03-SP2 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1363095164> | Running in 64-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1363095164> | Gated clock conversion enabled  
@N:<a href="@N:MF546:@XP_HELP">MF546</a> : <!@TM:1363095164> | Generated clock conversion enabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 97MB)

Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\gttype.txt] 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 123MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv:18:0:18:9:@N:BN362:@XP_MSG">baudgen.sv(18)</a><!@TM:1363095164> | Removing sequential instance ticker.baud_acc_fast[13:0] of view:PrimLib.dff(prim) in hierarchy view:work.uart_tx(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv:18:0:18:9:@N:BN362:@XP_MSG">baudgen.sv(18)</a><!@TM:1363095164> | Removing sequential instance ticker.baud_acc[16:0] of view:PrimLib.dff(prim) in hierarchy view:work.uart_rx(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\max.sv:12:0:12:9:@N:BN362:@XP_MSG">max.sv(12)</a><!@TM:1363095164> | Removing sequential instance maximiser.max_done of view:PrimLib.dffe(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1363095164> | Applying initial value "00000000000000000000000000000000" on instance gdp_c.state[31:0]  
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1363095164> | Applying initial value "00000000000000000000000000000000" on instance state[31:0]  
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1363095164> | Applying initial value "00" on instance norm.state[1:0]  
Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
1) instance proc_outputlogic\.start_send (netlist:and), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.un5_start_send/I[0]
    instance   proc_outputlogic\.un5_start_send (cell or)
    output pin proc_outputlogic\.un5_start_send/OUT
    net        proc_outputlogic\.un5_start_send
    input  pin proc_outputlogic\.start_send/I[1]
    instance   proc_outputlogic\.start_send (cell and)
    output pin proc_outputlogic\.start_send/OUT
    net        proc_outputlogic\.start_send
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:48:112:71:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_outputlogic\.un5_start_norm</font>
2) instance proc_outputlogic\.un5_start_norm (netlist:or), output net "proc_outputlogic\.un5_start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.un5_start_norm
    input  pin proc_outputlogic\.start_norm/I[1]
    instance   proc_outputlogic\.start_norm (cell and)
    output pin proc_outputlogic\.start_norm/OUT
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.un5_start_norm/I[0]
    instance   proc_outputlogic\.un5_start_norm (cell or)
    output pin proc_outputlogic\.un5_start_norm/OUT
    net        proc_outputlogic\.un5_start_norm
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[31:0]/D0[1]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[0]
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[31:0]/D0[2]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[1]
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[31:0]/D0[3]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[2]
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[31:0]/D0[4]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[3]
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[31:0]/D0[5]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[4]
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[31:0]/D0[6]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[5]
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[31:0]/D0[7]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[6]
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[31:0]/D0[8]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[7]
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[31:0]/D0[9]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[8]
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[31:0]/D0[10]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[9]
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[31:0]/D0[11]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[10]
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[31:0]/D0[12]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[11]
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[31:0]/D0[13]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[12]
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[31:0]/D0[14]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[13]
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[31:0]/D0[15]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[14]
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[31:0]/D0[16]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[15]
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[31:0]/D0[17]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[16]
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[31:0]/D0[18]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[17]
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[31:0]/D0[19]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[18]
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[31:0]/D0[20]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[19]
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[31:0]/D0[21]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[20]
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[31:0]/D0[22]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[21]
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[31:0]/D0[23]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[22]
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[31:0]/D0[24]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[23]
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[31:0]/D0[25]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[24]
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[31:0]/D0[26]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[25]
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[31:0]/D0[27]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[26]
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[31:0]/D0[28]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[27]
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[31:0]/D0[29]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[28]
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[31:0]/D0[30]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[29]
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[31:0]/D0[31]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[30]
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:1363095164> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31:0]/D0[32]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[31]
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT462:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Net ram_access.svbl_107\.sram_we9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:3:21:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:1363095164> | Net gdp_c.gdp_idle appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:96:8:96:15:@W:MT462:@XP_MSG">gdp_controller.sv(96)</a><!@TM:1363095164> | Net gdp_c.proc_main\.svbl_71\.last_calc12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:61:22:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:1363095164> | Net gdp_c.proc_main\.svbl_71\.un1_comp_index14 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1363095164> | Auto Constrain mode is enabled 

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 123MB)

@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:150:0:150:6:@N::@XP_MSG">top_level.sv(150)</a><!@TM:1363095164> | Found counter in view:work.top_level(verilog) inst status_cnt[25:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\normaliser.sv:29:0:29:9:@N::@XP_MSG">normaliser.sv(29)</a><!@TM:1363095164> | Found counter in view:work.top_level(verilog) inst norm.senone_index[7:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\uart.sv:28:0:28:9:@N::@XP_MSG">uart.sv(28)</a><!@TM:1363095164> | Found counter in view:work.uart_1s_5s(verilog) inst tx_index[15:0]
Encoding state machine state[11:0] (netlist:statemachine)
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0100 -> 000000001000
   1000 -> 000000010000
   1001 -> 000000100000
   1010 -> 000001000000
   1011 -> 000010000000
   1100 -> 000100000000
   1101 -> 001000000000
   1110 -> 010000000000
   1111 -> 100000000000
Encoding state machine state[9:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   1000 -> 0000000100
   1001 -> 0000001000
   1010 -> 0000010000
   1011 -> 0000100000
   1100 -> 0001000000
   1101 -> 0010000000
   1110 -> 0100000000
   1111 -> 1000000000
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv:90:0:90:9:@N::@XP_MSG">uart_rx.sv(90)</a><!@TM:1363095164> | Found counter in view:work.uart_rx(verilog) inst gap_cnt[4:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:48:0:48:9:@N::@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Found counter in view:work.gdp_controller_5s_2s(verilog) inst senone_index[31:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:48:0:48:9:@N::@XP_MSG">gdp_controller.sv(48)</a><!@TM:1363095164> | Found counter in view:work.gdp_controller_5s_2s(verilog) inst comp_index[31:0]
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:51:20:51:74:@N:FX404:@XP_MSG">gdp.sv(51)</a><!@TM:1363095164> | Found addmux in view:work.gdp_controller_5s_2s(verilog) inst gdpipe.proc_main\.acc_sum_2[31:0] from gdpipe.un6_acc_sum[31:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[6] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[8] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[9] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[10] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[11] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[12] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[13] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[14] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.omega[15] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.k[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.k[13] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.k[14] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Sequential instance gdp_c.proc_maincomb.k[15] reduced to a combinational gate by constant propagation</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_0_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_1_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_2_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_3_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_0_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_1_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_2_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_3_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_0_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_1_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_2_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_3_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_0_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_1_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_2_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing sequential instance gdpipe.k_r_3_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.scale_out[21],  because it is equivalent to instance gdp_c.gdpipe.scale_out[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.scale_out[20],  because it is equivalent to instance gdp_c.gdpipe.scale_out[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.scale_out[19],  because it is equivalent to instance gdp_c.gdpipe.scale_out[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[9],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[8],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[7],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[6],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[2],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[10],  because it is equivalent to instance gdp_c.proc_maincomb.k[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[5],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[4],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.k[3],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_0_[11],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_1_[3],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_2_[11],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.mean[15],  because it is equivalent to instance gdp_c.proc_maincomb.mean[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:1363095164> | Removing sequential instance gdp_c.proc_maincomb.mean[14],  because it is equivalent to instance gdp_c.proc_maincomb.mean[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:1363095164> | Removing instance gdp_c.gdpipe.k_r_3_[3],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
Encoding state machine state[2:0] (netlist:statemachine)
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\send.sv:29:0:29:9:@N::@XP_MSG">send.sv(29)</a><!@TM:1363095164> | Found counter in view:work.send_2s(verilog) inst senone_index[7:0]
Encoding state machine state[4:0] (netlist:statemachine)
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv:90:0:90:9:@N:BN362:@XP_MSG">uart_rx.sv(90)</a><!@TM:1363095164> | Removing sequential instance data_uart.deserialiser.gap_cnt[4:0] of view:PrimLib.scounter(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@N:MF578:@XP_MSG">sram.sv(62)</a><!@TM:1363095164> | Incompatible asynchronous control logic preventing generated clock conversion of ram_access.sram_addr[20] (netlist:lat). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing sequential instance ram_access.state_0[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing sequential instance ram_access.state_0[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing sequential instance ram_access.state[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing sequential instance ram_access.state[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing sequential instance ram_access.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[20],  because it is equivalent to instance ram_access.address[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[19],  because it is equivalent to instance ram_access.address[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[18],  because it is equivalent to instance ram_access.address[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[17],  because it is equivalent to instance ram_access.address[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[16],  because it is equivalent to instance ram_access.address[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[15],  because it is equivalent to instance ram_access.address[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[14],  because it is equivalent to instance ram_access.address[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[13],  because it is equivalent to instance ram_access.address[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[12],  because it is equivalent to instance ram_access.address[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[11],  because it is equivalent to instance ram_access.address[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[9],  because it is equivalent to instance ram_access.address[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:1363095164> | Removing instance ram_access.address[10],  because it is equivalent to instance ram_access.address[0]</font>


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                ram_access.sram_addr[20]:C              Not Done
                ram_access.sram_addr[19]:C              Not Done
                ram_access.sram_addr[18]:C              Not Done
                ram_access.sram_addr[17]:C              Not Done
                ram_access.sram_addr[16]:C              Not Done
                ram_access.sram_addr[15]:C              Not Done
                ram_access.sram_addr[14]:C              Not Done
                ram_access.sram_addr[13]:C              Not Done
                ram_access.sram_addr[12]:C              Not Done
                ram_access.sram_addr[11]:C              Not Done
                ram_access.sram_addr[10]:C              Not Done
                 ram_access.sram_addr[9]:C              Not Done
                 ram_access.sram_addr[8]:C              Not Done
                 ram_access.sram_addr[7]:C              Not Done
                 ram_access.sram_addr[6]:C              Not Done
                 ram_access.sram_addr[5]:C              Not Done
                 ram_access.sram_addr[4]:C              Not Done
                 ram_access.sram_addr[3]:C              Not Done
                 ram_access.sram_addr[2]:C              Not Done
                 ram_access.sram_addr[1]:C              Not Done
                 ram_access.sram_addr[0]:C              Not Done
                 ram_access.data_out[15]:C              Not Done
                 ram_access.data_out[14]:C              Not Done
                 ram_access.data_out[13]:C              Not Done
                 ram_access.data_out[12]:C              Not Done
                 ram_access.data_out[11]:C              Not Done
                 ram_access.data_out[10]:C              Not Done
                  ram_access.data_out[9]:C              Not Done
                  ram_access.data_out[8]:C              Not Done
                  ram_access.data_out[7]:C              Not Done
                  ram_access.data_out[6]:C              Not Done
                  ram_access.data_out[5]:C              Not Done
                  ram_access.data_out[4]:C              Not Done
                  ram_access.data_out[3]:C              Not Done
                  ram_access.data_out[2]:C              Not Done
                  ram_access.data_out[1]:C              Not Done
                  ram_access.data_out[0]:C              Not Done
             ram_access.sram_data_reg[7]:C              Not Done
             ram_access.sram_data_reg[6]:C              Not Done
             ram_access.sram_data_reg[5]:C              Not Done
             ram_access.sram_data_reg[4]:C              Not Done
             ram_access.sram_data_reg[3]:C              Not Done
             ram_access.sram_data_reg[2]:C              Not Done
             ram_access.sram_data_reg[1]:C              Not Done
             ram_access.sram_data_reg[0]:C              Not Done
     gdp_c.proc_maincomb.x_component[15]:C              Not Done
        gdp_c.proc_maincomb.x_buf_4_[15]:C              Not Done
            gdp_c.proc_maincomb.next[31]:C              Not Done
                         gdp_c.last_calc:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <!@TM:1363095164> | Net N_805 appears to be an unidentified clock source. Assuming default frequency. </font> 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <!@TM:1363095164> | Net gdp_c.proc_main\.svbl_71\.last_calc12 appears to be an unidentified clock source. Assuming default frequency. </font> 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <!@TM:1363095164> | Net gdp_idle appears to be an unidentified clock source. Assuming default frequency. </font> 
Constraint Checker successful!

At Mapper Exit (Time elapsed 0h:00m:01s; Memory used current: 63MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 13:32:44 2013

###########################################################]

</pre></samp></body></html>
