{:input (genetic.crossover/dumb-crossover 1011651094 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_8_:missing , \\wire2_:missing , wire3_18, \\wire:missing_edge , \\wire23_34_:missing , wire24_37, wire25_43);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire10_:missing_12_17 ;\n  wire wire11_13_16;\n  wire wire12_13;\n  wire wire15;\n  wire wire18_21;\n  wire wire19;\n  input \\wire1_8_:missing ;\n  wire \\wire1_8_:missing ;\n  input \\wire23_34_:missing ;\n  wire \\wire23_34_:missing ;\n  output wire24_37;\n  wire wire24_37;\n  output wire25_43;\n  wire wire25_43;\n  wire \\wire27_41_44_:missing ;\n  wire wire28_36;\n  wire wire29_35;\n  wire wire2_14;\n  wire wire2_20;\n  wire \\wire2_34_:missing_35 ;\n  wire wire2_39;\n  wire wire2_8;\n  wire wire2_9;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire30_:missing ;\n  wire wire32_37;\n  wire wire33_37_46;\n  wire \\wire33_:missing ;\n  wire \\wire34_:missing ;\n  wire wire37_42;\n  wire \\wire37_:missing_38_17 ;\n  wire \\wire37_:missing_38_39 ;\n  output wire3_18;\n  wire wire3_18;\n  wire wire40;\n  wire wire44;\n  wire wire45_47;\n  wire \\wire5_:missing_19 ;\n  wire wire7_9;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_13_21 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_37_47 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_9_22 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire7_9 = 2'h1 >> \\wire:missing_edge ;\n  assign wire19 = 2'hx >> \\wire5_:missing_19 ;\n  assign wire28_36 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire29_35;\n  assign \\wire30_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire8_:missing  = 4'h2 >> { \\wire1_8_:missing , wire2_8 };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_32  = 2'h1 >> wire32_37;\n  assign \\wire33_:missing  = 2'h1 >> wire33_37_46;\n  assign \\wire34_:missing  = 4'h6 >> { \\wire23_34_:missing , \\wire2_34_:missing_35  };\n  assign wire29_35 = 4'h8 >> { \\wire:missing_edge , \\wire2_34_:missing_35  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire28_36 };\n  assign \\wire:missing_37  = 4'h2 >> { \\wire37_:missing_38_17 , \\wire37_:missing_38_39  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire37_:missing_38_17 , \\wire37_:missing_38_39  };\n  assign \\wire:missing_9_22  = 4'h8 >> { wire7_9, wire2_9 };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire10_:missing_12_17 , \\wire10_:missing_12_17  };\n  assign \\wire:missing_11  = 4'h6 >> { \\wire:missing_edge , wire11_13_16 };\n  assign wire12_13 = 4'h8 >> { \\wire10_:missing_12_17 , \\wire10_:missing_12_17  };\n  assign \\wire:missing_13_21  = 4'h8 >> { wire11_13_16, wire12_13 };\n  assign \\wire5_:missing_19  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire27_41_44_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_47 = \\wire:missing_37_47 ;\n  assign \\wire:missing_46  = wire33_37_46;\n  assign \\wire:missing_edge  = wire45_47;\n  assign wire44 = \\wire27_41_44_:missing ;\n  assign wire25_43 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire37_42;\n  assign \\wire:missing_edge  = \\wire27_41_44_:missing ;\n  assign wire40 = \\wire:missing_edge ;\n  assign \\wire37_:missing_38_39  = wire2_39;\n  assign \\wire:missing_22  = \\wire:missing_9_22 ;\n  assign wire18_21 = \\wire:missing_13_21 ;\n  assign \\wire:missing_edge  = wire2_20;\n  assign wire3_18 = wire18_21;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign wire11_13_16 = \\wire:missing_edge ;\n  assign wire15 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire2_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:3.1-99.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_8_:missing , \\wire2_:missing , wire3_18, \\wire:missing_edge , \\wire23_34_:missing , wire24_37, wire25_43);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:7.8-7.30\" *)\n  wire \\wire10_:missing_12_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:8.8-8.20\" *)\n  wire wire11_13_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:9.8-9.17\" *)\n  wire wire12_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:10.8-10.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:11.8-11.17\" *)\n  wire wire18_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:12.8-12.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:13.9-13.26\" *)\n  input \\wire1_8_:missing ;\n  wire \\wire1_8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:15.9-15.28\" *)\n  input \\wire23_34_:missing ;\n  wire \\wire23_34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:17.10-17.19\" *)\n  output wire24_37;\n  wire wire24_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:19.10-19.19\" *)\n  output wire25_43;\n  wire wire25_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:21.8-21.30\" *)\n  wire \\wire27_41_44_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:22.8-22.17\" *)\n  wire wire28_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:24.8-24.16\" *)\n  wire wire2_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:25.8-25.16\" *)\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:30.9-30.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:32.8-32.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:37.8-37.17\" *)\n  wire wire37_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:40.10-40.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:42.8-42.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:43.8-43.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:44.8-44.17\" *)\n  wire wire45_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:45.8-45.26\" *)\n  wire \\wire5_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:46.8-46.15\" *)\n  wire wire7_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:48.8-48.24\" *)\n  wire \\wire:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:49.8-49.27\" *)\n  wire \\wire:missing_13_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:50.8-50.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:54.8-54.27\" *)\n  wire \\wire:missing_37_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2D45F739.v:57.10-57.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing_12_17  = 1'hx;\n  assign wire11_13_16 = 1'h0;\n  assign wire12_13 = 1'hx;\n  assign wire15 = 1'h0;\n  assign wire18_21 = 1'hx;\n  assign wire19 = 1'hx;\n  assign wire24_37 = 1'hx;\n  assign wire25_43 = 1'h0;\n  assign \\wire27_41_44_:missing  = 1'h0;\n  assign wire28_36 = 1'h1;\n  assign wire2_14 = 1'h0;\n  assign wire2_20 = 1'h0;\n  assign \\wire30_:missing  = 1'h1;\n  assign wire37_42 = 1'h0;\n  assign wire3_18 = 1'hx;\n  assign wire40 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire45_47 = 1'h0;\n  assign \\wire5_:missing_19  = 1'h1;\n  assign wire7_9 = 1'h1;\n  assign \\wire:missing_11  = 1'h0;\n  assign \\wire:missing_13_21  = 1'hx;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_37_47  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:31:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61/src/top.v'.\nSBY  2:31:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] Copy '/tmp/fuzzmount2DDF5D8C/2D45F739.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61/src/2D45F739.v'.\nSBY  2:31:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] Copy '/tmp/fuzzmount2DDF5D8C/2D45F739.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61/src/2D45F739.post.v'.\nSBY  2:31:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: abc pdr\nSBY  2:31:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2D45F739.v:74$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2D45F739.v:74$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2D45F739.v:62$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2D45F739.v:62$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2D45F739.v:72$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2D45F739.v:72$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Wire presynth.\\wire24_37 is used but has no driver.\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Wire presynth.\\wire10_:missing_12_17 is used but has no driver.\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  2:31:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  2:31:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] base: finished (returncode=0)\nSBY  2:31:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] aig: Warning: Wire presynth.\\wire24_37 is used but has no driver.\nSBY  2:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] aig: Warning: Wire presynth.\\wire10_:missing_12_17 is used but has no driver.\nSBY  2:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  2:31:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] aig: finished (returncode=0)\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: Warning: The network has no constraints.\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: finished (returncode=0)\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] engine_0: Status returned by engine: FAIL\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61'.\nSBY  2:31:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpinnagl61] DONE (FAIL, rc=2)\n", :err ""}}}