Record=SubProject|ProjectPath=Embedded\TestInstructions.PrjEmb
Record=TopLevelDocument|FileName=PPC405_RAM.SCHDOC
Record=NEXUS_CORE|ComponentDesignator=U_MCU1|BaseComponentDesignator=U_MCU1|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=PPC405A|SubProjectPath=Embedded\TestInstructions.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=XHOLKCFT|Description=PowerPC PPC405 RISC Processor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Option_Processor[1]{}Option_Memory[2]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405A|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=Port32_AB|BaseComponentDesignator=Port32_AB|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=IOB_4X16|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=FIWEWGUQ|Description=4 Ch x 16 Bit Digital IO|Comment=IOB_4X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=9|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=30|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=Port16_ABCD|BaseComponentDesignator=Port16_ABCD|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=IOB_4X16|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=NYNTNOWW|Description=4 Ch x 16 Bit Digital IO|Comment=IOB_4X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=9|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=40|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=Port8_ABCD|BaseComponentDesignator=Port8_ABCD|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=IOB_4X8|SubProjectPath= |NEXUS_JTAG_INDEX=3|ComponentUniqueID=SKQLPBMO|Description=4 Ch x 8 Bit Digital IO|Comment=IOB_4X8|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=8|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=50|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=BRAM|BaseComponentDesignator=BRAM|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=RAMSEB_32x1K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=KYWBTIAL|Description=Single Port RAM, Enable, Byte Write Enable|Comment=RAMSEB_32x1K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMSEB_32x1K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=1024|Memory_EnablePin=True|Memory_Type=RAM_SinglePortBlock|Memory_Width=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=BRAM|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=RAMSEB_32x1K|SubProjectPath= |Configuration= |Description=Single Port RAM, Enable, Byte Write Enable|SubPartUniqueId1=KYWBTIAL|SubPartDocPath1=PPC405_RAM.SCHDOC|Comment=RAMSEB_32x1K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMSEB_32x1K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=1024|Memory_EnablePin=True|Memory_Type=RAM_SinglePortBlock|Memory_Width=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=Port8_ABCD|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=IOB_4X8|SubProjectPath= |Configuration= |Description=4 Ch x 8 Bit Digital IO|SubPartUniqueId1=SKQLPBMO|SubPartDocPath1=PPC405_RAM.SCHDOC|Comment=IOB_4X8|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=8|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=50|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=Port16_ABCD|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=IOB_4X16|SubProjectPath= |Configuration= |Description=4 Ch x 16 Bit Digital IO|SubPartUniqueId1=NYNTNOWW|SubPartDocPath1=PPC405_RAM.SCHDOC|Comment=IOB_4X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=9|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=40|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=Port32_AB|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=IOB_4X16|SubProjectPath= |Configuration= |Description=4 Ch x 16 Bit Digital IO|SubPartUniqueId1=FIWEWGUQ|SubPartDocPath1=PPC405_RAM.SCHDOC|Comment=IOB_4X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=9|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=30|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_MCU1|DocumentName=PPC405_RAM.SCHDOC|LibraryReference=PPC405A|SubProjectPath=Embedded\TestInstructions.PrjEmb|Configuration= |Description=PowerPC PPC405 RISC Processor|SubPartUniqueId1=XHOLKCFT|SubPartDocPath1=PPC405_RAM.SCHDOC|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Option_Processor[1]{}Option_Memory[2]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405A|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=Virtex2Pro-7|DeviceName=XC2VP7-5FG456C
