============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 11:05:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : undeclared symbol 'isp_out_dataen', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(801)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.363361s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (65.3%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93729071300608"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4247722655744"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93729071300608"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83120502079488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 0100100110110101
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12217/18 useful/useless nets, 10342/10 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-1032 : 11943/4 useful/useless nets, 10734/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 11927/16 useful/useless nets, 10722/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 11664/30 useful/useless nets, 10459/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 12111/2 useful/useless nets, 10909/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49948, tnet num: 12111, tinst num: 10908, tnode num: 60495, tedge num: 80910.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12111 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 207 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.745606s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (76.1%)

RUN-1004 : used memory is 290 MB, reserved memory is 270 MB, peak memory is 403 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.782951s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (69.1%)

RUN-1004 : used memory is 291 MB, reserved memory is 270 MB, peak memory is 403 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11270/96 useful/useless nets, 10121/29 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10121 instances
RUN-0007 : 6140 luts, 3085 seqs, 492 mslices, 267 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 11270 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 6633 nets have 2 pins
RUN-1001 : 3338 nets have [3 - 5] pins
RUN-1001 : 796 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 198 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1353     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     733     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  49   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 70
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10119 instances, 6140 luts, 3085 seqs, 759 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47769, tnet num: 11268, tinst num: 10119, tnode num: 57766, tedge num: 77930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11268 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.960379s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (78.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.6092e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10119.
PHY-3001 : Level 1 #clusters 1384.
PHY-3001 : End clustering;  0.107632s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 816865, overlap = 301.594
PHY-3002 : Step(2): len = 708474, overlap = 325
PHY-3002 : Step(3): len = 519450, overlap = 420.25
PHY-3002 : Step(4): len = 450716, overlap = 471.25
PHY-3002 : Step(5): len = 364661, overlap = 559.281
PHY-3002 : Step(6): len = 317163, overlap = 588.188
PHY-3002 : Step(7): len = 266399, overlap = 647.938
PHY-3002 : Step(8): len = 235265, overlap = 714.438
PHY-3002 : Step(9): len = 205305, overlap = 766.406
PHY-3002 : Step(10): len = 189039, overlap = 799.219
PHY-3002 : Step(11): len = 169770, overlap = 806.5
PHY-3002 : Step(12): len = 155968, overlap = 836.688
PHY-3002 : Step(13): len = 142924, overlap = 856.75
PHY-3002 : Step(14): len = 130429, overlap = 867.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87755e-06
PHY-3002 : Step(15): len = 141752, overlap = 827.906
PHY-3002 : Step(16): len = 172567, overlap = 743.969
PHY-3002 : Step(17): len = 182545, overlap = 709.469
PHY-3002 : Step(18): len = 186884, overlap = 697.375
PHY-3002 : Step(19): len = 186025, overlap = 653.688
PHY-3002 : Step(20): len = 184071, overlap = 645.781
PHY-3002 : Step(21): len = 178815, overlap = 666.031
PHY-3002 : Step(22): len = 174972, overlap = 678.188
PHY-3002 : Step(23): len = 171931, overlap = 665.375
PHY-3002 : Step(24): len = 169716, overlap = 684.781
PHY-3002 : Step(25): len = 169270, overlap = 648.688
PHY-3002 : Step(26): len = 169624, overlap = 625.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7551e-06
PHY-3002 : Step(27): len = 176050, overlap = 604.5
PHY-3002 : Step(28): len = 189387, overlap = 569.719
PHY-3002 : Step(29): len = 197668, overlap = 533.375
PHY-3002 : Step(30): len = 201498, overlap = 534.812
PHY-3002 : Step(31): len = 202111, overlap = 536.344
PHY-3002 : Step(32): len = 202145, overlap = 516.719
PHY-3002 : Step(33): len = 201432, overlap = 495.625
PHY-3002 : Step(34): len = 201124, overlap = 485.875
PHY-3002 : Step(35): len = 200753, overlap = 491.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51021e-06
PHY-3002 : Step(36): len = 211395, overlap = 482.625
PHY-3002 : Step(37): len = 230175, overlap = 461.781
PHY-3002 : Step(38): len = 239454, overlap = 430.406
PHY-3002 : Step(39): len = 241945, overlap = 425.875
PHY-3002 : Step(40): len = 239964, overlap = 431.094
PHY-3002 : Step(41): len = 237374, overlap = 439
PHY-3002 : Step(42): len = 234620, overlap = 438.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.50204e-05
PHY-3002 : Step(43): len = 252782, overlap = 392.844
PHY-3002 : Step(44): len = 270644, overlap = 348.125
PHY-3002 : Step(45): len = 280169, overlap = 309.531
PHY-3002 : Step(46): len = 284124, overlap = 328.125
PHY-3002 : Step(47): len = 285795, overlap = 316.781
PHY-3002 : Step(48): len = 286391, overlap = 310.969
PHY-3002 : Step(49): len = 285592, overlap = 309.25
PHY-3002 : Step(50): len = 284559, overlap = 301.062
PHY-3002 : Step(51): len = 282240, overlap = 312.906
PHY-3002 : Step(52): len = 281626, overlap = 291.812
PHY-3002 : Step(53): len = 280704, overlap = 283.562
PHY-3002 : Step(54): len = 279013, overlap = 287.156
PHY-3002 : Step(55): len = 277635, overlap = 283.625
PHY-3002 : Step(56): len = 277471, overlap = 294.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.00408e-05
PHY-3002 : Step(57): len = 294994, overlap = 282.25
PHY-3002 : Step(58): len = 315515, overlap = 244.188
PHY-3002 : Step(59): len = 326556, overlap = 248.438
PHY-3002 : Step(60): len = 329666, overlap = 243.594
PHY-3002 : Step(61): len = 328566, overlap = 231.75
PHY-3002 : Step(62): len = 326920, overlap = 226.844
PHY-3002 : Step(63): len = 324442, overlap = 228.719
PHY-3002 : Step(64): len = 322480, overlap = 221.156
PHY-3002 : Step(65): len = 321867, overlap = 223.531
PHY-3002 : Step(66): len = 321971, overlap = 217.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.00816e-05
PHY-3002 : Step(67): len = 338254, overlap = 196.062
PHY-3002 : Step(68): len = 352944, overlap = 168.844
PHY-3002 : Step(69): len = 357739, overlap = 188.062
PHY-3002 : Step(70): len = 360318, overlap = 189.188
PHY-3002 : Step(71): len = 362020, overlap = 183.312
PHY-3002 : Step(72): len = 363118, overlap = 181.281
PHY-3002 : Step(73): len = 362279, overlap = 181.625
PHY-3002 : Step(74): len = 361720, overlap = 187.062
PHY-3002 : Step(75): len = 361236, overlap = 178.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000120163
PHY-3002 : Step(76): len = 374589, overlap = 159.812
PHY-3002 : Step(77): len = 384978, overlap = 130.969
PHY-3002 : Step(78): len = 386574, overlap = 111.531
PHY-3002 : Step(79): len = 389074, overlap = 105.594
PHY-3002 : Step(80): len = 393398, overlap = 103.281
PHY-3002 : Step(81): len = 396316, overlap = 106.094
PHY-3002 : Step(82): len = 394813, overlap = 108.75
PHY-3002 : Step(83): len = 394817, overlap = 105.156
PHY-3002 : Step(84): len = 396103, overlap = 106.688
PHY-3002 : Step(85): len = 396784, overlap = 107.406
PHY-3002 : Step(86): len = 395205, overlap = 111.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000240327
PHY-3002 : Step(87): len = 404898, overlap = 105.281
PHY-3002 : Step(88): len = 411572, overlap = 98.8438
PHY-3002 : Step(89): len = 412261, overlap = 98.4688
PHY-3002 : Step(90): len = 413540, overlap = 98.6875
PHY-3002 : Step(91): len = 416552, overlap = 101.188
PHY-3002 : Step(92): len = 418509, overlap = 99.75
PHY-3002 : Step(93): len = 418073, overlap = 93.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000445181
PHY-3002 : Step(94): len = 424312, overlap = 88.1875
PHY-3002 : Step(95): len = 430861, overlap = 82.9375
PHY-3002 : Step(96): len = 432917, overlap = 68.375
PHY-3002 : Step(97): len = 435705, overlap = 68.2188
PHY-3002 : Step(98): len = 439115, overlap = 68.8438
PHY-3002 : Step(99): len = 441137, overlap = 68.5938
PHY-3002 : Step(100): len = 440970, overlap = 64.4375
PHY-3002 : Step(101): len = 441563, overlap = 62.4688
PHY-3002 : Step(102): len = 442673, overlap = 64.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000874884
PHY-3002 : Step(103): len = 447507, overlap = 65.7812
PHY-3002 : Step(104): len = 451631, overlap = 64.8438
PHY-3002 : Step(105): len = 452674, overlap = 69.0312
PHY-3002 : Step(106): len = 454159, overlap = 62.2812
PHY-3002 : Step(107): len = 456396, overlap = 57.3438
PHY-3002 : Step(108): len = 458549, overlap = 50.1562
PHY-3002 : Step(109): len = 458143, overlap = 53.5938
PHY-3002 : Step(110): len = 459050, overlap = 61.3438
PHY-3002 : Step(111): len = 461025, overlap = 61.5625
PHY-3002 : Step(112): len = 461365, overlap = 57.625
PHY-3002 : Step(113): len = 460786, overlap = 59.625
PHY-3002 : Step(114): len = 460775, overlap = 64.125
PHY-3002 : Step(115): len = 460897, overlap = 59.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00162831
PHY-3002 : Step(116): len = 463111, overlap = 60.5
PHY-3002 : Step(117): len = 465385, overlap = 60.125
PHY-3002 : Step(118): len = 466948, overlap = 59.75
PHY-3002 : Step(119): len = 468523, overlap = 57.9375
PHY-3002 : Step(120): len = 469846, overlap = 62.8125
PHY-3002 : Step(121): len = 471083, overlap = 55.4375
PHY-3002 : Step(122): len = 471351, overlap = 55.25
PHY-3002 : Step(123): len = 471787, overlap = 49.875
PHY-3002 : Step(124): len = 472543, overlap = 48.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00287407
PHY-3002 : Step(125): len = 473777, overlap = 48.625
PHY-3002 : Step(126): len = 475178, overlap = 50.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11270.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612816, over cnt = 1320(3%), over = 7010, worst = 37
PHY-1001 : End global iterations;  0.337620s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (50.9%)

PHY-1001 : Congestion index: top1 = 77.95, top5 = 60.27, top10 = 50.91, top15 = 44.91.
PHY-3001 : End congestion estimation;  0.449822s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (55.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11268 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388286s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (76.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188965
PHY-3002 : Step(127): len = 514759, overlap = 19.9375
PHY-3002 : Step(128): len = 516765, overlap = 21.0312
PHY-3002 : Step(129): len = 513552, overlap = 17.1875
PHY-3002 : Step(130): len = 510890, overlap = 14.5
PHY-3002 : Step(131): len = 511838, overlap = 18.875
PHY-3002 : Step(132): len = 514931, overlap = 19.125
PHY-3002 : Step(133): len = 512132, overlap = 20.4062
PHY-3002 : Step(134): len = 508426, overlap = 21.0938
PHY-3002 : Step(135): len = 505378, overlap = 24.25
PHY-3002 : Step(136): len = 503353, overlap = 22.25
PHY-3002 : Step(137): len = 499732, overlap = 25.9688
PHY-3002 : Step(138): len = 496672, overlap = 27.5938
PHY-3002 : Step(139): len = 494002, overlap = 26.25
PHY-3002 : Step(140): len = 491372, overlap = 24.9375
PHY-3002 : Step(141): len = 489131, overlap = 24.1875
PHY-3002 : Step(142): len = 486952, overlap = 22.25
PHY-3002 : Step(143): len = 484848, overlap = 21.9688
PHY-3002 : Step(144): len = 483666, overlap = 23.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000377931
PHY-3002 : Step(145): len = 485996, overlap = 22.25
PHY-3002 : Step(146): len = 490680, overlap = 22.25
PHY-3002 : Step(147): len = 491371, overlap = 21.9375
PHY-3002 : Step(148): len = 492507, overlap = 24.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000755862
PHY-3002 : Step(149): len = 497526, overlap = 23.75
PHY-3002 : Step(150): len = 508185, overlap = 20.625
PHY-3002 : Step(151): len = 514731, overlap = 21.2812
PHY-3002 : Step(152): len = 513909, overlap = 20.3438
PHY-3002 : Step(153): len = 512782, overlap = 19.5
PHY-3002 : Step(154): len = 512159, overlap = 17.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/11270.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612056, over cnt = 1755(4%), over = 7600, worst = 45
PHY-1001 : End global iterations;  0.412056s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (87.2%)

PHY-1001 : Congestion index: top1 = 74.87, top5 = 57.00, top10 = 49.31, top15 = 44.80.
PHY-3001 : End congestion estimation;  0.550057s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (82.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11268 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392568s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (83.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000189583
PHY-3002 : Step(155): len = 512359, overlap = 99.1562
PHY-3002 : Step(156): len = 511316, overlap = 74.8438
PHY-3002 : Step(157): len = 505845, overlap = 62.2188
PHY-3002 : Step(158): len = 502471, overlap = 52.2188
PHY-3002 : Step(159): len = 498380, overlap = 49.2812
PHY-3002 : Step(160): len = 495588, overlap = 50.4062
PHY-3002 : Step(161): len = 492367, overlap = 56.75
PHY-3002 : Step(162): len = 488752, overlap = 56.6562
PHY-3002 : Step(163): len = 485122, overlap = 55.3125
PHY-3002 : Step(164): len = 481943, overlap = 54.0312
PHY-3002 : Step(165): len = 477736, overlap = 52.875
PHY-3002 : Step(166): len = 474368, overlap = 52.375
PHY-3002 : Step(167): len = 470737, overlap = 53.4375
PHY-3002 : Step(168): len = 467847, overlap = 47.625
PHY-3002 : Step(169): len = 464686, overlap = 49.9062
PHY-3002 : Step(170): len = 462219, overlap = 51.1562
PHY-3002 : Step(171): len = 460738, overlap = 53.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000379166
PHY-3002 : Step(172): len = 462909, overlap = 51.125
PHY-3002 : Step(173): len = 466862, overlap = 47.9688
PHY-3002 : Step(174): len = 470850, overlap = 44.75
PHY-3002 : Step(175): len = 471745, overlap = 46.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000758333
PHY-3002 : Step(176): len = 475777, overlap = 39.9375
PHY-3002 : Step(177): len = 485903, overlap = 29.625
PHY-3002 : Step(178): len = 489536, overlap = 29.1875
PHY-3002 : Step(179): len = 490138, overlap = 27.375
PHY-3002 : Step(180): len = 490191, overlap = 29.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47769, tnet num: 11268, tinst num: 10119, tnode num: 57766, tedge num: 77930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 222.06 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 297/11270.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602184, over cnt = 1978(5%), over = 6677, worst = 25
PHY-1001 : End global iterations;  0.480005s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (26.0%)

PHY-1001 : Congestion index: top1 = 62.54, top5 = 50.63, top10 = 44.93, top15 = 41.52.
PHY-1001 : End incremental global routing;  0.622824s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (27.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11268 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.422523s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.3%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10010 has valid locations, 45 needs to be replaced
PHY-3001 : design contains 10159 instances, 6140 luts, 3125 seqs, 759 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 493584
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9681/11310.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605192, over cnt = 1970(5%), over = 6679, worst = 25
PHY-1001 : End global iterations;  0.091178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.1%)

PHY-1001 : Congestion index: top1 = 62.59, top5 = 50.62, top10 = 44.94, top15 = 41.57.
PHY-3001 : End congestion estimation;  0.275325s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47929, tnet num: 11308, tinst num: 10159, tnode num: 58046, tedge num: 78170.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.507133s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (52.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 493432, overlap = 0
PHY-3002 : Step(182): len = 493432, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9706/11310.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604936, over cnt = 1975(5%), over = 6686, worst = 25
PHY-1001 : End global iterations;  0.124582s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (62.7%)

PHY-1001 : Congestion index: top1 = 62.61, top5 = 50.65, top10 = 44.95, top15 = 41.56.
PHY-3001 : End congestion estimation;  0.418536s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (70.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.616158s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (53.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00113165
PHY-3002 : Step(183): len = 493387, overlap = 29.5
PHY-3002 : Step(184): len = 493492, overlap = 29.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00226331
PHY-3002 : Step(185): len = 493518, overlap = 29.4375
PHY-3002 : Step(186): len = 493630, overlap = 29.4375
PHY-3001 : Final: Len = 493630, Over = 29.4375
PHY-3001 : End incremental placement;  3.292538s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (51.3%)

OPT-1001 : Total overflow 222.94 peak overflow 2.31
OPT-1001 : End high-fanout net optimization;  4.599487s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (46.9%)

OPT-1001 : Current memory(MB): used = 507, reserve = 490, peak = 514.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9685/11310.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605008, over cnt = 1970(5%), over = 6580, worst = 25
PHY-1002 : len = 635120, over cnt = 1439(4%), over = 3495, worst = 17
PHY-1002 : len = 652864, over cnt = 585(1%), over = 1498, worst = 17
PHY-1002 : len = 658952, over cnt = 355(1%), over = 943, worst = 17
PHY-1002 : len = 667464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.471369s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (78.6%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 44.84, top10 = 41.21, top15 = 38.95.
OPT-1001 : End congestion update;  1.711463s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (78.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11308 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458746s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (54.5%)

OPT-0007 : Start: WNS -4261 TNS -45515 NUM_FEPS 34
OPT-0007 : Iter 1: improved WNS -4261 TNS -45459 NUM_FEPS 28 with 12 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS -4261 TNS -45459 NUM_FEPS 28 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.191497s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (73.4%)

OPT-1001 : Current memory(MB): used = 507, reserve = 490, peak = 514.
OPT-1001 : End physical optimization;  7.879514s wall, 4.109375s user + 0.062500s system = 4.171875s CPU (52.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6140 LUT to BLE ...
SYN-4008 : Packed 6140 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1986 remaining SEQ's ...
SYN-4005 : Packed 1561 SEQ with LUT/SLICE
SYN-4006 : 3579 single LUT's are left
SYN-4006 : 425 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6565/7749 primitive instances ...
PHY-3001 : End packing;  0.612385s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (94.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4563 instances
RUN-1001 : 2213 mslices, 2213 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 10372 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5417 nets have 2 pins
RUN-1001 : 3499 nets have [3 - 5] pins
RUN-1001 : 882 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 239 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4561 instances, 4426 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 513513, Over = 103.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5364/10372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 664200, over cnt = 1170(3%), over = 1834, worst = 8
PHY-1002 : len = 669056, over cnt = 662(1%), over = 880, worst = 7
PHY-1002 : len = 674232, over cnt = 305(0%), over = 398, worst = 4
PHY-1002 : len = 678976, over cnt = 75(0%), over = 101, worst = 4
PHY-1002 : len = 680064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.817093s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (79.1%)

PHY-1001 : Congestion index: top1 = 52.67, top5 = 45.85, top10 = 41.91, top15 = 39.41.
PHY-3001 : End congestion estimation;  2.179967s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (75.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45569, tnet num: 10370, tinst num: 4561, tnode num: 53675, tedge num: 76900.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.486390s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (67.3%)

RUN-1004 : used memory is 467 MB, reserved memory is 449 MB, peak memory is 514 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.223116s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (65.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71775e-05
PHY-3002 : Step(187): len = 505258, overlap = 104
PHY-3002 : Step(188): len = 499388, overlap = 106.75
PHY-3002 : Step(189): len = 495164, overlap = 107.75
PHY-3002 : Step(190): len = 491442, overlap = 114.5
PHY-3002 : Step(191): len = 488897, overlap = 119.5
PHY-3002 : Step(192): len = 487446, overlap = 122.5
PHY-3002 : Step(193): len = 485794, overlap = 122
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134355
PHY-3002 : Step(194): len = 491043, overlap = 119.75
PHY-3002 : Step(195): len = 499389, overlap = 98.25
PHY-3002 : Step(196): len = 501345, overlap = 95.75
PHY-3002 : Step(197): len = 503112, overlap = 94.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00026871
PHY-3002 : Step(198): len = 509610, overlap = 84.25
PHY-3002 : Step(199): len = 518370, overlap = 78.75
PHY-3002 : Step(200): len = 521977, overlap = 77
PHY-3002 : Step(201): len = 522681, overlap = 74.75
PHY-3002 : Step(202): len = 523457, overlap = 74.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.925702s wall, 0.156250s user + 0.578125s system = 0.734375s CPU (38.1%)

PHY-3001 : Trial Legalized: Len = 559612
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 793/10372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 684056, over cnt = 1492(4%), over = 2555, worst = 8
PHY-1002 : len = 693704, over cnt = 903(2%), over = 1288, worst = 6
PHY-1002 : len = 705048, over cnt = 217(0%), over = 322, worst = 6
PHY-1002 : len = 708288, over cnt = 31(0%), over = 49, worst = 6
PHY-1002 : len = 708608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.473927s wall, 2.453125s user + 0.015625s system = 2.468750s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 52.95, top5 = 45.98, top10 = 42.49, top15 = 40.12.
PHY-3001 : End congestion estimation;  2.787879s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (97.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.682097s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (75.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017143
PHY-3002 : Step(203): len = 544670, overlap = 12.75
PHY-3002 : Step(204): len = 537413, overlap = 24.5
PHY-3002 : Step(205): len = 531209, overlap = 34.5
PHY-3002 : Step(206): len = 526039, overlap = 46
PHY-3002 : Step(207): len = 523610, overlap = 54.25
PHY-3002 : Step(208): len = 522589, overlap = 56.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034286
PHY-3002 : Step(209): len = 529012, overlap = 49.25
PHY-3002 : Step(210): len = 532752, overlap = 48.25
PHY-3002 : Step(211): len = 535070, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000685719
PHY-3002 : Step(212): len = 540314, overlap = 40.25
PHY-3002 : Step(213): len = 549554, overlap = 35.75
PHY-3002 : Step(214): len = 551580, overlap = 37.75
PHY-3002 : Step(215): len = 552453, overlap = 35.25
PHY-3002 : Step(216): len = 554386, overlap = 39
PHY-3002 : Step(217): len = 555711, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 569056, Over = 0
PHY-3001 : Spreading special nets. 35 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.070115s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.3%)

PHY-3001 : 43 instances has been re-located, deltaX = 11, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 569724, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45569, tnet num: 10370, tinst num: 4561, tnode num: 53675, tedge num: 76900.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.529685s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (72.5%)

RUN-1004 : used memory is 477 MB, reserved memory is 466 MB, peak memory is 526 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2079/10372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698360, over cnt = 1413(4%), over = 2310, worst = 8
PHY-1002 : len = 706480, over cnt = 781(2%), over = 1122, worst = 8
PHY-1002 : len = 716296, over cnt = 221(0%), over = 285, worst = 4
PHY-1002 : len = 718256, over cnt = 90(0%), over = 122, worst = 4
PHY-1002 : len = 719600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.402264s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (109.3%)

PHY-1001 : Congestion index: top1 = 48.38, top5 = 43.32, top10 = 40.39, top15 = 38.31.
PHY-1001 : End incremental global routing;  2.701834s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (106.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.616973s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (68.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4455 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 4569 instances, 4434 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 571049
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9501/10380.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 721272, over cnt = 28(0%), over = 32, worst = 3
PHY-1002 : len = 721368, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 721376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.551236s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (65.2%)

PHY-1001 : Congestion index: top1 = 48.41, top5 = 43.37, top10 = 40.43, top15 = 38.35.
PHY-3001 : End congestion estimation;  0.866019s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (70.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45651, tnet num: 10378, tinst num: 4569, tnode num: 53781, tedge num: 77022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.875956s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (65.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 492 MB, peak memory is 533 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.588616s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (65.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(218): len = 570463, overlap = 0
PHY-3002 : Step(219): len = 570401, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9494/10380.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 720208, over cnt = 24(0%), over = 33, worst = 4
PHY-1002 : len = 720408, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 720448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.464189s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (77.4%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 43.37, top10 = 40.45, top15 = 38.36.
PHY-3001 : End congestion estimation;  0.779963s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (84.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.684418s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (79.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.65313e-05
PHY-3002 : Step(220): len = 570533, overlap = 0.25
PHY-3002 : Step(221): len = 570533, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016251s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.1%)

PHY-3001 : Legalized: Len = 570523, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.056321s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.5%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 570523, Over = 0
PHY-3001 : End incremental placement;  5.390332s wall, 3.687500s user + 0.062500s system = 3.750000s CPU (69.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.276722s wall, 7.359375s user + 0.140625s system = 7.500000s CPU (80.8%)

OPT-1001 : Current memory(MB): used = 542, reserve = 526, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9494/10380.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 720768, over cnt = 19(0%), over = 22, worst = 3
PHY-1002 : len = 720848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 720864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.456210s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (78.8%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 43.38, top10 = 40.45, top15 = 38.36.
OPT-1001 : End congestion update;  0.799493s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (76.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.595702s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (81.3%)

OPT-0007 : Start: WNS -4305 TNS -48601 NUM_FEPS 33
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4465 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4569 instances, 4434 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 583403, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.074440s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.0%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 583401, Over = 0
PHY-3001 : End incremental legalization;  0.325973s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (86.3%)

OPT-0007 : Iter 1: improved WNS -4205 TNS -32405 NUM_FEPS 28 with 42 cells processed and 18603 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4465 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4569 instances, 4434 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 592921, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 592909, Over = 0
PHY-3001 : End incremental legalization;  0.378433s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (49.5%)

OPT-0007 : Iter 2: improved WNS -4155 TNS -29103 NUM_FEPS 28 with 28 cells processed and 5751 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4465 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4569 instances, 4434 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 597787, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.060719s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.2%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 597739, Over = 0
PHY-3001 : End incremental legalization;  0.400943s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (85.7%)

OPT-0007 : Iter 3: improved WNS -4055 TNS -27053 NUM_FEPS 28 with 20 cells processed and 4316 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4465 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4569 instances, 4434 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 598401, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.066265s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.7%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 598471, Over = 0
PHY-3001 : End incremental legalization;  0.318738s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (68.6%)

OPT-0007 : Iter 4: improved WNS -3805 TNS -25761 NUM_FEPS 28 with 12 cells processed and 2311 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4465 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4569 instances, 4434 slices, 144 macros(759 instances: 492 mslices 267 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 598463, Over = 0
PHY-3001 : End spreading;  0.062222s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (50.2%)

PHY-3001 : Final: Len = 598463, Over = 0
PHY-3001 : End incremental legalization;  0.462172s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (74.4%)

OPT-0007 : Iter 5: improved WNS -3805 TNS -25461 NUM_FEPS 28 with 3 cells processed and 434 slack improved
OPT-1001 : End path based optimization;  4.229931s wall, 3.125000s user + 0.078125s system = 3.203125s CPU (75.7%)

OPT-1001 : Current memory(MB): used = 543, reserve = 527, peak = 545.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.632922s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (66.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9247/10380.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 749656, over cnt = 95(0%), over = 129, worst = 4
PHY-1002 : len = 749864, over cnt = 56(0%), over = 64, worst = 2
PHY-1002 : len = 750424, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 750504, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 750552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.968070s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (46.8%)

PHY-1001 : Congestion index: top1 = 50.47, top5 = 44.49, top10 = 41.43, top15 = 39.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.505637s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (43.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3805 TNS -25332 NUM_FEPS 27
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.137931
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3805ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10380 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10380 nets
OPT-1001 : End physical optimization;  17.683551s wall, 12.984375s user + 0.296875s system = 13.281250s CPU (75.1%)

RUN-1003 : finish command "place" in  45.292287s wall, 28.859375s user + 2.203125s system = 31.062500s CPU (68.6%)

RUN-1004 : used memory is 480 MB, reserved memory is 462 MB, peak memory is 545 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.880340s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (123.0%)

RUN-1004 : used memory is 481 MB, reserved memory is 464 MB, peak memory is 545 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4571 instances
RUN-1001 : 2221 mslices, 2213 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 10380 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5413 nets have 2 pins
RUN-1001 : 3502 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45651, tnet num: 10378, tinst num: 4569, tnode num: 53781, tedge num: 77022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.528137s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (65.4%)

RUN-1004 : used memory is 475 MB, reserved memory is 455 MB, peak memory is 545 MB
PHY-1001 : 2221 mslices, 2213 lslices, 101 pads, 28 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717352, over cnt = 1484(4%), over = 2498, worst = 8
PHY-1002 : len = 727560, over cnt = 806(2%), over = 1162, worst = 6
PHY-1002 : len = 736992, over cnt = 252(0%), over = 353, worst = 6
PHY-1002 : len = 740752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 740768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.925589s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (125.0%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 44.55, top10 = 41.17, top15 = 38.97.
PHY-1001 : End global routing;  2.255945s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (116.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 544, reserve = 529, peak = 545.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 795, reserve = 781, peak = 795.
PHY-1001 : End build detailed router design. 5.004535s wall, 3.078125s user + 0.015625s system = 3.093750s CPU (61.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 134224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.729549s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (48.7%)

PHY-1001 : Current memory(MB): used = 830, reserve = 816, peak = 830.
PHY-1001 : End phase 1; 2.738768s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (48.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.93233e+06, over cnt = 648(0%), over = 650, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 835, reserve = 821, peak = 835.
PHY-1001 : End initial routed; 44.521572s wall, 33.062500s user + 0.328125s system = 33.390625s CPU (75.0%)

PHY-1001 : Update timing.....
PHY-1001 : 269/9707(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.482   |  -119.338  |  94   
RUN-1001 :   Hold   |  -1.578   |  -24.688   |  20   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.740610s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (55.7%)

PHY-1001 : Current memory(MB): used = 843, reserve = 830, peak = 843.
PHY-1001 : End phase 2; 46.262251s wall, 34.031250s user + 0.328125s system = 34.359375s CPU (74.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 30 pins with SWNS -3.350ns STNS -112.154ns FEP 93.
PHY-1001 : End OPT Iter 1; 0.175184s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (62.4%)

PHY-1022 : len = 1.93245e+06, over cnt = 670(0%), over = 672, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.309629s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (65.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91524e+06, over cnt = 216(0%), over = 216, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.695043s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (94.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91218e+06, over cnt = 47(0%), over = 47, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.349021s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (40.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.9121e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.163095s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91233e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.140743s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (44.4%)

PHY-1001 : Update timing.....
PHY-1001 : 269/9707(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.350   |  -112.254  |  93   
RUN-1001 :   Hold   |  -1.578   |  -24.688   |  20   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.752486s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (60.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 175 feed throughs used by 115 nets
PHY-1001 : End commit to database; 1.347007s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (53.4%)

PHY-1001 : Current memory(MB): used = 908, reserve = 897, peak = 908.
PHY-1001 : End phase 3; 4.956841s wall, 2.953125s user + 0.156250s system = 3.109375s CPU (62.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.331ns STNS -111.146ns FEP 93.
PHY-1001 : End OPT Iter 1; 0.183626s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.6%)

PHY-1022 : len = 1.9123e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.354000s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.331ns, -111.146ns, 93}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91222e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.121758s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (77.0%)

PHY-1001 : Update timing.....
PHY-1001 : 274/9707(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.331   |  -114.639  |  94   
RUN-1001 :   Hold   |  -1.578   |  -24.688   |  20   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.707499s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (95.2%)

PHY-1001 : Current memory(MB): used = 914, reserve = 903, peak = 914.
PHY-1001 : End phase 4; 2.212526s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (91.1%)

PHY-1003 : Routed, final wirelength = 1.91222e+06
PHY-1001 : Current memory(MB): used = 914, reserve = 903, peak = 914.
PHY-1001 : End export database. 0.034022s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.9%)

PHY-1001 : End detail routing;  61.482310s wall, 43.656250s user + 0.531250s system = 44.187500s CPU (71.9%)

RUN-1003 : finish command "route" in  66.031109s wall, 47.750000s user + 0.609375s system = 48.359375s CPU (73.2%)

RUN-1004 : used memory is 864 MB, reserved memory is 851 MB, peak memory is 914 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8105   out of  19600   41.35%
#reg                     3248   out of  19600   16.57%
#le                      8522
  #lut only              5274   out of   8522   61.89%
  #reg only               417   out of   8522    4.89%
  #lut&reg               2831   out of   8522   33.22%
#dsp                        3   out of     29   10.34%
#bram                      20   out of     64   31.25%
  #bram9k                  20
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1661
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    197
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               148
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    56


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8522   |7346    |759     |3264    |28      |3       |
|  ISP                               |AHBISP                                        |1223   |644     |329     |695     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |573    |279     |145     |313     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |34      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |60     |29      |18      |32      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |66     |30      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |64     |30      |18      |33      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |3       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |118    |78      |40      |34      |0       |0       |
|    u_demosaic                      |demosaic                                      |396    |176     |132     |271     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |100    |40      |30      |73      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |66     |35      |23      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |81     |31      |29      |53      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |84     |37      |33      |64      |0       |0       |
|    u_gamma                         |gamma                                         |25     |25      |0       |19      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |8      |8       |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |6      |6       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |8      |8       |0       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |16     |16      |0       |13      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |29     |29      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |6      |6       |0       |3       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |6      |6       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |8      |8       |0       |4       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |137    |92      |18      |110     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |11     |11      |0       |11      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |25      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |32     |29      |0       |32      |0       |0       |
|  sd_reader                         |sd_reader                                     |569    |460     |100     |285     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |270    |234     |34      |152     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |735    |567     |103     |369     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |333    |216     |57      |231     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |149    |92      |21      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |10      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |27      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |28      |0       |33      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |99     |63      |12      |86      |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |15      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |17     |13      |0       |17      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |27     |23      |0       |27      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |397    |346     |46      |137     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |61     |49      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |71     |71      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |53     |44      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |128    |110     |18      |40      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |84     |72      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5093   |5025    |51      |1402    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |151    |86      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |506    |370     |93      |301     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |506    |370     |93      |301     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |218    |178     |0       |197     |0       |0       |
|        reg_inst                    |register                                      |217    |177     |0       |196     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |288    |192     |93      |104     |0       |0       |
|        bus_inst                    |bus_top                                       |96     |59      |36      |28      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |44     |25      |18      |12      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |50     |32      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |108    |79      |29      |53      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5367  
    #2          2       2087  
    #3          3       783   
    #4          4       632   
    #5        5-10      958   
    #6        11-50     466   
    #7       51-100      20   
    #8       101-500     3    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.397026s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (74.9%)

RUN-1004 : used memory is 865 MB, reserved memory is 851 MB, peak memory is 920 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45651, tnet num: 10378, tinst num: 4569, tnode num: 53781, tedge num: 77022.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7652cb924c87075dcf374e0e9d5f2e6f03fcbc2b4b53c55bb7d1fc98fbbb3e8c -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4569
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10380, pip num: 121814
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 175
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3139 valid insts, and 328191 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101010100100100110110101
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.646905s wall, 180.968750s user + 2.953125s system = 183.921875s CPU (1042.2%)

RUN-1004 : used memory is 919 MB, reserved memory is 915 MB, peak memory is 1092 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_110526.log"
