<profile>

<section name = "Vitis HLS Report for 'M2S_FormatLocalBuffer'" level="0">
<item name = "Date">Fri Aug 13 11:22:20 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Data_Mover_MM2S</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 10.260 us, 10.260 us, 1026, 1026, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_39_1">1024, 1024, 3, 2, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 62, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln39_fu_115_p2">+, 0, 0, 13, 10, 1</column>
<column name="icmp_ln39_fu_121_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln329_1_fu_195_p2">or, 0, 0, 11, 11, 2</column>
<column name="or_ln329_2_fu_205_p2">or, 0, 0, 11, 11, 2</column>
<column name="or_ln329_fu_164_p2">or, 0, 0, 11, 11, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_axi_bf_idx_phi_fu_108_p4">9, 2, 10, 20</column>
<column name="axi_bf_idx_reg_104">9, 2, 10, 20</column>
<column name="stream_elt_dma_buffer_V_address0">14, 3, 11, 33</column>
<column name="stream_elt_dma_buffer_V_address1">14, 3, 11, 33</column>
<column name="stream_elt_dma_buffer_V_d0">14, 3, 8, 24</column>
<column name="stream_elt_dma_buffer_V_d1">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln39_reg_215">10, 0, 10, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="axi_bf_idx_reg_104">10, 0, 10, 0</column>
<column name="icmp_ln39_reg_220">1, 0, 1, 0</column>
<column name="p_Result_2_i_reg_240">8, 0, 8, 0</column>
<column name="p_Result_3_i_reg_245">8, 0, 8, 0</column>
<column name="shl_ln_reg_234">9, 0, 11, 2</column>
<column name="trunc_ln324_reg_224">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, M2S_FormatLocalBuffer, return value</column>
<column name="axi_elt_dma_buffer_V_address0">out, 9, ap_memory, axi_elt_dma_buffer_V, array</column>
<column name="axi_elt_dma_buffer_V_ce0">out, 1, ap_memory, axi_elt_dma_buffer_V, array</column>
<column name="axi_elt_dma_buffer_V_q0">in, 32, ap_memory, axi_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_address0">out, 11, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_ce0">out, 1, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_we0">out, 1, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_d0">out, 8, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_address1">out, 11, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_ce1">out, 1, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_we1">out, 1, ap_memory, stream_elt_dma_buffer_V, array</column>
<column name="stream_elt_dma_buffer_V_d1">out, 8, ap_memory, stream_elt_dma_buffer_V, array</column>
</table>
</item>
</section>
</profile>
