<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vect_mult.cpp:10:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="a" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="vect_mult(int, int*, int*, int*)" Length="variable" Direction="read" AccessID="a4seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="vect_mult.cpp:12:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vect_mult.cpp:10:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="b" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="vect_mult(int, int*, int*, int*)" Length="variable" Direction="read" AccessID="b5seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="vect_mult.cpp:12:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vect_mult.cpp:10:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="c" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="vect_mult(int, int*, int*, int*)" Length="variable" Direction="write" AccessID="c6seq" OrigID="for.inc.store.11" OrigAccess-DebugLoc="vect_mult.cpp:12:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vect_mult.cpp:10:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="a" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="vect_mult(int, int*, int*, int*)" OrigID="a4seq" OrigAccess-DebugLoc="vect_mult.cpp:10:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vect_mult.cpp:10:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="b" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="vect_mult(int, int*, int*, int*)" OrigID="b5seq" OrigAccess-DebugLoc="vect_mult.cpp:10:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vect_mult.cpp:10:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="c" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="vect_mult(int, int*, int*, int*)" OrigID="c6seq" OrigAccess-DebugLoc="vect_mult.cpp:10:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="vect_mult.cpp:10:19" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="vect_mult(int, int*, int*, int*)" Direction="read" OrigID="seq" OrigAccess-DebugLoc="vect_mult.cpp:10:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vect_mult.cpp:10:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_10_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="vect_mult.cpp:10:19" LoopName="VITIS_LOOP_10_1" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

