INFO-FLOW: Workspace /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1 opened at Mon Dec 04 19:44:49 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu3eg-sbva484-1-i 
Execute       create_platform xczu3eg-sbva484-1-i -board  
DBG:HLSDevice: Trying to load device library: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
Command       create_platform done; 5.91 sec.
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.22 sec.
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.31 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.3 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 6.33 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
Execute     create_platform xczu3eg-sbva484-1-i -board  
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.19 sec.
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.39 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.583 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling krnl_mmult.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang krnl_mmult.cpp -foptimization-record-file=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.krnl_mmult.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -hls-platform-db-name=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.krnl_mmult.cpp.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.krnl_mmult.cpp.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top krnl_mmult -name=krnl_mmult 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -hls-platform-db-name=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy xilinx-systemc-detector /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/all.directive.json -fix-errors /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang-tidy.krnl_mmult.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang-tidy.krnl_mmult.pp.0.cpp.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang-tidy.krnl_mmult.pp.0.cpp.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.krnl_mmult.pp.0.cpp.diag.yml /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.krnl_mmult.pp.0.cpp.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.krnl_mmult.pp.0.cpp.err.log 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.krnl_mmult.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.bc -hls-platform-db-name=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.krnl_mmult.pp.0.cpp.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.krnl_mmult.pp.0.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.27 seconds; current allocated memory: 252.924 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.g.bc"  
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.g.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.0.bc > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.65 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.65 sec.
Execute       run_link_or_opt -opt -out /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_mmult -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_mmult -reflow-float-conversion -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.26 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.26 sec.
Execute       run_link_or_opt -out /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
Execute       run_link_or_opt -opt -out /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_mmult 
Execute         ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=krnl_mmult -mllvm -hls-db-dir -mllvm /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow > /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.53 sec.
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_C' (krnl_mmult.cpp:209:13) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:230:13) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:243:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufA' (krnl_mmult.cpp:243:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:198:9)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:221:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/../../../kernel.xml -> /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.58 seconds. CPU system time: 0.87 seconds. Elapsed time: 8.62 seconds; current allocated memory: 257.409 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.410 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top krnl_mmult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.0.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 259.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.1.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 258.461 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.g.1.bc to /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.1.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'readA_inner' (krnl_mmult.cpp:200) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_inner' (krnl_mmult.cpp:223) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:267) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:243) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:246) in function 'krnl_mmult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:248) in function 'krnl_mmult' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[0]' in function 'krnl_mmult'.
Command         transform done; 1.55 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:243:22) in function 'krnl_mmult'... converting 129 basic blocks.
Command         transform done; 0.45 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.79 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.02 seconds; current allocated memory: 284.068 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.2.bc -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'readA' (krnl_mmult.cpp:198:17) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:221:21) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'writeC' (krnl_mmult.cpp:265:22) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:206:17) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:224:37)
INFO: [HLS 200-472] Inferring partial write operation for 'localA[0]' (krnl_mmult.cpp:201:33)
Command         transform done; 0.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 326.111 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.01 sec.
Command     elaborate done; 12.9 sec.
Execute     ap_eval exec zip -j /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
Execute       ap_set_top_model krnl_mmult 
Execute       get_model_list krnl_mmult -filter all-wo-channel -topdown 
Execute       preproc_iomode -model krnl_mmult 
Execute       preproc_iomode -model krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       preproc_iomode -model krnl_mmult_Pipeline_systolic1 
Execute       preproc_iomode -model krnl_mmult_Pipeline_readB_readB_inner 
Execute       preproc_iomode -model krnl_mmult_Pipeline_readA_readA_inner 
Execute       get_model_list krnl_mmult -filter all-wo-channel 
INFO-FLOW: Model list for configure: krnl_mmult_Pipeline_readA_readA_inner krnl_mmult_Pipeline_readB_readB_inner krnl_mmult_Pipeline_systolic1 krnl_mmult_Pipeline_writeC_writeC_inner krnl_mmult
INFO-FLOW: Configuring Module : krnl_mmult_Pipeline_readA_readA_inner ...
Execute       set_default_model krnl_mmult_Pipeline_readA_readA_inner 
Execute       apply_spec_resource_limit krnl_mmult_Pipeline_readA_readA_inner 
INFO-FLOW: Configuring Module : krnl_mmult_Pipeline_readB_readB_inner ...
Execute       set_default_model krnl_mmult_Pipeline_readB_readB_inner 
Execute       apply_spec_resource_limit krnl_mmult_Pipeline_readB_readB_inner 
INFO-FLOW: Configuring Module : krnl_mmult_Pipeline_systolic1 ...
Execute       set_default_model krnl_mmult_Pipeline_systolic1 
Execute       apply_spec_resource_limit krnl_mmult_Pipeline_systolic1 
INFO-FLOW: Configuring Module : krnl_mmult_Pipeline_writeC_writeC_inner ...
Execute       set_default_model krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       apply_spec_resource_limit krnl_mmult_Pipeline_writeC_writeC_inner 
INFO-FLOW: Configuring Module : krnl_mmult ...
Execute       set_default_model krnl_mmult 
Execute       apply_spec_resource_limit krnl_mmult 
INFO-FLOW: Model list for preprocess: krnl_mmult_Pipeline_readA_readA_inner krnl_mmult_Pipeline_readB_readB_inner krnl_mmult_Pipeline_systolic1 krnl_mmult_Pipeline_writeC_writeC_inner krnl_mmult
INFO-FLOW: Preprocessing Module: krnl_mmult_Pipeline_readA_readA_inner ...
Execute       set_default_model krnl_mmult_Pipeline_readA_readA_inner 
Execute       cdfg_preprocess -model krnl_mmult_Pipeline_readA_readA_inner 
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_readA_readA_inner 
INFO-FLOW: Preprocessing Module: krnl_mmult_Pipeline_readB_readB_inner ...
Execute       set_default_model krnl_mmult_Pipeline_readB_readB_inner 
Execute       cdfg_preprocess -model krnl_mmult_Pipeline_readB_readB_inner 
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_readB_readB_inner 
INFO-FLOW: Preprocessing Module: krnl_mmult_Pipeline_systolic1 ...
Execute       set_default_model krnl_mmult_Pipeline_systolic1 
Execute       cdfg_preprocess -model krnl_mmult_Pipeline_systolic1 
Command       cdfg_preprocess done; 0.5 sec.
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_systolic1 
INFO-FLOW: Preprocessing Module: krnl_mmult_Pipeline_writeC_writeC_inner ...
Execute       set_default_model krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       cdfg_preprocess -model krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_writeC_writeC_inner 
INFO-FLOW: Preprocessing Module: krnl_mmult ...
Execute       set_default_model krnl_mmult 
Execute       cdfg_preprocess -model krnl_mmult 
Execute       rtl_gen_preprocess krnl_mmult 
INFO-FLOW: Model list for synthesis: krnl_mmult_Pipeline_readA_readA_inner krnl_mmult_Pipeline_readB_readB_inner krnl_mmult_Pipeline_systolic1 krnl_mmult_Pipeline_writeC_writeC_inner krnl_mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model krnl_mmult_Pipeline_readA_readA_inner 
Execute       schedule -model krnl_mmult_Pipeline_readA_readA_inner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.81 seconds; current allocated memory: 327.608 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.sched.adb -f 
INFO-FLOW: Finish scheduling krnl_mmult_Pipeline_readA_readA_inner.
Execute       set_default_model krnl_mmult_Pipeline_readA_readA_inner 
Execute       bind -model krnl_mmult_Pipeline_readA_readA_inner 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.980 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.bind.adb -f 
INFO-FLOW: Finish binding krnl_mmult_Pipeline_readA_readA_inner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model krnl_mmult_Pipeline_readB_readB_inner 
Execute       schedule -model krnl_mmult_Pipeline_readB_readB_inner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB_readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 328.239 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.sched.adb -f 
INFO-FLOW: Finish scheduling krnl_mmult_Pipeline_readB_readB_inner.
Execute       set_default_model krnl_mmult_Pipeline_readB_readB_inner 
Execute       bind -model krnl_mmult_Pipeline_readB_readB_inner 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.572 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.bind.adb -f 
INFO-FLOW: Finish binding krnl_mmult_Pipeline_readB_readB_inner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model krnl_mmult_Pipeline_systolic1 
Execute       schedule -model krnl_mmult_Pipeline_systolic1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 331.842 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.sched.adb -f 
INFO-FLOW: Finish scheduling krnl_mmult_Pipeline_systolic1.
Execute       set_default_model krnl_mmult_Pipeline_systolic1 
Execute       bind -model krnl_mmult_Pipeline_systolic1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 336.390 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.18 sec.
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.bind.adb -f 
INFO-FLOW: Finish binding krnl_mmult_Pipeline_systolic1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       schedule -model krnl_mmult_Pipeline_writeC_writeC_inner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'writeC_writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 338.548 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.sched.adb -f 
INFO-FLOW: Finish scheduling krnl_mmult_Pipeline_writeC_writeC_inner.
Execute       set_default_model krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       bind -model krnl_mmult_Pipeline_writeC_writeC_inner 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 339.755 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.bind.adb -f 
INFO-FLOW: Finish binding krnl_mmult_Pipeline_writeC_writeC_inner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model krnl_mmult 
Execute       schedule -model krnl_mmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 341.455 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.14 sec.
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.sched.adb -f 
INFO-FLOW: Finish scheduling krnl_mmult.
Execute       set_default_model krnl_mmult 
Execute       bind -model krnl_mmult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.21 seconds; current allocated memory: 344.842 MB.
Execute       syn_report -verbosereport -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.01 sec.
Execute       db_write -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.bind.adb -f 
INFO-FLOW: Finish binding krnl_mmult.
Execute       get_model_list krnl_mmult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_readA_readA_inner 
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_readB_readB_inner 
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_systolic1 
Execute       rtl_gen_preprocess krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       rtl_gen_preprocess krnl_mmult 
INFO-FLOW: Model list for RTL generation: krnl_mmult_Pipeline_readA_readA_inner krnl_mmult_Pipeline_readB_readB_inner krnl_mmult_Pipeline_systolic1 krnl_mmult_Pipeline_writeC_writeC_inner krnl_mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model krnl_mmult_Pipeline_readA_readA_inner -top_prefix krnl_mmult_ -sub_prefix krnl_mmult_ -mg_file /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_readA_inner' pipeline 'readA_readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_readA_inner'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 345.605 MB.
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl krnl_mmult_Pipeline_readA_readA_inner -style xilinx -f -lang vhdl -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/vhdl/krnl_mmult_krnl_mmult_Pipeline_readA_readA_inner 
Execute       gen_rtl krnl_mmult_Pipeline_readA_readA_inner -style xilinx -f -lang vlog -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/verilog/krnl_mmult_krnl_mmult_Pipeline_readA_readA_inner 
Execute       syn_report -csynth -model krnl_mmult_Pipeline_readA_readA_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_readA_readA_inner_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model krnl_mmult_Pipeline_readA_readA_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_readA_readA_inner_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model krnl_mmult_Pipeline_readA_readA_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model krnl_mmult_Pipeline_readA_readA_inner -f -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.adb 
Execute       db_write -model krnl_mmult_Pipeline_readA_readA_inner -bindview -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info krnl_mmult_Pipeline_readA_readA_inner -p /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model krnl_mmult_Pipeline_readB_readB_inner -top_prefix krnl_mmult_ -sub_prefix krnl_mmult_ -mg_file /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_readB_inner' pipeline 'readB_readB_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readB_readB_inner'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 347.686 MB.
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl krnl_mmult_Pipeline_readB_readB_inner -style xilinx -f -lang vhdl -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/vhdl/krnl_mmult_krnl_mmult_Pipeline_readB_readB_inner 
Execute       gen_rtl krnl_mmult_Pipeline_readB_readB_inner -style xilinx -f -lang vlog -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/verilog/krnl_mmult_krnl_mmult_Pipeline_readB_readB_inner 
Execute       syn_report -csynth -model krnl_mmult_Pipeline_readB_readB_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_readB_readB_inner_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model krnl_mmult_Pipeline_readB_readB_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_readB_readB_inner_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model krnl_mmult_Pipeline_readB_readB_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model krnl_mmult_Pipeline_readB_readB_inner -f -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.adb 
Execute       db_write -model krnl_mmult_Pipeline_readB_readB_inner -bindview -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info krnl_mmult_Pipeline_readB_readB_inner -p /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model krnl_mmult_Pipeline_systolic1 -top_prefix krnl_mmult_ -sub_prefix krnl_mmult_ -mg_file /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_mmult_Pipeline_systolic1' is 7168 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_systolic1'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 355.513 MB.
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl krnl_mmult_Pipeline_systolic1 -style xilinx -f -lang vhdl -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/vhdl/krnl_mmult_krnl_mmult_Pipeline_systolic1 
Execute       gen_rtl krnl_mmult_Pipeline_systolic1 -style xilinx -f -lang vlog -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/verilog/krnl_mmult_krnl_mmult_Pipeline_systolic1 
Execute       syn_report -csynth -model krnl_mmult_Pipeline_systolic1 -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_systolic1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.84 sec.
Execute       syn_report -rtlxml -model krnl_mmult_Pipeline_systolic1 -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_systolic1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model krnl_mmult_Pipeline_systolic1 -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.48 sec.
Execute       db_write -model krnl_mmult_Pipeline_systolic1 -f -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.adb 
Command       db_write done; 0.43 sec.
Execute       db_write -model krnl_mmult_Pipeline_systolic1 -bindview -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info krnl_mmult_Pipeline_systolic1 -p /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model krnl_mmult_Pipeline_writeC_writeC_inner -top_prefix krnl_mmult_ -sub_prefix krnl_mmult_ -mg_file /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_writeC_writeC_inner' pipeline 'writeC_writeC_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_writeC_writeC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.67 seconds; current allocated memory: 378.089 MB.
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl krnl_mmult_Pipeline_writeC_writeC_inner -style xilinx -f -lang vhdl -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/vhdl/krnl_mmult_krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       gen_rtl krnl_mmult_Pipeline_writeC_writeC_inner -style xilinx -f -lang vlog -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/verilog/krnl_mmult_krnl_mmult_Pipeline_writeC_writeC_inner 
Execute       syn_report -csynth -model krnl_mmult_Pipeline_writeC_writeC_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_writeC_writeC_inner_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model krnl_mmult_Pipeline_writeC_writeC_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_Pipeline_writeC_writeC_inner_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model krnl_mmult_Pipeline_writeC_writeC_inner -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model krnl_mmult_Pipeline_writeC_writeC_inner -f -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.adb 
Execute       db_write -model krnl_mmult_Pipeline_writeC_writeC_inner -bindview -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info krnl_mmult_Pipeline_writeC_writeC_inner -p /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model krnl_mmult -top_prefix  -sub_prefix krnl_mmult_ -mg_file /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_mmult' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult'.
Command       create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 390.595 MB.
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl krnl_mmult -istop -style xilinx -f -lang vhdl -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/vhdl/krnl_mmult 
Command       gen_rtl done; 0.4 sec.
Execute       gen_rtl krnl_mmult -istop -style xilinx -f -lang vlog -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/verilog/krnl_mmult 
Command       gen_rtl done; 0.21 sec.
Execute       syn_report -csynth -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -rtlxml -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/krnl_mmult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.84 sec.
Execute       db_write -model krnl_mmult -f -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model krnl_mmult -bindview -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info krnl_mmult -p /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult 
Execute       export_constraint_db -f -tool general -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.constraint.tcl 
Execute       syn_report -designview -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.design.xml 
Command       syn_report done; 0.96 sec.
Execute       syn_report -csynthDesign -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model krnl_mmult -o /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks krnl_mmult 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain krnl_mmult 
INFO-FLOW: Model list for RTL component generation: krnl_mmult_Pipeline_readA_readA_inner krnl_mmult_Pipeline_readB_readB_inner krnl_mmult_Pipeline_systolic1 krnl_mmult_Pipeline_writeC_writeC_inner krnl_mmult
INFO-FLOW: Handling components in module [krnl_mmult_Pipeline_readA_readA_inner] ... 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.compgen.tcl 
INFO-FLOW: Found component krnl_mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [krnl_mmult_Pipeline_readB_readB_inner] ... 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.compgen.tcl 
INFO-FLOW: Found component krnl_mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [krnl_mmult_Pipeline_systolic1] ... 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.compgen.tcl 
INFO-FLOW: Found component krnl_mmult_mul_32s_32s_32_1_1.
INFO-FLOW: Append model krnl_mmult_mul_32s_32s_32_1_1
INFO-FLOW: Found component krnl_mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [krnl_mmult_Pipeline_writeC_writeC_inner] ... 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.compgen.tcl 
INFO-FLOW: Found component krnl_mmult_mux_647_32_1_1.
INFO-FLOW: Append model krnl_mmult_mux_647_32_1_1
INFO-FLOW: Found component krnl_mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [krnl_mmult] ... 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.compgen.tcl 
INFO-FLOW: Found component krnl_mmult_mux_83_32_1_1.
INFO-FLOW: Append model krnl_mmult_mux_83_32_1_1
INFO-FLOW: Found component krnl_mmult_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model krnl_mmult_mul_64ns_64ns_128_1_1
INFO-FLOW: Found component krnl_mmult_localA_0.
INFO-FLOW: Append model krnl_mmult_localA_0
INFO-FLOW: Found component krnl_mmult_control_s_axi.
INFO-FLOW: Append model krnl_mmult_control_s_axi
INFO-FLOW: Found component krnl_mmult_gmem_m_axi.
INFO-FLOW: Append model krnl_mmult_gmem_m_axi
INFO-FLOW: Append model krnl_mmult_Pipeline_readA_readA_inner
INFO-FLOW: Append model krnl_mmult_Pipeline_readB_readB_inner
INFO-FLOW: Append model krnl_mmult_Pipeline_systolic1
INFO-FLOW: Append model krnl_mmult_Pipeline_writeC_writeC_inner
INFO-FLOW: Append model krnl_mmult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: krnl_mmult_flow_control_loop_pipe_sequential_init krnl_mmult_flow_control_loop_pipe_sequential_init krnl_mmult_mul_32s_32s_32_1_1 krnl_mmult_flow_control_loop_pipe_sequential_init krnl_mmult_mux_647_32_1_1 krnl_mmult_flow_control_loop_pipe_sequential_init krnl_mmult_mux_83_32_1_1 krnl_mmult_mul_64ns_64ns_128_1_1 krnl_mmult_localA_0 krnl_mmult_control_s_axi krnl_mmult_gmem_m_axi krnl_mmult_Pipeline_readA_readA_inner krnl_mmult_Pipeline_readB_readB_inner krnl_mmult_Pipeline_systolic1 krnl_mmult_Pipeline_writeC_writeC_inner krnl_mmult
INFO-FLOW: Generating /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_mmult_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_mmult_mux_647_32_1_1
INFO-FLOW: To file: write model krnl_mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_mmult_mux_83_32_1_1
INFO-FLOW: To file: write model krnl_mmult_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model krnl_mmult_localA_0
INFO-FLOW: To file: write model krnl_mmult_control_s_axi
INFO-FLOW: To file: write model krnl_mmult_gmem_m_axi
INFO-FLOW: To file: write model krnl_mmult_Pipeline_readA_readA_inner
INFO-FLOW: To file: write model krnl_mmult_Pipeline_readB_readB_inner
INFO-FLOW: To file: write model krnl_mmult_Pipeline_systolic1
INFO-FLOW: To file: write model krnl_mmult_Pipeline_writeC_writeC_inner
INFO-FLOW: To file: write model krnl_mmult
INFO-FLOW: Generating /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/vhdl' dstVlogDir='/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/vlog' tclDir='/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db' modelList='krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_mul_32s_32s_32_1_1
krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_mux_647_32_1_1
krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_mux_83_32_1_1
krnl_mmult_mul_64ns_64ns_128_1_1
krnl_mmult_localA_0
krnl_mmult_control_s_axi
krnl_mmult_gmem_m_axi
krnl_mmult_Pipeline_readA_readA_inner
krnl_mmult_Pipeline_readB_readB_inner
krnl_mmult_Pipeline_systolic1
krnl_mmult_Pipeline_writeC_writeC_inner
krnl_mmult
' expOnly='0'
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.compgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.compgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.compgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'krnl_mmult_localA_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.13 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.38 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.51 seconds; current allocated memory: 405.422 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_mul_32s_32s_32_1_1
krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_mux_647_32_1_1
krnl_mmult_flow_control_loop_pipe_sequential_init
krnl_mmult_mux_83_32_1_1
krnl_mmult_mul_64ns_64ns_128_1_1
krnl_mmult_localA_0
krnl_mmult_control_s_axi
krnl_mmult_gmem_m_axi
krnl_mmult_Pipeline_readA_readA_inner
krnl_mmult_Pipeline_readB_readB_inner
krnl_mmult_Pipeline_systolic1
krnl_mmult_Pipeline_writeC_writeC_inner
krnl_mmult
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.compgen.dataonly.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.compgen.dataonly.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.rtl_wrap.cfg.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readA_readA_inner.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_readB_readB_inner.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_systolic1.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult_Pipeline_writeC_writeC_inner.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.tbgen.tcl 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/krnl_mmult.constraint.tcl 
Execute       sc_get_clocks krnl_mmult 
Execute       source /scratch/643_vitis_yuhez/systolic_array_hls/systolic_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 416.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_mmult.
Execute       syn_report -model krnl_mmult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 23.91 sec.
Command   csynth_design done; 36.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.35 seconds. CPU system time: 2.48 seconds. Elapsed time: 36.86 seconds; current allocated memory: 416.800 MB.
Command ap_source done; 43.65 sec.
Execute cleanup_all 
