# system info soc_system on 2019.08.01.15:07:28
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1564664696
#
#
# Files generated for soc_system on 2019.08.01.15:07:28
files:
filepath,kind,attributes,module,is_top
simulation/soc_system.v,VERILOG,,soc_system,true
simulation/submodules/soc_system_alt_vip_cl_cvo_0.v,VERILOG,,soc_system_alt_vip_cl_cvo_0,false
simulation/submodules/soc_system_alt_vip_cl_tpg_0.v,VERILOG,,soc_system_alt_vip_cl_tpg_0,false
simulation/submodules/soc_system_alt_vip_cl_vfb_0.v,VERILOG,,soc_system_alt_vip_cl_vfb_0,false
simulation/submodules/soc_system_ddr3_0.v,VERILOG,,soc_system_ddr3_0,false
simulation/submodules/soc_system_pll_0.vo,VERILOG,,soc_system_pll_0,false
simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v,VERILOG,,soc_system_alt_vip_cl_cvo_0_video_in,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_cvo_scheduler,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_cvo_scheduler,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_scheduler,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_scheduler,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_scheduler,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_scheduler,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_scheduler,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_scheduler,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_pip_sop_realign,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_pip_sop_realign,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/mentor/src_hdl/alt_vip_pip_sop_realign.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/aldec/src_hdl/alt_vip_pip_sop_realign.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_pip_sop_realign,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_cvo_core,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_stream_marker.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_stream_marker.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_core.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_core.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_sync_compare.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_sync_compare.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_sync_conditioner.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_sync_conditioner.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_sync_generation.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_sync_generation.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_calculate_mode.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_calculate_mode.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_mode_banks.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_mode_banks.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/src_hdl/alt_vip_cvo_statemachine.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/src_hdl/alt_vip_cvo_statemachine.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/aldec/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_cvo_core,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_video_output_bridge,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/src_hdl/alt_vip_video_output_bridge.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/aldec/src_hdl/alt_vip_video_output_bridge.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_video_output_bridge,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/mentor/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/aldec/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/mentor/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/aldec/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/mentor/src_hdl/alt_vip_tpg_multi_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/aldec/src_hdl/alt_vip_tpg_multi_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv,SYSTEM_VERILOG,,soc_system_alt_vip_cl_tpg_0_scheduler,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_tpg_bars_alg_core,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_tpg_bars_alg_core,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/mentor/src_hdl/alt_vip_tpg_bars_alg_core.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/aldec/src_hdl/alt_vip_tpg_bars_alg_core.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/mentor/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/aldec/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/mentor/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/aldec/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_tpg_bars_alg_core,false
simulation/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v,VERILOG,,soc_system_alt_vip_cl_vfb_0_video_in,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_vfb_wr_ctrl,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_vfb_wr_ctrl,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_wr_ctrl,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_wr_ctrl,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_wr_ctrl,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_wr_ctrl,false
simulation/submodules/mentor/src_hdl/alt_vip_vfb_wr_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_wr_ctrl,false
simulation/submodules/aldec/src_hdl/alt_vip_vfb_wr_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_wr_ctrl,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_packet_transfer,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_packet_transfer,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_pack_proc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_pack_proc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_twofold_ram.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_twofold_ram.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_read_proc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_read_proc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer_write_proc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer_write_proc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/src_hdl/alt_vip_packet_transfer.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/aldec/src_hdl/alt_vip_packet_transfer.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_packet_transfer,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_vfb_rd_ctrl,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_vfb_rd_ctrl,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_rd_ctrl,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_rd_ctrl,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_rd_ctrl,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_rd_ctrl,false
simulation/submodules/mentor/src_hdl/alt_vip_vfb_rd_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_rd_ctrl,false
simulation/submodules/aldec/src_hdl/alt_vip_vfb_rd_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_rd_ctrl,false
simulation/submodules/mentor/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=mentor_alt_vip_common_pkg,alt_vip_vfb_sync_ctrl,false
simulation/submodules/aldec/common/alt_vip_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=aldec_alt_vip_common_pkg,alt_vip_vfb_sync_ctrl,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_sync_ctrl,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_sync_ctrl,false
simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_sync_ctrl,false
simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_sync_ctrl,false
simulation/submodules/mentor/src_hdl/alt_vip_vfb_sync_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_vip_vfb_sync_ctrl,false
simulation/submodules/aldec/src_hdl/alt_vip_vfb_sync_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,alt_vip_vfb_sync_ctrl,false
simulation/submodules/altera_address_span_extender.sv,SYSTEM_VERILOG,,altera_address_span_extender,false
simulation/submodules/soc_system_ddr3_0_hps.v,VERILOG,,soc_system_ddr3_0_hps,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.alt_vip_cl_cvo_0,soc_system_alt_vip_cl_cvo_0
soc_system.alt_vip_cl_cvo_0.video_in,soc_system_alt_vip_cl_cvo_0_video_in
soc_system.alt_vip_cl_cvo_0.video_in.vid_front,alt_vip_video_input_bridge_resp
soc_system.alt_vip_cl_cvo_0.video_in.vid_back,alt_vip_video_input_bridge_cmd
soc_system.alt_vip_cl_cvo_0.scheduler,alt_vip_cvo_scheduler
soc_system.alt_vip_cl_cvo_0.sop_align,alt_vip_pip_sop_realign
soc_system.alt_vip_cl_cvo_0.cvo_core,alt_vip_cvo_core
soc_system.alt_vip_cl_tpg_0,soc_system_alt_vip_cl_tpg_0
soc_system.alt_vip_cl_tpg_0.video_out,alt_vip_video_output_bridge
soc_system.alt_vip_cl_tpg_0.scheduler,soc_system_alt_vip_cl_tpg_0_scheduler
soc_system.alt_vip_cl_tpg_0.core_0,alt_vip_tpg_bars_alg_core
soc_system.alt_vip_cl_vfb_0,soc_system_alt_vip_cl_vfb_0
soc_system.alt_vip_cl_vfb_0.video_in,soc_system_alt_vip_cl_vfb_0_video_in
soc_system.alt_vip_cl_vfb_0.video_in.vid_front,alt_vip_video_input_bridge_resp
soc_system.alt_vip_cl_vfb_0.video_in.vid_back,alt_vip_video_input_bridge_cmd
soc_system.alt_vip_cl_vfb_0.wr_ctrl,alt_vip_vfb_wr_ctrl
soc_system.alt_vip_cl_vfb_0.pkt_trans_wr,alt_vip_packet_transfer
soc_system.alt_vip_cl_vfb_0.pkt_trans_rd,alt_vip_packet_transfer
soc_system.alt_vip_cl_vfb_0.rd_ctrl,alt_vip_vfb_rd_ctrl
soc_system.alt_vip_cl_vfb_0.video_out,alt_vip_video_output_bridge
soc_system.alt_vip_cl_vfb_0.sync_ctrl,alt_vip_vfb_sync_ctrl
soc_system.ddr3_0,soc_system_ddr3_0
soc_system.ddr3_0.address_span_extender_0,altera_address_span_extender
soc_system.ddr3_0.hps,soc_system_ddr3_0_hps
soc_system.ddr3_0.hps.fpga_interfaces,soc_system_ddr3_0_hps_fpga_interfaces
soc_system.ddr3_0.hps.hps_io,soc_system_ddr3_0_hps_hps_io
soc_system.ddr3_0.hps_reset_manager_0,soc_system_ddr3_0_hps_reset_manager_0
soc_system.ddr3_0.mm_interconnect_0,soc_system_ddr3_0_mm_interconnect_0
soc_system.ddr3_0.rst_controller,altera_reset_controller
soc_system.ddr3_0.rst_controller_001,altera_reset_controller
soc_system.pll_0,soc_system_pll_0
soc_system.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system.mm_interconnect_0.alt_vip_cl_vfb_0_mem_master_rd_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.alt_vip_cl_vfb_0_mem_master_wr_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.ddr3_0_hps_f2h_sdram0_data_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.alt_vip_cl_vfb_0_mem_master_rd_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.alt_vip_cl_vfb_0_mem_master_wr_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.ddr3_0_hps_f2h_sdram0_data_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.router,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_001,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_002,soc_system_mm_interconnect_0_router_002
soc_system.mm_interconnect_0.cmd_demux,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_mux,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.rsp_demux,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_mux,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.avalon_st_adapter,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_001,altera_reset_controller
