
Loading design for application trce from file lora_tx_impl1.ncd.
Design name: topModule
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Fri Jun 28 11:20:46 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o lora_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_lora_tx/promote.xml lora_tx_impl1.ncd lora_tx_impl1.prf 
Design file:     lora_tx_impl1.ncd
Preference file: lora_tx_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "pll_clko_0" 64.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.430ns (weighted slack = -6.860ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[24]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.475ns  (27.0% logic, 73.0% route), 12 logic levels.

 Constraint Details:

     11.475ns physical path delay loraModulator_0/chirpGen0/SLICE_30 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.430ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_30 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R23C41A.CLK to     R23C41A.Q1 loraModulator_0/chirpGen0/SLICE_30 (from pll_clko_0)
ROUTE        25     1.117     R23C41A.Q1 to     R26C34B.D1 loraModulator_0/chirpGen0/acc_fast[24]
CTOF_DEL    ---     0.234     R26C34B.D1 to     R26C34B.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_427
ROUTE         9     1.020     R26C34B.F1 to     R27C30C.D0 loraModulator_0/chirpGen0/N_717
CTOF_DEL    ---     0.234     R27C30C.D0 to     R27C30C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1111
ROUTE         1     0.671     R27C30C.F0 to     R32C30D.D1 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a65_52_1[6]
CTOF_DEL    ---     0.234     R32C30D.D1 to     R32C30D.F1 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_755
ROUTE         1     0.375     R32C30D.F1 to     R32C30D.D0 loraModulator_0/chirpGen0/cosIdeal_0/N_590
CTOF_DEL    ---     0.234     R32C30D.D0 to     R32C30D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_755
ROUTE         1     0.840     R32C30D.F0 to     R29C30D.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_25[6]
CTOF_DEL    ---     0.234     R29C30D.C0 to     R29C30D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_708
ROUTE         1     0.825     R29C30D.F0 to     R29C26B.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_51[6]
CTOF_DEL    ---     0.234     R29C26B.C0 to     R29C26B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_693
ROUTE         1     0.194     R29C26B.F0 to     R29C26C.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_55[6]
CTOF_DEL    ---     0.234     R29C26C.D0 to     R29C26C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_686
ROUTE         1     0.972     R29C26C.F0 to     R29C28B.A0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_57[6]
CTOF_DEL    ---     0.234     R29C28B.A0 to     R29C28B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673
ROUTE         2     1.124     R29C28B.F0 to     R29C35B.C1 loraModulator_0.chirpGen0.cosIdeal_0.N_438
CTOF_DEL    ---     0.234     R29C35B.C1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.475   (27.0% logic, 73.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C41A.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.349ns (weighted slack = -6.698ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[15]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.394ns  (25.1% logic, 74.9% route), 11 logic levels.

 Constraint Details:

     11.394ns physical path delay loraModulator_0/chirpGen0/SLICE_26 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.349ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_26 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R23C40A.CLK to     R23C40A.Q0 loraModulator_0/chirpGen0/SLICE_26 (from pll_clko_0)
ROUTE        12     1.317     R23C40A.Q0 to     R26C33C.D1 loraModulator_0/chirpGen0/acc_fast[15]
CTOF_DEL    ---     0.234     R26C33C.D1 to     R26C33C.F1 loraModulator_0/chirpGen0/SLICE_557
ROUTE        18     1.182     R26C33C.F1 to     R29C31C.C0 loraModulator_0/chirpGen0/N_561
CTOF_DEL    ---     0.234     R29C31C.C0 to     R29C31C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1058
ROUTE         1     0.901     R29C31C.F0 to     R30C33D.C0 loraModulator_0/chirpGen0/cosIdeal_0/N_433
CTOF_DEL    ---     0.234     R30C33D.C0 to     R30C33D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_747
ROUTE         1     0.801     R30C33D.F0 to     R30C34A.A0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_m8_0_a2_9
CTOF_DEL    ---     0.234     R30C34A.A0 to     R30C34A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_701
ROUTE         1     0.976     R30C34A.F0 to     R30C28A.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_m8_0_a2_15
CTOF_DEL    ---     0.234     R30C28A.D0 to     R30C28A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_688
ROUTE         1     0.604     R30C28A.F0 to     R29C28C.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_N_17_mux
CTOF_DEL    ---     0.234     R29C28C.C0 to     R29C28C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_675
ROUTE         1     0.383     R29C28C.F0 to     R29C28B.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_RNO[6]
CTOF_DEL    ---     0.234     R29C28B.C0 to     R29C28B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673
ROUTE         2     1.124     R29C28B.F0 to     R29C35B.C1 loraModulator_0.chirpGen0.cosIdeal_0.N_438
CTOF_DEL    ---     0.234     R29C35B.C1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.394   (25.1% logic, 74.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C40A.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.341ns (weighted slack = -6.682ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[25]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.386ns  (29.2% logic, 70.8% route), 13 logic levels.

 Constraint Details:

     11.386ns physical path delay loraModulator_0/chirpGen0/SLICE_243 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.341ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_243 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R26C34D.CLK to     R26C34D.Q1 loraModulator_0/chirpGen0/SLICE_243 (from pll_clko_0)
ROUTE        34     1.115     R26C34D.Q1 to     R24C31A.C1 loraModulator_0/chirpGen0/acc_fast[25]
CTOF_DEL    ---     0.234     R24C31A.C1 to     R24C31A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_615
ROUTE        12     0.794     R24C31A.F1 to     R23C37B.D0 loraModulator_0/chirpGen0/N_736
CTOF_DEL    ---     0.234     R23C37B.D0 to     R23C37B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1011
ROUTE         1     0.770     R23C37B.F0 to     R26C37A.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_a2_18_0[7]
CTOF_DEL    ---     0.234     R26C37A.D0 to     R26C37A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_547
ROUTE         1     0.194     R26C37A.F0 to     R26C37A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_13[7]
CTOF_DEL    ---     0.234     R26C37A.D1 to     R26C37A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_547
ROUTE         1     0.740     R26C37A.F1 to     R28C34B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_27[7]
CTOF_DEL    ---     0.234     R28C34B.D0 to     R28C34B.F0 loraModulator_0/chirpGen0/SLICE_448
ROUTE         1     1.161     R28C34B.F0 to     R23C34D.B0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_35[7]
CTOF_DEL    ---     0.234     R23C34D.B0 to     R23C34D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_408
ROUTE         1     0.636     R23C34D.F0 to     R19C34C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_39[7]
CTOF_DEL    ---     0.234     R19C34C.D0 to     R19C34C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_393
ROUTE         1     0.375     R19C34C.F0 to     R19C34B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_42[7]
CTOF_DEL    ---     0.234     R19C34B.D0 to     R19C34B.F0 loraModulator_0/chirpGen0/SLICE_387
ROUTE         1     0.604     R19C34B.F0 to     R20C34D.C0 loraModulator_0/chirpGen0/sinIdeal_0/N_789
CTOF_DEL    ---     0.234     R20C34D.C0 to     R20C34D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_384
ROUTE         2     1.049     R20C34D.F0 to     R34C34C.D1 Q[8]
CTOF_DEL    ---     0.234     R34C34C.D1 to     R34C34C.F1 IQSerializer_0/SLICE_371
ROUTE         1     0.427     R34C34C.F1 to     R34C35A.D0 IQSerializer_0/N_63
CTOF_DEL    ---     0.234     R34C35A.D0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.386   (29.2% logic, 70.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R26C34D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.338ns (weighted slack = -6.676ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[16]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.383ns  (27.2% logic, 72.8% route), 12 logic levels.

 Constraint Details:

     11.383ns physical path delay loraModulator_0/chirpGen0/SLICE_26 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.338ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_26 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R23C40A.CLK to     R23C40A.Q1 loraModulator_0/chirpGen0/SLICE_26 (from pll_clko_0)
ROUTE        30     1.224     R23C40A.Q1 to     R26C41A.C1 loraModulator_0/chirpGen0/acc_fast[16]
CTOF_DEL    ---     0.234     R26C41A.C1 to     R26C41A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_475
ROUTE         6     1.339     R26C41A.F1 to     R24C31D.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_582_1
CTOF_DEL    ---     0.234     R24C31D.D0 to     R24C31D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_955
ROUTE         1     0.770     R24C31D.F0 to     R26C30A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_830
CTOF_DEL    ---     0.234     R26C30A.D0 to     R26C30A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_485
ROUTE         1     0.489     R26C30A.F0 to     R26C32D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_16[7]
CTOF_DEL    ---     0.234     R26C32D.D0 to     R26C32D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_440
ROUTE         1     0.725     R26C32D.F0 to     R24C32A.C0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_25[7]
CTOF_DEL    ---     0.234     R24C32A.C0 to     R24C32A.F0 loraModulator_0/chirpGen0/SLICE_414
ROUTE         1     0.726     R24C32A.F0 to     R23C31A.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R23C31A.D0 to     R23C31A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_402
ROUTE         1     0.489     R23C31A.F0 to     R23C32C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_33[7]
CTOF_DEL    ---     0.234     R23C32C.D0 to     R23C32C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_392
ROUTE         1     0.858     R23C32C.F0 to     R20C34D.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_672_li
CTOF_DEL    ---     0.234     R20C34D.D0 to     R20C34D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_384
ROUTE         2     1.049     R20C34D.F0 to     R34C34C.D1 Q[8]
CTOF_DEL    ---     0.234     R34C34C.D1 to     R34C34C.F1 IQSerializer_0/SLICE_371
ROUTE         1     0.427     R34C34C.F1 to     R34C35A.D0 IQSerializer_0/N_63
CTOF_DEL    ---     0.234     R34C35A.D0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.383   (27.2% logic, 72.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C40A.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.315ns (weighted slack = -6.630ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast_fast[22]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.360ns  (23.1% logic, 76.9% route), 10 logic levels.

 Constraint Details:

     11.360ns physical path delay loraModulator_0/chirpGen0/SLICE_246 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.315ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_246 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R26C39D.CLK to     R26C39D.Q1 loraModulator_0/chirpGen0/SLICE_246 (from pll_clko_0)
ROUTE         4     0.798     R26C39D.Q1 to     R27C39D.B1 loraModulator_0/chirpGen0/acc_fast_fast[22]
CTOF_DEL    ---     0.234     R27C39D.B1 to     R27C39D.F1 loraModulator_0/chirpGen0/SLICE_584
ROUTE        13     1.936     R27C39D.F1 to     R26C28D.D0 loraModulator_0/chirpGen0/N_588
CTOF_DEL    ---     0.234     R26C28D.D0 to     R26C28D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1063
ROUTE         1     0.909     R26C28D.F0 to     R24C28D.C0 loraModulator_0/chirpGen0/cosIdeal_0/N_490
CTOF_DEL    ---     0.234     R24C28D.C0 to     R24C28D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_754
ROUTE         1     0.604     R24C28D.F0 to     R23C28A.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_20[6]
CTOF_DEL    ---     0.234     R23C28A.C0 to     R23C28A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_729
ROUTE         1     1.148     R23C28A.F0 to     R29C26C.B0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_37[6]
CTOF_DEL    ---     0.234     R29C26C.B0 to     R29C26C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_686
ROUTE         1     0.972     R29C26C.F0 to     R29C28B.A0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_57[6]
CTOF_DEL    ---     0.234     R29C28B.A0 to     R29C28B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673
ROUTE         2     1.124     R29C28B.F0 to     R29C35B.C1 loraModulator_0.chirpGen0.cosIdeal_0.N_438
CTOF_DEL    ---     0.234     R29C35B.C1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.360   (23.1% logic, 76.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R26C39D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.277ns (weighted slack = -6.554ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[17]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.322ns  (27.3% logic, 72.7% route), 12 logic levels.

 Constraint Details:

     11.322ns physical path delay loraModulator_0/chirpGen0/SLICE_27 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.277ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_27 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R23C40B.CLK to     R23C40B.Q0 loraModulator_0/chirpGen0/SLICE_27 (from pll_clko_0)
ROUTE        40     1.378     R23C40B.Q0 to     R23C32B.C1 loraModulator_0/chirpGen0/acc_fast[17]
CTOF_DEL    ---     0.234     R23C32B.C1 to     R23C32B.F1 loraModulator_0/chirpGen0/SLICE_428
ROUTE         9     1.468     R23C32B.F1 to     R26C37A.B0 loraModulator_0/chirpGen0/un1_angle_42lt5
CTOF_DEL    ---     0.234     R26C37A.B0 to     R26C37A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_547
ROUTE         1     0.194     R26C37A.F0 to     R26C37A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_13[7]
CTOF_DEL    ---     0.234     R26C37A.D1 to     R26C37A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_547
ROUTE         1     0.740     R26C37A.F1 to     R28C34B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_27[7]
CTOF_DEL    ---     0.234     R28C34B.D0 to     R28C34B.F0 loraModulator_0/chirpGen0/SLICE_448
ROUTE         1     1.161     R28C34B.F0 to     R23C34D.B0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_35[7]
CTOF_DEL    ---     0.234     R23C34D.B0 to     R23C34D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_408
ROUTE         1     0.636     R23C34D.F0 to     R19C34C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_39[7]
CTOF_DEL    ---     0.234     R19C34C.D0 to     R19C34C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_393
ROUTE         1     0.375     R19C34C.F0 to     R19C34B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_42[7]
CTOF_DEL    ---     0.234     R19C34B.D0 to     R19C34B.F0 loraModulator_0/chirpGen0/SLICE_387
ROUTE         1     0.604     R19C34B.F0 to     R20C34D.C0 loraModulator_0/chirpGen0/sinIdeal_0/N_789
CTOF_DEL    ---     0.234     R20C34D.C0 to     R20C34D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_384
ROUTE         2     1.049     R20C34D.F0 to     R34C34C.D1 Q[8]
CTOF_DEL    ---     0.234     R34C34C.D1 to     R34C34C.F1 IQSerializer_0/SLICE_371
ROUTE         1     0.427     R34C34C.F1 to     R34C35A.D0 IQSerializer_0/N_63
CTOF_DEL    ---     0.234     R34C35A.D0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.322   (27.3% logic, 72.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C40B.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.272ns (weighted slack = -6.544ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast_22_rep2  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.317ns  (25.3% logic, 74.7% route), 11 logic levels.

 Constraint Details:

     11.317ns physical path delay loraModulator_0/chirpGen0/SLICE_29 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.272ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_29 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R23C40D.CLK to     R23C40D.Q1 loraModulator_0/chirpGen0/SLICE_29 (from pll_clko_0)
ROUTE        12     1.376     R23C40D.Q1 to     R26C31C.D1 loraModulator_0/chirpGen0/acc_fast_22_rep2
CTOF_DEL    ---     0.234     R26C31C.D1 to     R26C31C.F1 loraModulator_0/chirpGen0/SLICE_608
ROUTE         7     1.049     R26C31C.F1 to     R29C31C.A0 loraModulator_0/chirpGen0/N_307
CTOF_DEL    ---     0.234     R29C31C.A0 to     R29C31C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1058
ROUTE         1     0.901     R29C31C.F0 to     R30C33D.C0 loraModulator_0/chirpGen0/cosIdeal_0/N_433
CTOF_DEL    ---     0.234     R30C33D.C0 to     R30C33D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_747
ROUTE         1     0.801     R30C33D.F0 to     R30C34A.A0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_m8_0_a2_9
CTOF_DEL    ---     0.234     R30C34A.A0 to     R30C34A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_701
ROUTE         1     0.976     R30C34A.F0 to     R30C28A.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_m8_0_a2_15
CTOF_DEL    ---     0.234     R30C28A.D0 to     R30C28A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_688
ROUTE         1     0.604     R30C28A.F0 to     R29C28C.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_N_17_mux
CTOF_DEL    ---     0.234     R29C28C.C0 to     R29C28C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_675
ROUTE         1     0.383     R29C28C.F0 to     R29C28B.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_RNO[6]
CTOF_DEL    ---     0.234     R29C28B.C0 to     R29C28B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673
ROUTE         2     1.124     R29C28B.F0 to     R29C35B.C1 loraModulator_0.chirpGen0.cosIdeal_0.N_438
CTOF_DEL    ---     0.234     R29C35B.C1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.317   (25.3% logic, 74.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C40D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.266ns (weighted slack = -6.532ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_20_rep1  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.311ns  (25.3% logic, 74.7% route), 11 logic levels.

 Constraint Details:

     11.311ns physical path delay loraModulator_0/chirpGen0/SLICE_235 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.266ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_235 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R27C37C.CLK to     R27C37C.Q0 loraModulator_0/chirpGen0/SLICE_235 (from pll_clko_0)
ROUTE        49     1.792     R27C37C.Q0 to     R22C34D.A1 loraModulator_0/chirpGen0/acc_20_rep1
CTOF_DEL    ---     0.234     R22C34D.A1 to     R22C34D.F1 loraModulator_0/chirpGen0/SLICE_913
ROUTE         2     1.159     R22C34D.F1 to     R29C34D.B0 loraModulator_0/chirpGen0/cosIdeal_0/N_353
CTOF_DEL    ---     0.234     R29C34D.B0 to     R29C34D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_800
ROUTE         1     0.725     R29C34D.F0 to     R29C31A.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_27_1[6]
CTOF_DEL    ---     0.234     R29C31A.D0 to     R29C31A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_757
ROUTE         1     0.414     R29C31A.F0 to     R29C30D.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_43[6]
CTOF_DEL    ---     0.234     R29C30D.D0 to     R29C30D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_708
ROUTE         1     0.825     R29C30D.F0 to     R29C26B.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_51[6]
CTOF_DEL    ---     0.234     R29C26B.C0 to     R29C26B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_693
ROUTE         1     0.194     R29C26B.F0 to     R29C26C.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_55[6]
CTOF_DEL    ---     0.234     R29C26C.D0 to     R29C26C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_686
ROUTE         1     0.972     R29C26C.F0 to     R29C28B.A0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_57[6]
CTOF_DEL    ---     0.234     R29C28B.A0 to     R29C28B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673
ROUTE         2     1.124     R29C28B.F0 to     R29C35B.C1 loraModulator_0.chirpGen0.cosIdeal_0.N_438
CTOF_DEL    ---     0.234     R29C35B.C1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.311   (25.3% logic, 74.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R27C37C.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.254ns (weighted slack = -6.508ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[24]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.299ns  (23.2% logic, 76.8% route), 10 logic levels.

 Constraint Details:

     11.299ns physical path delay loraModulator_0/chirpGen0/SLICE_30 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.254ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_30 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R23C41A.CLK to     R23C41A.Q1 loraModulator_0/chirpGen0/SLICE_30 (from pll_clko_0)
ROUTE        25     1.117     R23C41A.Q1 to     R26C33D.D1 loraModulator_0/chirpGen0/acc_fast[24]
CTOF_DEL    ---     0.234     R26C33D.D1 to     R26C33D.F1 loraModulator_0/chirpGen0/SLICE_522
ROUTE        12     1.322     R26C33D.F1 to     R27C38B.B0 loraModulator_0/chirpGen0/un1_angle_123lt19_2
CTOF_DEL    ---     0.234     R27C38B.B0 to     R27C38B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1096
ROUTE         1     0.840     R27C38B.F0 to     R30C38A.C0 loraModulator_0/chirpGen0/cosIdeal_0/N_465_0
CTOF_DEL    ---     0.234     R30C38A.C0 to     R30C38A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_753
ROUTE         1     0.636     R30C38A.F0 to     R29C40A.D0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_19[6]
CTOF_DEL    ---     0.234     R29C40A.D0 to     R29C40A.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_728
ROUTE         1     1.419     R29C40A.F0 to     R29C26C.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_36[6]
CTOF_DEL    ---     0.234     R29C26C.C0 to     R29C26C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_686
ROUTE         1     0.972     R29C26C.F0 to     R29C28B.A0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_57[6]
CTOF_DEL    ---     0.234     R29C28B.A0 to     R29C28B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673
ROUTE         2     1.124     R29C28B.F0 to     R29C35B.C1 loraModulator_0.chirpGen0.cosIdeal_0.N_438
CTOF_DEL    ---     0.234     R29C35B.C1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.299   (23.2% logic, 76.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C41A.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.233ns (weighted slack = -6.466ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc_fast[17]  (from pll_clko_0 +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko_0 -)

   Delay:              11.278ns  (28.9% logic, 71.1% route), 12 logic levels.

 Constraint Details:

     11.278ns physical path delay loraModulator_0/chirpGen0/SLICE_27 to IQSerializer_0/DEDFF_0/SLICE_187 exceeds
      7.813ns delay constraint less
      0.000ns skew and
     -0.232ns DIN_SET requirement (totaling 8.045ns) by 3.233ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_27 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R23C40B.CLK to     R23C40B.Q0 loraModulator_0/chirpGen0/SLICE_27 (from pll_clko_0)
ROUTE        40     1.044     R23C40B.Q0 to     R26C40D.C1 loraModulator_0/chirpGen0/acc_fast[17]
CTOF_DEL    ---     0.234     R26C40D.C1 to     R26C40D.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_592
ROUTE        22     1.180     R26C40D.F1 to     R24C38B.A1 loraModulator_0/chirpGen0/N_557
CTOF_DEL    ---     0.234     R24C38B.A1 to     R24C38B.F1 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_740
ROUTE         1     0.560     R24C38B.F1 to     R24C38B.B0 loraModulator_0/chirpGen0/cosIdeal_0/N_1431
CTOF_DEL    ---     0.234     R24C38B.B0 to     R24C38B.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_740
ROUTE         1     0.825     R24C38B.F0 to     R20C38C.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_i_o2_6_0[7]
CTOF_DEL    ---     0.234     R20C38C.C0 to     R20C38C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_699
ROUTE         2     0.970     R20C38C.F0 to     R20C37D.B0 loraModulator_0/chirpGen0/cosIdeal_0/N_758
CTOF_DEL    ---     0.234     R20C37D.B0 to     R20C37D.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_685
ROUTE         1     0.604     R20C37D.F0 to     R20C35C.C0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_i_o2_0_31[7]
CTOF_DEL    ---     0.234     R20C35C.C0 to     R20C35C.F0 loraModulator_0/chirpGen0/cosIdeal_0/SLICE_677
ROUTE         1     0.414     R20C35C.F0 to     R21C35C.D1 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_i_o2_0_32[7]
CTOOFX_DEL  ---     0.398     R21C35C.D1 to   R21C35C.OFX0 loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_i_m3[7]/SLICE_341
ROUTE         2     0.983   R21C35C.OFX0 to     R29C35B.C0 loraModulator_0.chirpGen0.N_777
CTOF_DEL    ---     0.234     R29C35B.C0 to     R29C35B.F0 IQSerializer_0/SLICE_345
ROUTE         1     0.194     R29C35B.F0 to     R29C35B.D1 IQSerializer_0/DEDFF_D1_iv_0_m2_1_1
CTOF_DEL    ---     0.234     R29C35B.D1 to     R29C35B.F1 IQSerializer_0/SLICE_345
ROUTE         1     1.050     R29C35B.F1 to     R34C35A.B0 IQSerializer_0/N_43
CTOF_DEL    ---     0.234     R34C35A.B0 to     R34C35A.F0 IQSerializer_0/SLICE_372
ROUTE         1     0.194     R34C35A.F0 to     R34C35D.D0 IQSerializer_0/DEDFF_D1_iv_0_3
CTOF_DEL    ---     0.234     R34C35D.D0 to     R34C35D.F0 IQSerializer_0/DEDFF_0/SLICE_187
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko_0)
                  --------
                   11.278   (28.9% logic, 71.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/chirpGen0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R23C40B.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/DEDFF_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     2.141  PLL_BL0.CLKOP to    R34C35D.CLK pll_clko_0
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  44.476MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "my_pll_instance/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 26.250ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            top_clk

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:    5.000ns is the minimum period for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pll_clko_0" 64.000000    |             |             |
MHz ;                                   |   64.000 MHz|   44.476 MHz|  12 *
                                        |             |             |
FREQUENCY NET "my_pll_instance/CLKIt"   |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |    31.250 ns|     5.000 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
IQSerializer_0/DEDFF_0/Q2               |       1|    3598|     87.84%
                                        |        |        |
IQSerializer_0/DEDFF_D1_iv_0_3          |       1|    2860|     69.82%
                                        |        |        |
IQSerializer_0/N_43                     |       1|    1560|     38.09%
                                        |        |        |
IQSerializer_0/N_63                     |       1|    1212|     29.59%
                                        |        |        |
loraModulator_0.chirpGen0.cosIdeal_0.N_4|        |        |
38                                      |       2|     943|     23.02%
                                        |        |        |
loraModulator_0.chirpGen0.N_504         |       2|     788|     19.24%
                                        |        |        |
IQSerializer_0/DEDFF_D1_iv_0_m2_1_1     |       1|     617|     15.06%
                                        |        |        |
loraModulator_0.chirpGen0.N_777         |       2|     611|     14.92%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_p|        |        |
haseOut_1_cry_cry[32]                   |       1|     498|     12.16%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_p|        |        |
haseOut30                               |      34|     498|     12.16%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_p|        |        |
haseOut_1_cry[32]                       |       1|     498|     12.16%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_p|        |        |
haseOut_1_cry[28]                       |       1|     497|     12.13%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_p|        |        |
haseOut_1_cry[24]                       |       1|     497|     12.13%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_p|        |        |
haseOut_1_df22                          |       1|     497|     12.13%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/un1_B|        |        |
W_SR_add_R5                             |       2|     497|     12.13%
                                        |        |        |
loraModulator_0/BW_SR[18]               |       7|     497|     12.13%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/phase|        |        |
Out_cry_20                              |       1|     477|     11.65%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/phase|        |        |
Out_cry_18                              |       1|     477|     11.65%
                                        |        |        |
loraModulator_0/chirpGen0/phase_u1/phase|        |        |
Out_cry_16                              |       1|     477|     11.65%
                                        |        |        |
Q[8]                                    |       2|     424|     10.35%
                                        |        |        |
IQSerializer_0/N_50                     |       1|     410|     10.01%
                                        |        |        |
IQSerializer_0/DEDFF_0/Q2_N_2L1         |       1|     410|     10.01%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: my_pll_instance/CLKIt   Source: my_pll_instance/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pll_clko_0   Source: my_pll_instance/PLLInst_0.CLKOP   Loads: 218
   Covered under: FREQUENCY NET "pll_clko_0" 64.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 16288153
Cumulative negative slack: 8894144

Constraints cover 21389231 paths, 3 nets, and 8087 connections (99.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Fri Jun 28 11:20:47 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o lora_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_lora_tx/promote.xml lora_tx_impl1.ncd lora_tx_impl1.prf 
Design file:     lora_tx_impl1.ncd
Preference file: lora_tx_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "pll_clko_0" 64.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter[2]  (from pll_clko_0 -)
   Destination:    FF         Data in        IQSerializer_0/QCounter[2]  (to pll_clko_0 -)

   Delay:               0.285ns  (79.6% logic, 20.4% route), 2 logic levels.

 Constraint Details:

      0.285ns physical path delay IQSerializer_0/SLICE_192 to IQSerializer_0/SLICE_192 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.168ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_192 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R36C34B.CLK to     R36C34B.Q0 IQSerializer_0/SLICE_192 (from pll_clko_0)
ROUTE         9     0.058     R36C34B.Q0 to     R36C34B.D0 IQSerializer_0/QCounter[2]
CTOF_DEL    ---     0.075     R36C34B.D0 to     R36C34B.F0 IQSerializer_0/SLICE_192
ROUTE         1     0.000     R36C34B.F0 to    R36C34B.DI0 IQSerializer_0/N_24_i (to pll_clko_0)
                  --------
                    0.285   (79.6% logic, 20.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R36C34B.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R36C34B.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/symbol_size[9]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/symbol_size[9]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_287 to loraModulator_0/constant0/SLICE_287 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_287 to loraModulator_0/constant0/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C30B.CLK to     R17C30B.Q1 loraModulator_0/constant0/SLICE_287 (from pll_clko_0)
ROUTE         2     0.128     R17C30B.Q1 to     R17C30B.M1 loraModulator_0/symbol_size[9] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R17C30B.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R17C30B.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/symbol_size[3]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/symbol_size[3]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_284 to loraModulator_0/constant0/SLICE_284 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_284 to loraModulator_0/constant0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R30C32C.CLK to     R30C32C.Q1 loraModulator_0/constant0/SLICE_284 (from pll_clko_0)
ROUTE         2     0.128     R30C32C.Q1 to     R30C32C.M1 loraModulator_0/symbol_size[3] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R30C32C.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R30C32C.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/phaseInc_val[33]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/phaseInc_val[33]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_282 to loraModulator_0/constant0/SLICE_282 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_282 to loraModulator_0/constant0/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R9C49A.CLK to      R9C49A.Q1 loraModulator_0/constant0/SLICE_282 (from pll_clko_0)
ROUTE         2     0.128      R9C49A.Q1 to      R9C49A.M1 loraModulator_0/phaseInc_val[33] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C49A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C49A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/symbol_size[14]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/symbol_size[14]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_291 to loraModulator_0/constant0/SLICE_291 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_291 to loraModulator_0/constant0/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R18C31D.CLK to     R18C31D.Q1 loraModulator_0/constant0/SLICE_291 (from pll_clko_0)
ROUTE         2     0.128     R18C31D.Q1 to     R18C31D.M1 loraModulator_0/symbol_size[14] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R18C31D.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R18C31D.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[1]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/BW_SR[1]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_202 to loraModulator_0/constant0/SLICE_202 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_202 to loraModulator_0/constant0/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R15C51A.CLK to     R15C51A.Q1 loraModulator_0/constant0/SLICE_202 (from pll_clko_0)
ROUTE         6     0.128     R15C51A.Q1 to     R15C51A.M1 loraModulator_0/BW_SR[1] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R15C51A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R15C51A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/symbol_size[20]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/symbol_size[20]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_294 to loraModulator_0/constant0/SLICE_294 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_294 to loraModulator_0/constant0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R18C32B.CLK to     R18C32B.Q1 loraModulator_0/constant0/SLICE_294 (from pll_clko_0)
ROUTE         2     0.128     R18C32B.Q1 to     R18C32B.M1 loraModulator_0/symbol_size[20] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R18C32B.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to    R18C32B.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/phaseInc_val[27]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/phaseInc_val[27]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_279 to loraModulator_0/constant0/SLICE_279 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_279 to loraModulator_0/constant0/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R9C48A.CLK to      R9C48A.Q1 loraModulator_0/constant0/SLICE_279 (from pll_clko_0)
ROUTE         2     0.128      R9C48A.Q1 to      R9C48A.M1 loraModulator_0/phaseInc_val[27] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C48A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C48A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/phaseInc_val[19]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/phaseInc_val[19]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_275 to loraModulator_0/constant0/SLICE_275 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_275 to loraModulator_0/constant0/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R9C47D.CLK to      R9C47D.Q1 loraModulator_0/constant0/SLICE_275 (from pll_clko_0)
ROUTE         2     0.128      R9C47D.Q1 to      R9C47D.M1 loraModulator_0/phaseInc_val[19] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C47D.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C47D.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/phaseInc_val[15]  (from pll_clko_0 +)
   Destination:    FF         Data in        loraModulator_0/constant0/phaseInc_val[15]  (to pll_clko_0 +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay loraModulator_0/constant0/SLICE_273 to loraModulator_0/constant0/SLICE_273 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_273 to loraModulator_0/constant0/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R9C47A.CLK to      R9C47A.Q1 loraModulator_0/constant0/SLICE_273 (from pll_clko_0)
ROUTE         2     0.128      R9C47A.Q1 to      R9C47A.M1 loraModulator_0/phaseInc_val[15] (to pll_clko_0)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C47A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to loraModulator_0/constant0/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.633  PLL_BL0.CLKOP to     R9C47A.CLK pll_clko_0
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "my_pll_instance/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pll_clko_0" 64.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.168 ns|   2  
                                        |             |             |
FREQUENCY NET "my_pll_instance/CLKIt"   |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: my_pll_instance/CLKIt   Source: my_pll_instance/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pll_clko_0   Source: my_pll_instance/PLLInst_0.CLKOP   Loads: 218
   Covered under: FREQUENCY NET "pll_clko_0" 64.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 21389231 paths, 3 nets, and 8087 connections (99.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 16288153 (setup), 0 (hold)
Cumulative negative slack: 8894144 (8894144+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

