	component nios_system is
		port (
			clk_clk         : in  std_logic                    := 'X';             -- clk
			reset_reset_n   : in  std_logic                    := 'X';             -- reset_n
			switch1_export  : in  std_logic_vector(2 downto 0) := (others => 'X'); -- export
			rst_export      : in  std_logic                    := 'X';             -- export
			display1_export : out std_logic_vector(6 downto 0);                    -- export
			display2_export : out std_logic_vector(6 downto 0);                    -- export
			display3_export : out std_logic_vector(6 downto 0)                     -- export
		);
	end component nios_system;

