

================================================================
== Vivado HLS Report for 'operator_long_div3'
================================================================
* Date:           Fri Aug  3 11:22:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    28.424|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_94   |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_101  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_107  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_113  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_119  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_125  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_131  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_137  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 28.4>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 60, i32 63) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 4 'partselect' 'p_Result_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.55ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_i_i, i2 0) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 5 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 6 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i4, i2 } %call_ret_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 7 'extractvalue' 'r_V_ret_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_13_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 56, i32 59) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 8 'partselect' 'p_Result_13_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.55ns)   --->   "%call_ret_1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_1_i_i, i2 %r_V_ret_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 9 'call' 'call_ret_1_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 10 'extractvalue' 'q_chunk_V_0_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 11 'extractvalue' 'r_V_ret_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_13_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 52, i32 55) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 12 'partselect' 'p_Result_13_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.55ns)   --->   "%call_ret_2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_2_i_i, i2 %r_V_ret_1_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 13 'call' 'call_ret_2_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 14 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 15 'extractvalue' 'r_V_ret_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_13_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 48, i32 51) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 16 'partselect' 'p_Result_13_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.55ns)   --->   "%call_ret_3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_3_i_i, i2 %r_V_ret_2_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 17 'call' 'call_ret_3_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 18 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 19 'extractvalue' 'r_V_ret_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_13_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 44, i32 47) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 20 'partselect' 'p_Result_13_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.55ns)   --->   "%call_ret_4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_4_i_i, i2 %r_V_ret_3_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 21 'call' 'call_ret_4_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 22 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 23 'extractvalue' 'r_V_ret_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_13_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 40, i32 43) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 24 'partselect' 'p_Result_13_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.55ns)   --->   "%call_ret_5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_5_i_i, i2 %r_V_ret_4_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 25 'call' 'call_ret_5_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 26 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 27 'extractvalue' 'r_V_ret_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_13_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 36, i32 39) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 28 'partselect' 'p_Result_13_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.55ns)   --->   "%call_ret_6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_6_i_i, i2 %r_V_ret_5_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 29 'call' 'call_ret_6_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 30 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 31 'extractvalue' 'r_V_ret_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_13_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 32, i32 35) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 32 'partselect' 'p_Result_13_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.55ns)   --->   "%call_ret_7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_7_i_i, i2 %r_V_ret_6_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 33 'call' 'call_ret_7_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 34 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 35 'extractvalue' 'r_V_ret_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 28, i32 31) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 36 'partselect' 'p_Result_13_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_13_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 24, i32 27) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 37 'partselect' 'p_Result_13_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_13_i_i_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 20, i32 23) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 38 'partselect' 'p_Result_13_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_13_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 16, i32 19) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 39 'partselect' 'p_Result_13_10_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 12, i32 15) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 40 'partselect' 'p_Result_13_11_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_13_12_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 8, i32 11) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 41 'partselect' 'p_Result_13_12_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_13_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 4, i32 7) nounwind" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 42 'partselect' 'p_Result_13_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %in_read to i4" [test.cpp:1422->test.cpp:1431->test.cpp:1437]   --->   Operation 43 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.4>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !362"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !368"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_long_div3_s) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:1435]   --->   Operation 47 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.55ns)   --->   "%call_ret_8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_8_i_i, i2 %r_V_ret_7_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 48 'call' 'call_ret_8_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 49 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 50 'extractvalue' 'r_V_ret_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.55ns)   --->   "%call_ret_9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_9_i_i, i2 %r_V_ret_8_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 51 'call' 'call_ret_9_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 52 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 53 'extractvalue' 'r_V_ret_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.55ns)   --->   "%call_ret_i_i_5 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_i_i_4, i2 %r_V_ret_9_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 54 'call' 'call_ret_i_i_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i_6 = extractvalue { i4, i2 } %call_ret_i_i_5, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 55 'extractvalue' 'q_chunk_V_0_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_7 = extractvalue { i4, i2 } %call_ret_i_i_5, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 56 'extractvalue' 'r_V_ret_i_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.55ns)   --->   "%call_ret_10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_10_i_i, i2 %r_V_ret_i_i_7) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 57 'call' 'call_ret_10_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 58 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 59 'extractvalue' 'r_V_ret_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.55ns)   --->   "%call_ret_11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_11_i_i, i2 %r_V_ret_10_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 60 'call' 'call_ret_11_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 61 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 62 'extractvalue' 'r_V_ret_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.55ns)   --->   "%call_ret_12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_12_i_i, i2 %r_V_ret_11_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 63 'call' 'call_ret_12_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i4, i2 } %call_ret_12_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 64 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_ret_12_i_i = extractvalue { i4, i2 } %call_ret_12_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 65 'extractvalue' 'r_V_ret_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.55ns)   --->   "%call_ret_13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13_13_i_i, i2 %r_V_ret_12_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 66 'call' 'call_ret_13_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%q_chunk_V_0_13_i_i = extractvalue { i4, i2 } %call_ret_13_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 67 'extractvalue' 'q_chunk_V_0_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_ret_13_i_i = extractvalue { i4, i2 } %call_ret_13_i_i, 1" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 68 'extractvalue' 'r_V_ret_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.55ns)   --->   "%call_ret_14_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp, i2 %r_V_ret_13_i_i) nounwind" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 69 'call' 'call_ret_14_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%q_chunk_V_0_14_i_i = extractvalue { i4, i2 } %call_ret_14_i_i, 0" [test.cpp:1423->test.cpp:1431->test.cpp:1437]   --->   Operation 70 'extractvalue' 'q_chunk_V_0_14_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%agg_result_V_0_i_i = call i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V_0_i_i, i4 %q_chunk_V_0_1_i_i, i4 %q_chunk_V_0_2_i_i, i4 %q_chunk_V_0_3_i_i, i4 %q_chunk_V_0_4_i_i, i4 %q_chunk_V_0_5_i_i, i4 %q_chunk_V_0_6_i_i, i4 %q_chunk_V_0_7_i_i, i4 %q_chunk_V_0_8_i_i, i4 %q_chunk_V_0_9_i_i, i4 %q_chunk_V_0_i_i_6, i4 %q_chunk_V_0_10_i_i, i4 %q_chunk_V_0_11_i_i, i4 %q_chunk_V_0_12_i_i, i4 %q_chunk_V_0_13_i_i, i4 %q_chunk_V_0_14_i_i) nounwind" [test.cpp:1424->test.cpp:1431->test.cpp:1437]   --->   Operation 71 'bitconcatenate' 'agg_result_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret i64 %agg_result_V_0_i_i" [test.cpp:1437]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read            (read          ) [ 000]
p_Result_13_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 001]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_13_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
q_chunk_V_0_1_i_i  (extractvalue  ) [ 001]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_13_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 001]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_13_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_13_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 000]
p_Result_13_5_i_i  (partselect    ) [ 000]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 001]
r_V_ret_5_i_i      (extractvalue  ) [ 000]
p_Result_13_6_i_i  (partselect    ) [ 000]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 001]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
p_Result_13_7_i_i  (partselect    ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 001]
r_V_ret_7_i_i      (extractvalue  ) [ 001]
p_Result_13_8_i_i  (partselect    ) [ 001]
p_Result_13_9_i_i  (partselect    ) [ 001]
p_Result_13_i_i_4  (partselect    ) [ 001]
p_Result_13_10_i_i (partselect    ) [ 001]
p_Result_13_11_i_i (partselect    ) [ 001]
p_Result_13_12_i_i (partselect    ) [ 001]
p_Result_13_13_i_i (partselect    ) [ 001]
tmp                (trunc         ) [ 001]
StgValue_44        (specbitsmap   ) [ 000]
StgValue_45        (specbitsmap   ) [ 000]
StgValue_46        (spectopmodule ) [ 000]
StgValue_47        (speclatency   ) [ 000]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000]
r_V_ret_9_i_i      (extractvalue  ) [ 000]
call_ret_i_i_5     (call          ) [ 000]
q_chunk_V_0_i_i_6  (extractvalue  ) [ 000]
r_V_ret_i_i_7      (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
r_V_ret_12_i_i     (extractvalue  ) [ 000]
call_ret_13_i_i    (call          ) [ 000]
q_chunk_V_0_13_i_i (extractvalue  ) [ 000]
r_V_ret_13_i_i     (extractvalue  ) [ 000]
call_ret_14_i_i    (call          ) [ 000]
q_chunk_V_0_14_i_i (extractvalue  ) [ 000]
agg_result_V_0_i_i (bitconcatenate) [ 000]
StgValue_72        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_long_div3_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="in_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_lut_div3_chunk_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_lut_div3_chunk_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="0" index="2" bw="2" slack="0"/>
<pin id="105" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_lut_div3_chunk_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_i_i_5/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_lut_div3_chunk_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="0" index="2" bw="2" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_lut_div3_chunk_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_lut_div3_chunk_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_5_i_i/1 call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_lut_div3_chunk_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_6_i_i/1 call_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_lut_div3_chunk_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="0" index="2" bw="2" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_7_i_i/1 call_ret_14_i_i/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_i_i/1 q_chunk_V_0_8_i_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_1_i_i/1 q_chunk_V_0_9_i_i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_i_i_6/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_i_i_7/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/1 q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_5_i_i/1 r_V_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/1 q_chunk_V_0_13_i_i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_6_i_i/1 r_V_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_7_i_i/1 q_chunk_V_0_14_i_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_13_i_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i_i/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Result_13_1_i_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_1_i_i/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_13_2_i_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="0" index="3" bw="7" slack="0"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_2_i_i/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_13_3_i_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_3_i_i/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_13_4_i_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_4_i_i/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_13_5_i_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_5_i_i/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_13_6_i_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_6_i_i/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_13_7_i_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_7_i_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="r_V_ret_7_i_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_7_i_i/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_Result_13_8_i_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_8_i_i/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_13_9_i_i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_9_i_i/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_13_i_i_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="0" index="3" bw="6" slack="0"/>
<pin id="327" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i_i_4/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_13_10_i_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_10_i_i/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_13_11_i_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="0" index="3" bw="5" slack="0"/>
<pin id="347" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_11_i_i/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Result_13_12_i_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="0" index="3" bw="5" slack="0"/>
<pin id="357" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_12_i_i/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_13_13_i_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="4" slack="0"/>
<pin id="367" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_13_i_i/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="agg_result_V_0_i_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="1"/>
<pin id="379" dir="0" index="2" bw="4" slack="1"/>
<pin id="380" dir="0" index="3" bw="4" slack="1"/>
<pin id="381" dir="0" index="4" bw="4" slack="1"/>
<pin id="382" dir="0" index="5" bw="4" slack="1"/>
<pin id="383" dir="0" index="6" bw="4" slack="1"/>
<pin id="384" dir="0" index="7" bw="4" slack="1"/>
<pin id="385" dir="0" index="8" bw="4" slack="1"/>
<pin id="386" dir="0" index="9" bw="4" slack="0"/>
<pin id="387" dir="0" index="10" bw="4" slack="0"/>
<pin id="388" dir="0" index="11" bw="4" slack="0"/>
<pin id="389" dir="0" index="12" bw="4" slack="0"/>
<pin id="390" dir="0" index="13" bw="4" slack="0"/>
<pin id="391" dir="0" index="14" bw="4" slack="0"/>
<pin id="392" dir="0" index="15" bw="4" slack="0"/>
<pin id="393" dir="0" index="16" bw="4" slack="0"/>
<pin id="394" dir="1" index="17" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="q_chunk_V_0_i_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_i_i "/>
</bind>
</comp>

<comp id="409" class="1005" name="q_chunk_V_0_1_i_i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_1_i_i "/>
</bind>
</comp>

<comp id="414" class="1005" name="q_chunk_V_0_2_i_i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_2_i_i "/>
</bind>
</comp>

<comp id="419" class="1005" name="q_chunk_V_0_3_i_i_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="q_chunk_V_0_4_i_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="429" class="1005" name="q_chunk_V_0_5_i_i_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="434" class="1005" name="q_chunk_V_0_6_i_i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_6_i_i "/>
</bind>
</comp>

<comp id="439" class="1005" name="q_chunk_V_0_7_i_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_7_i_i "/>
</bind>
</comp>

<comp id="444" class="1005" name="r_V_ret_7_i_i_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_7_i_i "/>
</bind>
</comp>

<comp id="449" class="1005" name="p_Result_13_8_i_i_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_8_i_i "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_Result_13_9_i_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_9_i_i "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_Result_13_i_i_4_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_i_i_4 "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_Result_13_10_i_i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_10_i_i "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_Result_13_11_i_i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_11_i_i "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_Result_13_12_i_i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_12_i_i "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_Result_13_13_i_i_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_13_i_i "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="94" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="94" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="155"><net_src comp="101" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="101" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="164"><net_src comp="107" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="107" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="173"><net_src comp="113" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="113" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="182"><net_src comp="119" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="119" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="191"><net_src comp="125" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="125" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="200"><net_src comp="131" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="131" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="209"><net_src comp="137" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="88" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="220"><net_src comp="210" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="88" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="231"><net_src comp="221" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="88" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="242"><net_src comp="232" pin="4"/><net_sink comp="107" pin=1"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="88" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="253"><net_src comp="243" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="88" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="264"><net_src comp="254" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="88" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="275"><net_src comp="265" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="88" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="286"><net_src comp="276" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="88" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="297"><net_src comp="287" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="301"><net_src comp="137" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="88" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="4" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="88" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="4" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="88" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="88" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="54" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="4" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="88" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="4" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="88" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="4" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="88" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="68" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="88" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="395"><net_src comp="86" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="396"><net_src comp="143" pin="1"/><net_sink comp="376" pin=9"/></net>

<net id="397"><net_src comp="152" pin="1"/><net_sink comp="376" pin=10"/></net>

<net id="398"><net_src comp="161" pin="1"/><net_sink comp="376" pin=11"/></net>

<net id="399"><net_src comp="170" pin="1"/><net_sink comp="376" pin=12"/></net>

<net id="400"><net_src comp="179" pin="1"/><net_sink comp="376" pin=13"/></net>

<net id="401"><net_src comp="188" pin="1"/><net_sink comp="376" pin=14"/></net>

<net id="402"><net_src comp="197" pin="1"/><net_sink comp="376" pin=15"/></net>

<net id="403"><net_src comp="206" pin="1"/><net_sink comp="376" pin=16"/></net>

<net id="407"><net_src comp="143" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="412"><net_src comp="152" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="417"><net_src comp="161" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="422"><net_src comp="170" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="427"><net_src comp="179" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="432"><net_src comp="188" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="376" pin=6"/></net>

<net id="437"><net_src comp="197" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="376" pin=7"/></net>

<net id="442"><net_src comp="206" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="376" pin=8"/></net>

<net id="447"><net_src comp="298" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="452"><net_src comp="302" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="457"><net_src comp="312" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="462"><net_src comp="322" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="467"><net_src comp="332" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="472"><net_src comp="342" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="477"><net_src comp="352" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="482"><net_src comp="362" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="487"><net_src comp="372" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="137" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_long_div3 : in_r | {1 }
  - Chain level:
	State 1
		call_ret_i_i : 1
		q_chunk_V_0_i_i : 2
		r_V_ret_i_i : 2
		call_ret_1_i_i : 3
		q_chunk_V_0_1_i_i : 4
		r_V_ret_1_i_i : 4
		call_ret_2_i_i : 5
		q_chunk_V_0_2_i_i : 6
		r_V_ret_2_i_i : 6
		call_ret_3_i_i : 7
		q_chunk_V_0_3_i_i : 8
		r_V_ret_3_i_i : 8
		call_ret_4_i_i : 9
		q_chunk_V_0_4_i_i : 10
		r_V_ret_4_i_i : 10
		call_ret_5_i_i : 11
		q_chunk_V_0_5_i_i : 12
		r_V_ret_5_i_i : 12
		call_ret_6_i_i : 13
		q_chunk_V_0_6_i_i : 14
		r_V_ret_6_i_i : 14
		call_ret_7_i_i : 15
		q_chunk_V_0_7_i_i : 16
		r_V_ret_7_i_i : 16
	State 2
		q_chunk_V_0_8_i_i : 1
		r_V_ret_8_i_i : 1
		call_ret_9_i_i : 2
		q_chunk_V_0_9_i_i : 3
		r_V_ret_9_i_i : 3
		call_ret_i_i_5 : 4
		q_chunk_V_0_i_i_6 : 5
		r_V_ret_i_i_7 : 5
		call_ret_10_i_i : 6
		q_chunk_V_0_10_i_i : 7
		r_V_ret_10_i_i : 7
		call_ret_11_i_i : 8
		q_chunk_V_0_11_i_i : 9
		r_V_ret_11_i_i : 9
		call_ret_12_i_i : 10
		q_chunk_V_0_12_i_i : 11
		r_V_ret_12_i_i : 11
		call_ret_13_i_i : 12
		q_chunk_V_0_13_i_i : 13
		r_V_ret_13_i_i : 13
		call_ret_14_i_i : 14
		q_chunk_V_0_14_i_i : 15
		agg_result_V_0_i_i : 16
		StgValue_72 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |  grp_lut_div3_chunk_fu_94 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_101 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_107 |    0    |   1638  |
|   call   | grp_lut_div3_chunk_fu_113 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_119 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_125 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_131 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_137 |    0    |   1638  |
|----------|---------------------------|---------|---------|
|   read   |     in_read_read_fu_88    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_143        |    0    |    0    |
|          |         grp_fu_147        |    0    |    0    |
|          |         grp_fu_152        |    0    |    0    |
|          |         grp_fu_156        |    0    |    0    |
|          |         grp_fu_161        |    0    |    0    |
|          |         grp_fu_165        |    0    |    0    |
|          |         grp_fu_170        |    0    |    0    |
|extractvalue|         grp_fu_174        |    0    |    0    |
|          |         grp_fu_179        |    0    |    0    |
|          |         grp_fu_183        |    0    |    0    |
|          |         grp_fu_188        |    0    |    0    |
|          |         grp_fu_192        |    0    |    0    |
|          |         grp_fu_197        |    0    |    0    |
|          |         grp_fu_201        |    0    |    0    |
|          |         grp_fu_206        |    0    |    0    |
|          |    r_V_ret_7_i_i_fu_298   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   p_Result_13_i_i_fu_210  |    0    |    0    |
|          |  p_Result_13_1_i_i_fu_221 |    0    |    0    |
|          |  p_Result_13_2_i_i_fu_232 |    0    |    0    |
|          |  p_Result_13_3_i_i_fu_243 |    0    |    0    |
|          |  p_Result_13_4_i_i_fu_254 |    0    |    0    |
|          |  p_Result_13_5_i_i_fu_265 |    0    |    0    |
|          |  p_Result_13_6_i_i_fu_276 |    0    |    0    |
|partselect|  p_Result_13_7_i_i_fu_287 |    0    |    0    |
|          |  p_Result_13_8_i_i_fu_302 |    0    |    0    |
|          |  p_Result_13_9_i_i_fu_312 |    0    |    0    |
|          |  p_Result_13_i_i_4_fu_322 |    0    |    0    |
|          | p_Result_13_10_i_i_fu_332 |    0    |    0    |
|          | p_Result_13_11_i_i_fu_342 |    0    |    0    |
|          | p_Result_13_12_i_i_fu_352 |    0    |    0    |
|          | p_Result_13_13_i_i_fu_362 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |         tmp_fu_372        |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate| agg_result_V_0_i_i_fu_376 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |  13104  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|p_Result_13_10_i_i_reg_464|    4   |
|p_Result_13_11_i_i_reg_469|    4   |
|p_Result_13_12_i_i_reg_474|    4   |
|p_Result_13_13_i_i_reg_479|    4   |
| p_Result_13_8_i_i_reg_449|    4   |
| p_Result_13_9_i_i_reg_454|    4   |
| p_Result_13_i_i_4_reg_459|    4   |
| q_chunk_V_0_1_i_i_reg_409|    4   |
| q_chunk_V_0_2_i_i_reg_414|    4   |
| q_chunk_V_0_3_i_i_reg_419|    4   |
| q_chunk_V_0_4_i_i_reg_424|    4   |
| q_chunk_V_0_5_i_i_reg_429|    4   |
| q_chunk_V_0_6_i_i_reg_434|    4   |
| q_chunk_V_0_7_i_i_reg_439|    4   |
|  q_chunk_V_0_i_i_reg_404 |    4   |
|   r_V_ret_7_i_i_reg_444  |    2   |
|        tmp_reg_484       |    4   |
+--------------------------+--------+
|           Total          |   66   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|  grp_lut_div3_chunk_fu_94 |  p1  |   2  |   4  |    8   ||    9    |
|  grp_lut_div3_chunk_fu_94 |  p2  |   2  |   2  |    4   ||    9    |
| grp_lut_div3_chunk_fu_101 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_107 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_113 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_119 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_125 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_131 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_137 |  p1  |   2  |   4  |    8   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   68   ||  9.549  ||    81   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  13104 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   66   |  13185 |
+-----------+--------+--------+--------+
