
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001282                       # Number of seconds simulated
sim_ticks                                  1281972528                       # Number of ticks simulated
final_tick                                 1281972528                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226664                       # Simulator instruction rate (inst/s)
host_op_rate                                   226663                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              142115020                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697612                       # Number of bytes of host memory used
host_seconds                                     9.02                       # Real time elapsed on the host
sim_insts                                     2044651                       # Number of instructions simulated
sim_ops                                       2044651                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        119232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             601536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       119232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        10944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9399                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         93006673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        293597555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8536844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          3844076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           898615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3694307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           948538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3544538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           948538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4293384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           998461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4343307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           299538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          3344845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           199692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4193538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           798769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4243461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           449308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3794153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           199692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3844076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1248077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4193538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          2146692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4143615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           349461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3494615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          4443153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4293384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           599077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4293384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             469226904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     93006673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8536844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       898615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       948538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       948538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       998461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       299538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       199692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       798769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       449308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       199692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1248077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      2146692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       349461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      4443153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       599077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        116071130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        93006673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       293597555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8536844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         3844076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          898615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3694307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          948538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3544538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          948538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4293384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          998461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4343307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          299538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         3344845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          199692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4193538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          798769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4243461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          449308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3794153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          199692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3844076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1248077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4193538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         2146692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4143615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          349461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3494615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         4443153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4293384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          599077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4293384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469226904                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132462                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73769                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5649                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88890                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66337                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.628192                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26432                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               79                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3635                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2886                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            749                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     179612                       # DTB read hits
system.cpu00.dtb.read_misses                      606                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180218                       # DTB read accesses
system.cpu00.dtb.write_hits                    127702                       # DTB write hits
system.cpu00.dtb.write_misses                    1045                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128747                       # DTB write accesses
system.cpu00.dtb.data_hits                     307314                       # DTB hits
system.cpu00.dtb.data_misses                     1651                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 308965                       # DTB accesses
system.cpu00.itb.fetch_hits                    149003                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149158                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1817                       # Number of system calls
system.cpu00.numCycles                         963907                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            75249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188978                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132462                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95655                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      692375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12652                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                573                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         5917                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          592                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149003                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2512                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           781032                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.522317                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.767098                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 563617     72.16%     72.16% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16365      2.10%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17315      2.22%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16857      2.16%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37941      4.86%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15681      2.01%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18748      2.40%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11309      1.45%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83199     10.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             781032                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.137422                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.233499                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  84022                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              529495                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  130106                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32824                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4585                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26506                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1797                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124882                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7319                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4585                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  99743                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 82698                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       211734                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147342                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              234930                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105387                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2677                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21937                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1282                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               201221                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757679                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368853                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210830                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155736                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668960                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88719                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4020                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1654                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  146460                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179266                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135290                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31940                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          11974                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2753                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950429                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1687                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          377                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       781032                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.216889                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.969012                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            485616     62.18%     62.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72150      9.24%     71.41% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60231      7.71%     79.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44656      5.72%     84.84% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             42981      5.50%     90.35% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28597      3.66%     94.01% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26893      3.44%     97.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11682      1.50%     98.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8226      1.05%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        781032                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4997     16.30%     16.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.36%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  86      0.28%     29.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5898     19.24%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9529     31.08%     80.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6052     19.74%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551028     57.98%     57.98% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12787      1.35%     59.32% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.32% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35721      3.76%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37105      3.90%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                17      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183400     19.30%     86.28% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130363     13.72%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950429                       # Type of FU issued
system.cpu00.iq.rate                         0.986017                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30659                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032258                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2471091                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          948605                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813511                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243145                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123258                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116961                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               856184                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124904                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21055                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18260                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15763                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8534                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4585                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21760                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               53901                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078229                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1527                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179266                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135290                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1574                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  101                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               53691                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1543                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3127                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4670                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942756                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180236                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7673                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107472                       # number of nop insts executed
system.cpu00.iew.exec_refs                     308991                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110332                       # Number of branches executed
system.cpu00.iew.exec_stores                   128755                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.978057                       # Inst execution rate
system.cpu00.iew.wb_sent                       934044                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930472                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545755                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777691                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.965313                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701763                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104515                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3908                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       764705                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.266794                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.345445                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       516631     67.56%     67.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51280      6.71%     74.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51196      6.69%     80.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30015      3.93%     84.89% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35492      4.64%     89.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8911      1.17%     90.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12936      1.69%     92.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5084      0.66%     93.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53160      6.95%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       764705                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968724                       # Number of instructions committed
system.cpu00.commit.committedOps               968724                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280533                       # Number of memory references committed
system.cpu00.commit.loads                      161006                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100158                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792191                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98661     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503365     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162044     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968724                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53160                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1780793                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2162933                       # The number of ROB writes
system.cpu00.timesIdled                          1389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        182875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      68278                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870063                       # Number of Instructions Simulated
system.cpu00.committedOps                      870063                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.107859                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.107859                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.902642                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.902642                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138905                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612662                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151793                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102906                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5090                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2255                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11270                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.748832                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229952                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11398                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.174768                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85412340                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.748832                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.974600                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.974600                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096679                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096679                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142362                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142362                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85386                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85386                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          952                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          952                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227748                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227748                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227748                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227748                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8157                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8157                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33017                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33017                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          251                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41174                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41174                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41174                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41174                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    399278160                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    399278160                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5362871161                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5362871161                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2259198                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2259198                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       573804                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       573804                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5762149321                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5762149321                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5762149321                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5762149321                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150519                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150519                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268922                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268922                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268922                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268922                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054192                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054192                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278853                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278853                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.208645                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.208645                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153108                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153108                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153108                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153108                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 48949.143067                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 48949.143067                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 162427.572493                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 162427.572493                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9000.788845                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9000.788845                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        26082                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        26082                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 139946.308860                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 139946.308860                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 139946.308860                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 139946.308860                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       146049                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2615                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    55.850478                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8415                       # number of writebacks
system.cpu00.dcache.writebacks::total            8415                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2772                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2772                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26731                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26731                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29503                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29503                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29503                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29503                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5385                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5385                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6286                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6286                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          107                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11671                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11671                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11671                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11671                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    226104858                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    226104858                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1133579486                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1133579486                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       714150                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       714150                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       546480                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       546480                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1359684344                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1359684344                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1359684344                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1359684344                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035776                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035776                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053090                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053090                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.088944                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.088944                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043399                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043399                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043399                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043399                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 41987.903064                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 41987.903064                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 180333.993955                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 180333.993955                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  6674.299065                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6674.299065                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        24840                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        24840                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 116501.100506                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 116501.100506                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 116501.100506                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 116501.100506                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7379                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.898369                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140093                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7891                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.753517                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       797310594                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.898369                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921677                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921677                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305879                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305879                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140093                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140093                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140093                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140093                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140093                       # number of overall hits
system.cpu00.icache.overall_hits::total        140093                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8901                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8901                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8901                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8901                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8901                       # number of overall misses
system.cpu00.icache.overall_misses::total         8901                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    646690755                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    646690755                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    646690755                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    646690755                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    646690755                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    646690755                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148994                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148994                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148994                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148994                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148994                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148994                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059741                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059741                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059741                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059741                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059741                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059741                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 72653.719245                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 72653.719245                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 72653.719245                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 72653.719245                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 72653.719245                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 72653.719245                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          892                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    38.782609                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7379                       # number of writebacks
system.cpu00.icache.writebacks::total            7379                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1010                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1010                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1010                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1010                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1010                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1010                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7891                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7891                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7891                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7891                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7891                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7891                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    466902561                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    466902561                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    466902561                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    466902561                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    466902561                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    466902561                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052962                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052962                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052962                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052962                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052962                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052962                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 59168.997719                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 59168.997719                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 59168.997719                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 59168.997719                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 59168.997719                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 59168.997719                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 10239                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            8073                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             729                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               7200                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3536                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           49.111111                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   879                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                       7399                       # DTB read hits
system.cpu01.dtb.read_misses                      347                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                   7746                       # DTB read accesses
system.cpu01.dtb.write_hits                      3425                       # DTB write hits
system.cpu01.dtb.write_misses                      21                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  3446                       # DTB write accesses
system.cpu01.dtb.data_hits                      10824                       # DTB hits
system.cpu01.dtb.data_misses                      368                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  11192                       # DTB accesses
system.cpu01.itb.fetch_hits                      7968                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                  8026                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          94025                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             7974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        69733                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     10239                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             4416                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       23158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  1649                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        37624                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1867                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    7968                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 329                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            71552                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.974578                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.384363                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  59410     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    778      1.09%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    880      1.23%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   1176      1.64%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   1857      2.60%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    395      0.55%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    724      1.01%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    736      1.03%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   5596      7.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              71552                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.108897                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.741643                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   9127                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               14474                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    8532                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1232                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  563                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                883                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 269                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                60826                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1022                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  563                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   9903                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  6823                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         5865                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    8922                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                1852                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                58454                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 303                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  578                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  618                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  211                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             42367                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups               80769                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          67892                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12872                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               30055                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  12312                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              150                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          134                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    4450                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               7662                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              4227                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             308                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            128                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    52135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               162                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   49492                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         13016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         6709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        71552                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.691693                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.751189                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             58972     82.42%     82.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              2217      3.10%     85.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              2077      2.90%     88.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              1406      1.97%     90.38% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              1560      2.18%     92.56% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              1491      2.08%     94.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              2273      3.18%     97.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               878      1.23%     99.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               678      0.95%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         71552                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                   971     50.10%     50.10% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     50.10% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  67      3.46%     53.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     53.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     53.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                342     17.65%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     71.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  424     21.88%     93.09% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 134      6.91%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               32837     66.35%     66.36% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                219      0.44%     66.80% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     66.80% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2933      5.93%     72.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      3.90%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.62% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               7985     16.13%     92.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              3586      7.25%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                49492                       # Type of FU issued
system.cpu01.iq.rate                         0.526371                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      1938                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.039158                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           149037                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           51710                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        36757                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23709                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13624                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                39233                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12193                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1920                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1205                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          732                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  563                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2082                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 982                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             55203                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                7662                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               4227                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              128                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 953                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          418                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                542                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               48569                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                7746                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             923                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                        2906                       # number of nop insts executed
system.cpu01.iew.exec_refs                      11192                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   7544                       # Number of branches executed
system.cpu01.iew.exec_stores                     3446                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.516554                       # Inst execution rate
system.cpu01.iew.wb_sent                        47724                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       47152                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   28061                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   38722                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.501484                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.724678                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         13375                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             468                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        31901                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.303345                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.532631                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        22857     71.65%     71.65% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         1451      4.55%     76.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1677      5.26%     81.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          714      2.24%     83.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1032      3.24%     86.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5          498      1.56%     88.49% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          347      1.09%     89.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          669      2.10%     91.67% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         2656      8.33%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        31901                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              41578                       # Number of instructions committed
system.cpu01.commit.committedOps                41578                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         8764                       # Number of memory references committed
system.cpu01.commit.loads                        5742                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                     6121                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   34583                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                476                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass         2301      5.53%      5.53% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          25538     61.42%     66.96% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           153      0.37%     67.32% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     67.32% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      6.92%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      4.62%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          5765     13.87%     92.73% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         3023      7.27%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           41578                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                2656                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      83223                       # The number of ROB reads
system.cpu01.rob.rob_writes                    111926                       # The number of ROB writes
system.cpu01.timesIdled                           214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     938159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     39281                       # Number of Instructions Simulated
system.cpu01.committedOps                       39281                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.393651                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.393651                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.417772                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.417772                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  59234                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 28482                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   151                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             313                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          35.691810                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              7783                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           18.227166                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    35.691810                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.278842                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.278842                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           38795                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          38795                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         5306                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5306                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         2453                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2453                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           31                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           16                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data         7759                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7759                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         7759                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7759                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1209                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1209                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          541                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           12                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         1750                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         1750                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         1750                       # number of overall misses
system.cpu01.dcache.overall_misses::total         1750                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    100198350                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    100198350                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     68511133                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     68511133                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       294354                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       294354                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       160218                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       160218                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       371358                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       371358                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    168709483                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    168709483                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    168709483                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    168709483                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         6515                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6515                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         2994                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2994                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         9509                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9509                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         9509                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9509                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.185572                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.185572                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.180695                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.180695                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.225000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.225000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.184036                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.184036                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.184036                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.184036                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 82877.047146                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 82877.047146                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 126637.953789                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 126637.953789                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data        32706                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total        32706                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 13351.500000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 13351.500000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 96405.418857                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 96405.418857                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 96405.418857                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 96405.418857                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2140                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    22.061856                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          160                       # number of writebacks
system.cpu01.dcache.writebacks::total             160                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          840                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          840                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          395                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          395                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1235                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1235                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1235                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1235                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          369                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          146                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           12                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          515                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          515                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     28141236                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     28141236                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     17897203                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     17897203                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        36018                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        36018                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       146556                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       146556                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       370116                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       370116                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     46038439                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     46038439                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     46038439                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     46038439                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.056639                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.056639                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.048764                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.048764                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.054159                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.054159                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.054159                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.054159                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 76263.512195                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 76263.512195                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 122583.582192                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 122583.582192                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6003                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6003                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data        12213                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total        12213                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 89395.027184                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 89395.027184                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 89395.027184                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 89395.027184                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             134                       # number of replacements
system.cpu01.icache.tags.tagsinuse         110.934787                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7289                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             542                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           13.448339                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   110.934787                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.216670                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.216670                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           16474                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          16474                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         7289                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          7289                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         7289                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           7289                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         7289                       # number of overall hits
system.cpu01.icache.overall_hits::total          7289                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          677                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          677                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          677                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          677                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          677                       # number of overall misses
system.cpu01.icache.overall_misses::total          677                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     73728844                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     73728844                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     73728844                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     73728844                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     73728844                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     73728844                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         7966                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         7966                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         7966                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         7966                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         7966                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         7966                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.084986                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.084986                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.084986                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.084986                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.084986                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.084986                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 108905.234860                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 108905.234860                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 108905.234860                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 108905.234860                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 108905.234860                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 108905.234860                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          134                       # number of writebacks
system.cpu01.icache.writebacks::total             134                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          135                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          135                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          135                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          542                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          542                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          542                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     53829520                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     53829520                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     53829520                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     53829520                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     53829520                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     53829520                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.068039                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.068039                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.068039                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.068039                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.068039                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.068039                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 99316.457565                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 99316.457565                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 99316.457565                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 99316.457565                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 99316.457565                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 99316.457565                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  9601                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            7524                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             683                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               7984                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3142                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           39.353707                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   838                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            64                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             64                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6606                       # DTB read hits
system.cpu02.dtb.read_misses                      331                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   6937                       # DTB read accesses
system.cpu02.dtb.write_hits                      3393                       # DTB write hits
system.cpu02.dtb.write_misses                      22                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3415                       # DTB write accesses
system.cpu02.dtb.data_hits                       9999                       # DTB hits
system.cpu02.dtb.data_misses                      353                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  10352                       # DTB accesses
system.cpu02.itb.fetch_hits                      7097                       # ITB hits
system.cpu02.itb.fetch_misses                      62                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  7159                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          75061                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             5128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        66173                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      9601                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3980                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       21625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1531                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        38405                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1982                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    7097                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 280                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            68035                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.972632                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.399403                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  56649     83.26%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    794      1.17%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    936      1.38%     85.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    797      1.17%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1741      2.56%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    311      0.46%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    469      0.69%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    921      1.35%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5417      7.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              68035                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.127909                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.881590                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6935                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               12982                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    7986                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1216                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  511                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                896                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 263                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                57506                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1052                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  511                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   7648                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6574                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         4651                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    8417                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1829                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                55404                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  569                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  741                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                   87                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             40091                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               77641                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          64784                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12852                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               28414                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11677                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              124                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    4390                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6702                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              4197                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             287                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            106                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    49655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               132                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   47392                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             261                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         12691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        68035                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.696583                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.758770                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             56230     82.65%     82.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1905      2.80%     85.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1916      2.82%     88.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              1106      1.63%     89.89% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1632      2.40%     92.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              1685      2.48%     94.77% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              2178      3.20%     97.97% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               748      1.10%     99.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               635      0.93%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         68035                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1008     49.73%     49.73% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     49.73% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     49.73% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  86      4.24%     53.97% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     53.97% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     53.97% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                344     16.97%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     70.94% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  450     22.20%     93.14% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 139      6.86%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               31624     66.73%     66.74% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                179      0.38%     67.11% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     67.11% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2943      6.21%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      4.07%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.39% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               7163     15.11%     92.51% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3551      7.49%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                47392                       # Type of FU issued
system.cpu02.iq.rate                         0.631380                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2027                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.042771                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           141168                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           48862                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        34640                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23939                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13636                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                37086                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12329                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            218                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1817                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1248                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          840                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  511                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1892                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1126                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             52455                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6702                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               4197                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              101                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1110                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          114                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          399                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                513                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               46546                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6937                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             846                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        2668                       # number of nop insts executed
system.cpu02.iew.exec_refs                      10352                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   7164                       # Number of branches executed
system.cpu02.iew.exec_stores                     3415                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.620109                       # Inst execution rate
system.cpu02.iew.wb_sent                        45626                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       45076                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   26772                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   37284                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.600525                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.718056                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         12873                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             429                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        27705                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.411695                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.617525                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        19435     70.15%     70.15% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1          993      3.58%     73.73% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1692      6.11%     79.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          637      2.30%     82.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1151      4.15%     86.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          256      0.92%     87.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          463      1.67%     88.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          463      1.67%     90.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2615      9.44%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        27705                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              39111                       # Number of instructions committed
system.cpu02.commit.committedOps                39111                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7834                       # Number of memory references committed
system.cpu02.commit.loads                        4885                       # Number of loads committed
system.cpu02.commit.membars                        21                       # Number of memory barriers committed
system.cpu02.commit.branches                     5714                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   32437                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                505                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         2019      5.16%      5.16% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          24325     62.19%     67.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.29%     67.65% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     67.65% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      7.36%     75.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      4.91%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4906     12.54%     92.46% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2950      7.54%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           39111                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2615                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      76229                       # The number of ROB reads
system.cpu02.rob.rob_writes                    105879                       # The number of ROB writes
system.cpu02.timesIdled                           127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     957123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     37096                       # Number of Instructions Simulated
system.cpu02.committedOps                       37096                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.023426                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.023426                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.494211                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.494211                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  57062                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 26772                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11172                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8178                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   142                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   75                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             315                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          33.827509                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6739                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             428                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           15.745327                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    33.827509                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.264277                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.264277                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           34831                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          34831                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         4319                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4319                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2392                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2392                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           38                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           18                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6711                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6711                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6711                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6711                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1277                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1277                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          525                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          525                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           11                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1802                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1802                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1802                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1802                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     95066406                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     95066406                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     71634767                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     71634767                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       284418                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       284418                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       111780                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       111780                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       389988                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       389988                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    166701173                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    166701173                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    166701173                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    166701173                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5596                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5596                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2917                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2917                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         8513                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8513                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         8513                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8513                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.228199                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.228199                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.179979                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.179979                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.379310                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.379310                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.211676                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.211676                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.211676                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.211676                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 74445.110415                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 74445.110415                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 136447.175238                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 136447.175238                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 35552.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 35552.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10161.818182                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10161.818182                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 92508.975028                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 92508.975028                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 92508.975028                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 92508.975028                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2197                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              92                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    23.880435                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu02.dcache.writebacks::total             204                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          901                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          402                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            4                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1303                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1303                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1303                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1303                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          376                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          123                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            4                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           11                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          499                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          499                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     26414856                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     26414856                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     17510944                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     17510944                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        45954                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        45954                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       100602                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       100602                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       387504                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       387504                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     43925800                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     43925800                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     43925800                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     43925800                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.067191                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.067191                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.042167                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.042167                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.379310                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.379310                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.058616                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.058616                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.058616                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.058616                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 70252.276596                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 70252.276596                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 142365.398374                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 142365.398374                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 11488.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11488.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9145.636364                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9145.636364                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 88027.655311                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 88027.655311                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 88027.655311                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 88027.655311                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             109                       # number of replacements
system.cpu02.icache.tags.tagsinuse         106.678949                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              6512                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           12.718750                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   106.678949                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.208357                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.208357                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           14700                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          14700                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         6512                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          6512                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         6512                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           6512                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         6512                       # number of overall hits
system.cpu02.icache.overall_hits::total          6512                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          582                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          582                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          582                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          582                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          582                       # number of overall misses
system.cpu02.icache.overall_misses::total          582                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     30402918                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     30402918                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     30402918                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     30402918                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     30402918                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     30402918                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         7094                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         7094                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         7094                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         7094                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         7094                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         7094                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.082041                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.082041                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.082041                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.082041                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.082041                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.082041                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 52238.690722                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 52238.690722                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 52238.690722                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 52238.690722                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 52238.690722                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 52238.690722                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          109                       # number of writebacks
system.cpu02.icache.writebacks::total             109                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           70                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           70                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           70                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          512                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          512                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          512                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     23239062                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     23239062                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     23239062                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     23239062                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     23239062                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     23239062                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.072174                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.072174                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.072174                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.072174                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.072174                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.072174                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 45388.792969                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 45388.792969                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 45388.792969                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 45388.792969                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 45388.792969                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 45388.792969                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7249                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5730                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             668                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5900                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1924                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.610169                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   561                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6084                       # DTB read hits
system.cpu03.dtb.read_misses                      307                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6391                       # DTB read accesses
system.cpu03.dtb.write_hits                      3259                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3285                       # DTB write accesses
system.cpu03.dtb.data_hits                       9343                       # DTB hits
system.cpu03.dtb.data_misses                      333                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9676                       # DTB accesses
system.cpu03.itb.fetch_hits                      5960                       # ITB hits
system.cpu03.itb.fetch_misses                      69                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  6029                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          73869                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        55975                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7249                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2485                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       18947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1497                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        39769                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1992                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5960                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 281                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            66603                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.840428                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.283232                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  57335     86.08%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    543      0.82%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    640      0.96%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    759      1.14%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1146      1.72%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    307      0.46%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    426      0.64%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    376      0.56%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5071      7.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              66603                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.098133                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.757760                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6570                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12581                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5993                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1182                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  508                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                622                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47863                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1020                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  508                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7262                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7322                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         4037                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6413                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1292                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45762                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 306                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  437                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  238                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   70                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33769                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               65284                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          52497                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12783                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22216                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11553                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              106                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4320                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6237                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4037                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             253                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    41210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               102                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38827                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             275                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        66603                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.582962                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.648655                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             56914     85.45%     85.45% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1817      2.73%     88.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1377      2.07%     90.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1060      1.59%     91.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1328      1.99%     93.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               909      1.36%     95.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1814      2.72%     97.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               737      1.11%     99.03% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               647      0.97%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         66603                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   971     49.59%     49.59% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     49.59% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     49.59% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  80      4.09%     53.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     53.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     53.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                364     18.59%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  415     21.20%     93.46% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 128      6.54%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23744     61.15%     61.16% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                187      0.48%     61.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2941      7.57%     69.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1928      4.97%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6631     17.08%     91.26% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3392      8.74%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38827                       # Type of FU issued
system.cpu03.iq.rate                         0.525620                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1958                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050429                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           122637                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           40274                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26131                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23853                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13500                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10399                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28500                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12281                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1780                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1222                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  508                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1875                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1781                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42820                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             172                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6237                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4037                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1759                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          109                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          404                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                513                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37946                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6391                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             881                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1508                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9676                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4945                       # Number of branches executed
system.cpu03.iew.exec_stores                     3285                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.513693                       # Inst execution rate
system.cpu03.iew.wb_sent                        37059                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36530                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21535                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30564                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.494524                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.704587                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12633                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             428                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24921                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.194615                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.499198                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18689     74.99%     74.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          894      3.59%     78.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1145      4.59%     83.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          613      2.46%     85.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          634      2.54%     88.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          247      0.99%     89.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          197      0.79%     89.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          221      0.89%     90.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2281      9.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24921                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29771                       # Number of instructions committed
system.cpu03.commit.committedOps                29771                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7272                       # Number of memory references committed
system.cpu03.commit.loads                        4457                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3530                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24222                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                219                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          905      3.04%      3.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16666     55.98%     59.02% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.67%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.45%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4473     15.02%     90.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2816      9.46%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29771                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2281                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      64212                       # The number of ROB reads
system.cpu03.rob.rob_writes                     86709                       # The number of ROB writes
system.cpu03.timesIdled                           114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     958315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28870                       # Number of Instructions Simulated
system.cpu03.committedOps                       28870                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.558677                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.558677                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.390827                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.390827                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44573                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20328                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   105                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             304                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          31.876310                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6194                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             415                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           14.925301                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    31.876310                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.249034                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.249034                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           32430                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          32430                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3903                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3903                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2296                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2296                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           12                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6199                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6199                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6199                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6199                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1249                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1249                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          497                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           10                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1746                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1746                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1746                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     98462034                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     98462034                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     66446932                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     66446932                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       168912                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       168912                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       447120                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       447120                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    164908966                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    164908966                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    164908966                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    164908966                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5152                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5152                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7945                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7945                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7945                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7945                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.242430                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.242430                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.177945                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.177945                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.219761                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.219761                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.219761                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.219761                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 78832.693355                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 78832.693355                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 133696.040241                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 133696.040241                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        42228                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        42228                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data        44712                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total        44712                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 94449.579611                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 94449.579611                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 94449.579611                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 94449.579611                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2143                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           86                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.322917                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           86                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          167                       # number of writebacks
system.cpu03.dcache.writebacks::total             167                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          896                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          896                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          375                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          375                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1271                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1271                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1271                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1271                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          353                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          122                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          475                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          475                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     26700516                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     26700516                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     16755804                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     16755804                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       434700                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       434700                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     43456320                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     43456320                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     43456320                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     43456320                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.068517                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.068517                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.043681                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.043681                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.059786                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.059786                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.059786                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.059786                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 75638.855524                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 75638.855524                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 137342.655738                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 137342.655738                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data        43470                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total        43470                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 91486.989474                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 91486.989474                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 91486.989474                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 91486.989474                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              88                       # number of replacements
system.cpu03.icache.tags.tagsinuse         101.945568                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5393                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             485                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.119588                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   101.945568                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.199112                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.199112                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12399                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12399                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5393                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5393                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5393                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5393                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5393                       # number of overall hits
system.cpu03.icache.overall_hits::total          5393                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          564                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          564                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          564                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          564                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          564                       # number of overall misses
system.cpu03.icache.overall_misses::total          564                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     30625235                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     30625235                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     30625235                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     30625235                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     30625235                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     30625235                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5957                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5957                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5957                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5957                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5957                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5957                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.094679                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.094679                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.094679                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.094679                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.094679                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.094679                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 54300.062057                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 54300.062057                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 54300.062057                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 54300.062057                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 54300.062057                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 54300.062057                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu03.icache.writebacks::total              88                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           79                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           79                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           79                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          485                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          485                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          485                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     22297625                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     22297625                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     22297625                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     22297625                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     22297625                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     22297625                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.081417                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.081417                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.081417                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.081417                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.081417                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.081417                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 45974.484536                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 45974.484536                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 45974.484536                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 45974.484536                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 45974.484536                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 45974.484536                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 35213                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           26209                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1522                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              24449                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 17431                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           71.295350                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  3946                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           157                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            143                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      28126                       # DTB read hits
system.cpu04.dtb.read_misses                      418                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  28544                       # DTB read accesses
system.cpu04.dtb.write_hits                      9609                       # DTB write hits
system.cpu04.dtb.write_misses                      46                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  9655                       # DTB write accesses
system.cpu04.dtb.data_hits                      37735                       # DTB hits
system.cpu04.dtb.data_misses                      464                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  38199                       # DTB accesses
system.cpu04.itb.fetch_hits                     31429                       # ITB hits
system.cpu04.itb.fetch_misses                      77                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 31506                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         118557                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             9571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       201927                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     35213                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            21391                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       58055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3335                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        38703                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2343                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   31429                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 584                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           110540                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.826732                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.777068                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  70392     63.68%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2169      1.96%     65.64% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3325      3.01%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   5810      5.26%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   9493      8.59%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1475      1.33%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   5462      4.94%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1753      1.59%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  10661      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             110540                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.297013                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.703206                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12121                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               24548                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   31642                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2420                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1106                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               4244                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 579                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               184077                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2464                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1106                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  13781                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8642                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        13515                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   32294                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2499                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               178903                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  549                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  646                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  384                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            118793                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              214481                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         201604                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12870                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               93485                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  25308                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              503                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          476                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    7873                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              29245                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             11416                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2729                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1733                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   152971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               870                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  147247                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             438                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         28405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        13442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          192                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       110540                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.332070                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.137985                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             71110     64.33%     64.33% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5264      4.76%     69.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              7970      7.21%     76.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              7198      6.51%     82.81% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4724      4.27%     87.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4336      3.92%     91.01% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              6969      6.30%     97.31% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1693      1.53%     98.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1276      1.15%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        110540                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1271     31.59%     31.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     31.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     31.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  79      1.96%     33.55% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                310      7.70%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     41.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1441     35.81%     77.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 923     22.94%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              102781     69.80%     69.80% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                189      0.13%     69.93% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     69.93% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2930      1.99%     71.92% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     71.92% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     71.92% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1934      1.31%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.24% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              29317     19.91%     93.15% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             10092      6.85%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               147247                       # Type of FU issued
system.cpu04.iq.rate                         1.241993                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4024                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.027328                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           385632                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          168704                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       132773                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23864                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13588                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               138994                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12273                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1293                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4864                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3314                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1106                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3725                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1417                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            172453                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             297                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               29245                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              11416                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              445                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1391                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          325                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          818                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1143                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              145255                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               28545                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1992                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       18612                       # number of nop insts executed
system.cpu04.iew.exec_refs                      38200                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  29168                       # Number of branches executed
system.cpu04.iew.exec_stores                     9655                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.225191                       # Inst execution rate
system.cpu04.iew.wb_sent                       144095                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      143191                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   81385                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  101219                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.207782                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.804049                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         29565                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             961                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        67483                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.093238                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.897684                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        35472     52.56%     52.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         7577     11.23%     63.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         4093      6.07%     69.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1974      2.93%     72.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2480      3.67%     76.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4029      5.97%     82.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          806      1.19%     83.62% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3744      5.55%     89.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         7308     10.83%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        67483                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             141258                       # Number of instructions committed
system.cpu04.commit.committedOps               141258                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        32483                       # Number of memory references committed
system.cpu04.commit.loads                       24381                       # Number of loads committed
system.cpu04.commit.membars                       329                       # Number of memory barriers committed
system.cpu04.commit.branches                    25747                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  120272                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2688                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        15826     11.20%     11.20% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          87693     62.08%     73.28% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.08%     73.37% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     73.37% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      2.04%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.36%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.76% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         24710     17.49%     94.25% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         8116      5.75%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          141258                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                7308                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     229646                       # The number of ROB reads
system.cpu04.rob.rob_writes                    345995                       # The number of ROB writes
system.cpu04.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     913627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    125436                       # Number of Instructions Simulated
system.cpu04.committedOps                      125436                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.945159                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.945159                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.058023                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.058023                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 182696                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 99768                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   921                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  421                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             710                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          29.916768                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             30836                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             829                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           37.196622                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    29.916768                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.233725                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.233725                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          137955                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         137955                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        23813                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         23813                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         7088                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         7088                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          163                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          123                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          123                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        30901                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          30901                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        30901                       # number of overall hits
system.cpu04.dcache.overall_hits::total         30901                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2062                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2062                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          822                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          822                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           60                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           65                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2884                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2884                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2884                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2884                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     99889092                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     99889092                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     83726874                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     83726874                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       699246                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       699246                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       690552                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       690552                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       378810                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       378810                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    183615966                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    183615966                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    183615966                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    183615966                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        25875                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        25875                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         7910                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         7910                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        33785                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        33785                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        33785                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        33785                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.079691                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.079691                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.103919                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.103919                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.269058                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.269058                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.345745                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.345745                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.085363                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.085363                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.085363                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.085363                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 48442.818623                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 48442.818623                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 101857.510949                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 101857.510949                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 11654.100000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 11654.100000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10623.876923                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10623.876923                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 63667.117198                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 63667.117198                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 63667.117198                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 63667.117198                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2181                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          191                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.174757                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    95.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          248                       # number of writebacks
system.cpu04.dcache.writebacks::total             248                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1101                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1101                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          531                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          531                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           10                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1632                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1632                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1632                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1632                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          961                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          961                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          291                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          291                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           50                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           65                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1252                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1252                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1252                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1252                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     31068630                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     31068630                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     21122677                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     21122677                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       412344                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       412344                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       611064                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       611064                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       377568                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       377568                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     52191307                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     52191307                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     52191307                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     52191307                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.037140                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.037140                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.036789                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.036789                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.224215                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.224215                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.345745                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.345745                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.037058                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.037058                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.037058                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.037058                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 32329.479709                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 32329.479709                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 72586.518900                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 72586.518900                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  8246.880000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8246.880000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  9400.984615                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  9400.984615                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 41686.347444                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 41686.347444                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 41686.347444                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 41686.347444                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             653                       # number of replacements
system.cpu04.icache.tags.tagsinuse         104.830562                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             30131                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1140                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           26.430702                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   104.830562                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.204747                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.204747                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           63992                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          63992                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        30131                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         30131                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        30131                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          30131                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        30131                       # number of overall hits
system.cpu04.icache.overall_hits::total         30131                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1295                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1295                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1295                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1295                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1295                       # number of overall misses
system.cpu04.icache.overall_misses::total         1295                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     39522924                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     39522924                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     39522924                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     39522924                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     39522924                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     39522924                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        31426                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        31426                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        31426                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        31426                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        31426                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        31426                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.041208                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.041208                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.041208                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.041208                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.041208                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.041208                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 30519.632432                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 30519.632432                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 30519.632432                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 30519.632432                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 30519.632432                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 30519.632432                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    13.666667                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          653                       # number of writebacks
system.cpu04.icache.writebacks::total             653                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          155                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          155                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          155                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1140                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1140                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1140                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1140                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1140                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1140                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     29580714                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     29580714                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     29580714                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     29580714                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     29580714                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     29580714                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.036276                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.036276                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.036276                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.036276                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.036276                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.036276                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 25947.994737                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 25947.994737                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 25947.994737                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 25947.994737                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 25947.994737                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 25947.994737                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 30686                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           22797                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1446                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              22248                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 14721                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           66.167745                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  3432                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            131                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      24967                       # DTB read hits
system.cpu05.dtb.read_misses                      443                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  25410                       # DTB read accesses
system.cpu05.dtb.write_hits                      8883                       # DTB write hits
system.cpu05.dtb.write_misses                      35                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  8918                       # DTB write accesses
system.cpu05.dtb.data_hits                      33850                       # DTB hits
system.cpu05.dtb.data_misses                      478                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  34328                       # DTB accesses
system.cpu05.itb.fetch_hits                     26806                       # ITB hits
system.cpu05.itb.fetch_misses                      78                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 26884                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         114203                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             9243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       180283                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     30686                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            18158                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       54869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3165                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        37779                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2325                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   26806                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 540                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           105974                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.701200                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.759346                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  70807     66.82%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1912      1.80%     68.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3243      3.06%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   4501      4.25%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   7970      7.52%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1180      1.11%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   4174      3.94%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1938      1.83%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  10249      9.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             105974                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.268697                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.578619                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  11791                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               26030                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   26946                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2360                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1068                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               3683                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 535                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               163396                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2259                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1068                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  13383                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  8687                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        14512                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   27607                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2938                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               158632                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 330                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  515                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  995                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  398                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            106336                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              193523                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         180769                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12747                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               82140                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  24196                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              509                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          479                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    7950                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              26085                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             10626                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2738                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2198                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   136155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               879                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  130607                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             455                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         26994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        13109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       105974                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.232444                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.087517                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             71042     67.04%     67.04% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              5131      4.84%     71.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              6519      6.15%     78.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              5656      5.34%     83.37% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              4851      4.58%     87.95% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              4282      4.04%     91.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              5879      5.55%     97.53% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1530      1.44%     98.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1084      1.02%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        105974                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1183     28.73%     28.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     28.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  66      1.60%     30.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                329      7.99%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1619     39.32%     77.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 920     22.35%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               90079     68.97%     68.97% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                189      0.14%     69.12% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     69.12% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2923      2.24%     71.36% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     71.36% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     71.36% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1937      1.48%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.84% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              26186     20.05%     92.89% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              9289      7.11%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               130607                       # Type of FU issued
system.cpu05.iq.rate                         1.143639                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4117                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.031522                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           347761                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          150525                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       116242                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23999                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13542                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10430                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               122374                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12346                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            922                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4747                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3094                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          921                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1068                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3514                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1479                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            152493                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             312                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               26085                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              10626                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              450                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1450                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          311                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          784                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1095                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              128767                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               25410                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1840                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       15459                       # number of nop insts executed
system.cpu05.iew.exec_refs                      34328                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  24871                       # Number of branches executed
system.cpu05.iew.exec_stores                     8918                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.127527                       # Inst execution rate
system.cpu05.iew.wb_sent                       127546                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      126672                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   71015                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   89825                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.109183                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.790593                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         27812                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             932                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        64060                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.919045                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.821504                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        35681     55.70%     55.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         6847     10.69%     66.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3845      6.00%     72.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1945      3.04%     75.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2481      3.87%     79.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3007      4.69%     83.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          729      1.14%     85.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         2971      4.64%     89.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         6554     10.23%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        64060                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             122934                       # Number of instructions committed
system.cpu05.commit.committedOps               122934                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        28870                       # Number of memory references committed
system.cpu05.commit.loads                       21338                       # Number of loads committed
system.cpu05.commit.membars                       337                       # Number of memory barriers committed
system.cpu05.commit.branches                    21695                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  104812                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               2249                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        12898     10.49%     10.49% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          75908     61.75%     72.24% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.09%     72.33% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     72.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.34%     74.67% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.67% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.67% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.56%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         21675     17.63%     93.87% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         7540      6.13%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          122934                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                6554                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     206939                       # The number of ROB reads
system.cpu05.rob.rob_writes                    305623                       # The number of ROB writes
system.cpu05.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     917981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    110040                       # Number of Instructions Simulated
system.cpu05.committedOps                      110040                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.037832                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.037832                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.963547                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.963547                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 162972                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 87729                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11164                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   786                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  299                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             617                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          28.047391                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             28027                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             733                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           38.236016                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    28.047391                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.219120                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.219120                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          124104                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         124104                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        20986                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         20986                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         6514                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         6514                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          121                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          121                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           89                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           89                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        27500                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          27500                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        27500                       # number of overall hits
system.cpu05.dcache.overall_hits::total         27500                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2070                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2070                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          883                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          883                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           41                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           44                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2953                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2953                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2953                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2953                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    106284150                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    106284150                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     82859960                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     82859960                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       622242                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       622242                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       462024                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       462024                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       376326                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       376326                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    189144110                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    189144110                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    189144110                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    189144110                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        23056                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        23056                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         7397                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         7397                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        30453                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        30453                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        30453                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        30453                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.089781                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.089781                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.119373                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.119373                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.253086                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.253086                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.330827                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.330827                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.096969                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.096969                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.096969                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.096969                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data        51345                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total        51345                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 93839.139298                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 93839.139298                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 15176.634146                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 15176.634146                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 10500.545455                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 10500.545455                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 64051.510328                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 64051.510328                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 64051.510328                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 64051.510328                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2199                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.810811                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu05.dcache.writebacks::total             242                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1138                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1138                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          523                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          523                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           11                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1661                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1661                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1661                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1661                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          932                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          360                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           30                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           44                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1292                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1292                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1292                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1292                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     32478300                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     32478300                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     22487636                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     22487636                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       301806                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       301806                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       408618                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       408618                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       375084                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       375084                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     54965936                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     54965936                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     54965936                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     54965936                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.040423                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.040423                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.048668                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.048668                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.185185                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.185185                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.330827                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.330827                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.042426                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.042426                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.042426                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.042426                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 34847.961373                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 34847.961373                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 62465.655556                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 62465.655556                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 10060.200000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10060.200000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  9286.772727                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  9286.772727                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 42543.294118                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 42543.294118                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 42543.294118                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 42543.294118                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             567                       # number of replacements
system.cpu05.icache.tags.tagsinuse         100.239710                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             25603                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1054                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           24.291271                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   100.239710                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.195781                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.195781                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           54658                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          54658                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        25603                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         25603                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        25603                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          25603                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        25603                       # number of overall hits
system.cpu05.icache.overall_hits::total         25603                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1199                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1199                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1199                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1199                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1199                       # number of overall misses
system.cpu05.icache.overall_misses::total         1199                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     40512798                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     40512798                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     40512798                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     40512798                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     40512798                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     40512798                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        26802                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        26802                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        26802                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        26802                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        26802                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        26802                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.044735                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.044735                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.044735                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.044735                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.044735                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.044735                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 33788.822352                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 33788.822352                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 33788.822352                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 33788.822352                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 33788.822352                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 33788.822352                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          567                       # number of writebacks
system.cpu05.icache.writebacks::total             567                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          145                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          145                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          145                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1054                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1054                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     29733480                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     29733480                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     29733480                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     29733480                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     29733480                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     29733480                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.039325                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.039325                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.039325                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.039325                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.039325                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.039325                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 28210.132827                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 28210.132827                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 28210.132827                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 28210.132827                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 28210.132827                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 28210.132827                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  7065                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5597                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             625                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               5716                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  1898                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           33.205038                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   559                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       5986                       # DTB read hits
system.cpu06.dtb.read_misses                      302                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   6288                       # DTB read accesses
system.cpu06.dtb.write_hits                      3183                       # DTB write hits
system.cpu06.dtb.write_misses                      25                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3208                       # DTB write accesses
system.cpu06.dtb.data_hits                       9169                       # DTB hits
system.cpu06.dtb.data_misses                      327                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                   9496                       # DTB accesses
system.cpu06.itb.fetch_hits                      5905                       # ITB hits
system.cpu06.itb.fetch_misses                      72                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  5977                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          71816                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             4253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        54606                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      7065                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             2457                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       19151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1407                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        39003                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2059                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                    5905                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 248                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            65200                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.837515                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.276264                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  56120     86.07%     86.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    543      0.83%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    630      0.97%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    732      1.12%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1154      1.77%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    309      0.47%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    448      0.69%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    354      0.54%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   4910      7.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              65200                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.098376                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.760360                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   6357                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               12339                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    5854                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1161                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  486                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                590                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                46776                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 919                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  486                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   7034                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6593                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         4222                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    6259                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                1603                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                44758                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  409                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  569                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                   81                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             33147                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               63989                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          51348                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12637                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  11061                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               98                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4227                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6047                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              3885                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             260                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            170                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    40311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   38115                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             261                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         11721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         5868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        65200                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.584586                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.650489                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             55724     85.47%     85.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1731      2.65%     88.12% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1324      2.03%     90.15% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1089      1.67%     91.82% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1320      2.02%     93.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5               869      1.33%     95.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1783      2.73%     97.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               734      1.13%     99.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               626      0.96%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         65200                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   965     49.54%     49.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  83      4.26%     53.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     53.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     53.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                361     18.53%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     72.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  427     21.92%     94.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 112      5.75%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               23245     60.99%     61.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                193      0.51%     61.50% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     61.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2924      7.67%     69.17% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     69.17% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     69.17% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1931      5.07%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.24% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               6516     17.10%     91.34% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3302      8.66%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                38115                       # Type of FU issued
system.cpu06.iq.rate                         0.530731                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      1948                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.051108                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           119795                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           38915                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        25482                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23844                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13234                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10368                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                27774                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12285                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1634                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1095                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          849                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  486                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1462                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1419                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             41836                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             169                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6047                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               3885                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1409                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          368                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                492                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               37276                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6288                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             839                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        1428                       # number of nop insts executed
system.cpu06.iew.exec_refs                       9496                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   4813                       # Number of branches executed
system.cpu06.iew.exec_stores                     3208                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.519049                       # Inst execution rate
system.cpu06.iew.wb_sent                        36359                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       35850                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   21192                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   30077                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.499192                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.704592                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         11848                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             408                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        24383                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.211992                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.519428                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        18230     74.77%     74.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          895      3.67%     78.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1099      4.51%     82.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          611      2.51%     85.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          601      2.46%     87.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          247      1.01%     88.93% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          198      0.81%     89.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          217      0.89%     90.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2285      9.37%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        24383                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              29552                       # Number of instructions committed
system.cpu06.commit.committedOps                29552                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7203                       # Number of memory references committed
system.cpu06.commit.loads                        4413                       # Number of loads committed
system.cpu06.commit.membars                        17                       # Number of memory barriers committed
system.cpu06.commit.branches                     3498                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                216                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          869      2.94%      2.94% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          16552     56.01%     58.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.38%     59.33% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     59.33% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      9.74%     69.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      6.50%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           29552                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2285                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      62692                       # The number of ROB reads
system.cpu06.rob.rob_writes                     84601                       # The number of ROB writes
system.cpu06.timesIdled                           113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     960368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu06.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.503434                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.503434                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.399451                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.399451                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  43730                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 19859                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8122                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   108                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             297                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          26.454430                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6083                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             404                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           15.056931                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    26.454430                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.206675                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.206675                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           31686                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          31686                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         3801                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3801                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2285                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2285                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           23                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6086                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6086                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6086                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6086                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1193                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1193                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          483                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          483                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            9                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1676                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1676                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1676                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1676                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     89241426                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     89241426                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     68246589                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     68246589                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       232254                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       232254                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       386262                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       386262                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    157488015                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    157488015                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    157488015                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    157488015                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         4994                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4994                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         7762                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         7762                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         7762                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         7762                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.238887                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.238887                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.174494                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.174494                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.215924                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.215924                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.215924                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.215924                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 74804.212909                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 74804.212909                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 141297.285714                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 141297.285714                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 58063.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 58063.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        42918                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        42918                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 93966.596062                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 93966.596062                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 93966.596062                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 93966.596062                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2254                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    22.540000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          183                       # number of writebacks
system.cpu06.dcache.writebacks::total             183                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          845                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          845                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          371                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          371                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            2                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1216                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1216                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1216                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1216                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          348                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          112                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            9                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          460                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          460                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     26552718                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     26552718                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     16901121                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     16901121                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       375084                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       375084                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     43453839                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     43453839                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     43453839                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     43453839                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.069684                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.069684                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.040462                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.040462                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.059263                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.059263                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.059263                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.059263                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 76300.913793                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 76300.913793                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 150902.866071                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 150902.866071                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        41676                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        41676                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 94464.867391                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 94464.867391                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 94464.867391                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 94464.867391                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              57                       # number of replacements
system.cpu06.icache.tags.tagsinuse          83.955003                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              5404                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           12.337900                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    83.955003                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.163975                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.163975                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           12248                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          12248                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         5404                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          5404                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         5404                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           5404                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         5404                       # number of overall hits
system.cpu06.icache.overall_hits::total          5404                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          501                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          501                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          501                       # number of overall misses
system.cpu06.icache.overall_misses::total          501                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     23758218                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     23758218                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     23758218                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     23758218                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     23758218                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     23758218                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         5905                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         5905                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         5905                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         5905                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         5905                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         5905                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.084843                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.084843                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.084843                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.084843                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.084843                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.084843                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 47421.592814                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 47421.592814                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 47421.592814                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 47421.592814                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 47421.592814                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 47421.592814                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu06.icache.writebacks::total              57                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           63                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           63                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           63                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          438                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          438                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          438                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     17612802                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     17612802                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     17612802                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     17612802                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     17612802                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     17612802                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.074174                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.074174                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.074174                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.074174                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.074174                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.074174                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 40211.876712                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 40211.876712                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 40211.876712                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 40211.876712                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 40211.876712                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 40211.876712                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 38887                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           29298                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1618                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              27077                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 19459                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           71.865421                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  4205                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               21                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           161                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            146                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      30758                       # DTB read hits
system.cpu07.dtb.read_misses                      435                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  31193                       # DTB read accesses
system.cpu07.dtb.write_hits                     10256                       # DTB write hits
system.cpu07.dtb.write_misses                      40                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 10296                       # DTB write accesses
system.cpu07.dtb.data_hits                      41014                       # DTB hits
system.cpu07.dtb.data_misses                      475                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  41489                       # DTB accesses
system.cpu07.itb.fetch_hits                     34818                       # ITB hits
system.cpu07.itb.fetch_misses                      88                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 34906                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         122605                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       220753                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     38887                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            23679                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       63722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3553                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        37928                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2226                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   34818                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 590                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           115667                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.908522                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.798792                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  71645     61.94%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2259      1.95%     63.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3510      3.03%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6596      5.70%     72.63% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  10591      9.16%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1580      1.37%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   6309      5.45%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1848      1.60%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  11329      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             115667                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.317173                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.800522                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12551                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               26314                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   35127                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2562                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1185                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4544                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 616                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               202155                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2559                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1185                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  14291                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8385                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        14819                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   35848                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3211                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               196839                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  439                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1161                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  480                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            130348                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              235006                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         221871                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           13126                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              103513                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  26835                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              532                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          501                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7976                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              32204                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             12191                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            3060                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2010                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   167911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               934                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  161514                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             520                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         29739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        14408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       115667                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.396371                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.166908                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             72413     62.60%     62.60% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              5645      4.88%     67.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              8899      7.69%     75.18% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              7950      6.87%     82.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5126      4.43%     86.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4683      4.05%     90.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              7743      6.69%     97.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1820      1.57%     98.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1388      1.20%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        115667                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1284     30.40%     30.40% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     30.40% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     30.40% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  77      1.82%     32.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     32.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     32.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                316      7.48%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     39.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1527     36.15%     75.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1020     24.15%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              113614     70.34%     70.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                190      0.12%     70.46% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2957      1.83%     72.29% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 2      0.00%     72.30% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.30% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1945      1.20%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              32035     19.83%     93.33% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             10767      6.67%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               161514                       # Type of FU issued
system.cpu07.iq.rate                         1.317352                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4224                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.026153                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           419569                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          184709                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       146883                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23870                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13927                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10489                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               153464                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12270                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1391                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         5099                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3521                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          691                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1185                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3922                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1165                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            189623                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             337                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               32204                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              12191                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              478                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1121                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          354                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          873                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1227                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              159338                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               31193                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2176                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       20778                       # number of nop insts executed
system.cpu07.iew.exec_refs                      41489                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  32482                       # Number of branches executed
system.cpu07.iew.exec_stores                    10296                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.299604                       # Inst execution rate
system.cpu07.iew.wb_sent                       158305                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      157372                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   89660                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  110702                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.283569                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.809922                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         30803                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1027                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        73136                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.146973                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.908676                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        37454     51.21%     51.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         8669     11.85%     63.06% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4355      5.95%     69.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2099      2.87%     71.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2653      3.63%     75.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4732      6.47%     81.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          896      1.23%     83.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4527      6.19%     89.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         7751     10.60%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        73136                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             157021                       # Number of instructions committed
system.cpu07.commit.committedOps               157021                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        35775                       # Number of memory references committed
system.cpu07.commit.loads                       27105                       # Number of loads committed
system.cpu07.commit.membars                       361                       # Number of memory barriers committed
system.cpu07.commit.branches                    28994                       # Number of branches committed
system.cpu07.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  133865                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               2901                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        17919     11.41%     11.41% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          98025     62.43%     73.84% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           116      0.07%     73.91% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2887      1.84%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            2      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.75% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1921      1.22%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         27466     17.49%     94.47% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         8685      5.53%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          157021                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                7751                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     251766                       # The number of ROB reads
system.cpu07.rob.rob_writes                    380245                       # The number of ROB writes
system.cpu07.timesIdled                           127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     909579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    139106                       # Number of Instructions Simulated
system.cpu07.committedOps                      139106                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.881378                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.881378                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.134587                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.134587                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 201111                       # number of integer regfile reads
system.cpu07.int_regfile_writes                110190                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11197                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8228                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   993                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  453                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             733                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          25.746814                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             34606                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             852                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           40.617371                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    25.746814                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.201147                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.201147                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          150947                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         150947                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        26418                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         26418                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         7579                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         7579                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          183                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          135                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          135                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        33997                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          33997                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        33997                       # number of overall hits
system.cpu07.dcache.overall_hits::total         33997                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2105                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2105                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          884                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          884                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           56                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           68                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2989                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2989                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2989                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2989                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    100128798                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    100128798                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     82334603                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     82334603                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       784944                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       784944                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       680616                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       680616                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       178848                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       178848                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    182463401                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    182463401                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    182463401                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    182463401                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        28523                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        28523                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         8463                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         8463                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          203                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          203                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        36986                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        36986                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        36986                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        36986                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.073800                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.073800                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.104455                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.104455                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.234310                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.234310                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.334975                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.334975                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.080814                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.080814                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.080814                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.080814                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 47567.124941                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 47567.124941                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 93138.691176                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 93138.691176                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 14016.857143                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 14016.857143                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10009.058824                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10009.058824                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 61044.965206                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 61044.965206                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 61044.965206                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 61044.965206                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2031                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              91                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.318681                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu07.dcache.writebacks::total             228                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1095                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1095                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          533                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          533                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            7                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1628                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1628                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1628                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1628                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1010                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          351                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          351                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           49                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           68                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1361                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1361                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1361                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1361                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     31051242                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     31051242                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     21870365                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     21870365                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       376326                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       376326                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       598644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       598644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       176364                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       176364                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     52921607                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     52921607                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     52921607                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     52921607                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.035410                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.035410                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.041475                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.041475                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.205021                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.205021                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.334975                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.334975                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.036798                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.036798                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.036798                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.036798                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 30743.803960                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 30743.803960                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 62308.732194                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 62308.732194                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7680.122449                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7680.122449                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8803.588235                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8803.588235                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 38884.354886                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 38884.354886                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 38884.354886                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 38884.354886                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             692                       # number of replacements
system.cpu07.icache.tags.tagsinuse          91.874484                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             33473                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1189                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           28.152229                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    91.874484                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.179442                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.179442                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           70819                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          70819                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        33473                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         33473                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        33473                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          33473                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        33473                       # number of overall hits
system.cpu07.icache.overall_hits::total         33473                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1342                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1342                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1342                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1342                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1342                       # number of overall misses
system.cpu07.icache.overall_misses::total         1342                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     37555595                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     37555595                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     37555595                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     37555595                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     37555595                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     37555595                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        34815                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        34815                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        34815                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        34815                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        34815                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        34815                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.038547                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.038547                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.038547                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.038547                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.038547                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.038547                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 27984.795082                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 27984.795082                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 27984.795082                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 27984.795082                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 27984.795082                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 27984.795082                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          692                       # number of writebacks
system.cpu07.icache.writebacks::total             692                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          153                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          153                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          153                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1189                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1189                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1189                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1189                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1189                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1189                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     28510109                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     28510109                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     28510109                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     28510109                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     28510109                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     28510109                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.034152                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.034152                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.034152                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.034152                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.034152                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.034152                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 23978.224558                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 23978.224558                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 23978.224558                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 23978.224558                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 23978.224558                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 23978.224558                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 32639                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           25466                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1345                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              25119                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 16395                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           65.269318                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  3112                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           135                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            131                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      24594                       # DTB read hits
system.cpu08.dtb.read_misses                      421                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  25015                       # DTB read accesses
system.cpu08.dtb.write_hits                      7615                       # DTB write hits
system.cpu08.dtb.write_misses                      34                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  7649                       # DTB write accesses
system.cpu08.dtb.data_hits                      32209                       # DTB hits
system.cpu08.dtb.data_misses                      455                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  32664                       # DTB accesses
system.cpu08.itb.fetch_hits                     29535                       # ITB hits
system.cpu08.itb.fetch_misses                      79                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 29614                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         108611                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             8864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       181867                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     32639                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            19511                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       50504                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2965                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        38102                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2120                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   29535                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 515                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           101241                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.796377                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.739535                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  64807     64.01%     64.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1881      1.86%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2531      2.50%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6025      5.95%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   8736      8.63%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1171      1.16%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5761      5.69%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1148      1.13%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   9181      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             101241                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.300513                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.674480                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  11110                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               19325                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   29748                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1971                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  985                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               3344                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 519                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               166176                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2216                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  985                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  12473                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7832                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         8911                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   30274                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2664                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               161935                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  409                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1093                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  348                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            107519                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              193833                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         181002                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12824                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               85772                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  21747                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              329                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          301                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6201                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              25567                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              9106                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            1620                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            944                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   138608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               511                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  133701                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             440                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         23918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11247                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       101241                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.320621                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.137474                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             65686     64.88%     64.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3998      3.95%     68.83% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              8041      7.94%     76.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6967      6.88%     83.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3439      3.40%     87.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3509      3.47%     90.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6935      6.85%     97.37% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1519      1.50%     98.87% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1147      1.13%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        101241                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1213     38.58%     38.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     38.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     38.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  84      2.67%     41.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                312      9.92%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     51.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  928     29.52%     80.69% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 607     19.31%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               95029     71.08%     71.08% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                194      0.15%     71.22% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     71.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2937      2.20%     73.42% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.42% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.42% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1928      1.44%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.86% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              25596     19.14%     94.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              8013      5.99%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               133701                       # Type of FU issued
system.cpu08.iq.rate                         1.231008                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3144                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.023515                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           348632                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          149531                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       119759                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23595                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13548                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               124720                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12121                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1032                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4068                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2736                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          715                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  985                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3544                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1030                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            156033                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             322                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               25567                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               9106                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              280                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 999                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          266                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          717                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                983                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              131989                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               25015                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1712                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       16914                       # number of nop insts executed
system.cpu08.iew.exec_refs                      32664                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  27405                       # Number of branches executed
system.cpu08.iew.exec_stores                     7649                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.215245                       # Inst execution rate
system.cpu08.iew.wb_sent                       130997                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      130170                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   75928                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   92831                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.198497                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.817916                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         24898                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             848                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        59430                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.186034                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.927458                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        30350     51.07%     51.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6933     11.67%     62.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3416      5.75%     68.48% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1477      2.49%     70.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1788      3.01%     73.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4505      7.58%     81.56% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          678      1.14%     82.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4289      7.22%     89.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5994     10.09%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        59430                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             129916                       # Number of instructions committed
system.cpu08.commit.committedOps               129916                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        27869                       # Number of memory references committed
system.cpu08.commit.loads                       21499                       # Number of loads committed
system.cpu08.commit.membars                       180                       # Number of memory barriers committed
system.cpu08.commit.branches                    24529                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  110291                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               2065                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        14719     11.33%     11.33% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          82226     63.29%     74.62% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     74.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.22%     76.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.48%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         21679     16.69%     95.09% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6379      4.91%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          129916                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5994                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     206950                       # The number of ROB reads
system.cpu08.rob.rob_writes                    313331                       # The number of ROB writes
system.cpu08.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     923573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    115201                       # Number of Instructions Simulated
system.cpu08.committedOps                      115201                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.942796                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.942796                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.060675                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.060675                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 164512                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 89658                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8156                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   618                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  307                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             652                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          24.045305                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             25621                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             764                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           33.535340                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    24.045305                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.187854                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.187854                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          118193                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         118193                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        21042                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         21042                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5476                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5476                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          135                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           97                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        26518                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          26518                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        26518                       # number of overall hits
system.cpu08.dcache.overall_hits::total         26518                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1724                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1724                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          749                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          749                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           39                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           48                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2473                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2473                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2473                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2473                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     97893198                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     97893198                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     80883939                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     80883939                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       668196                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       668196                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       480654                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       480654                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       175122                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       175122                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    178777137                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    178777137                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    178777137                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    178777137                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        22766                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        22766                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6225                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6225                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        28991                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        28991                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        28991                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        28991                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.075727                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.075727                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.120321                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.120321                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.224138                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.224138                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.331034                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.331034                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.085302                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.085302                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.085302                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.085302                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 56782.597448                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 56782.597448                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 107989.237650                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 107989.237650                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 17133.230769                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 17133.230769                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10013.625000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10013.625000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 72291.604125                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 72291.604125                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 72291.604125                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 72291.604125                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         1993                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    19.732673                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          221                       # number of writebacks
system.cpu08.dcache.writebacks::total             221                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          958                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          958                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          501                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          501                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            8                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1459                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1459                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1459                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1459                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          766                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          248                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           31                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           47                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1014                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1014                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1014                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1014                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     29933442                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     29933442                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     20165096                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     20165096                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       249642                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       249642                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       424764                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       424764                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       172638                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       172638                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     50098538                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     50098538                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     50098538                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     50098538                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.033647                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.033647                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.039839                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.039839                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.178161                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.178161                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.324138                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.324138                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.034976                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.034976                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.034976                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.034976                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 39077.600522                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 39077.600522                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 81310.870968                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 81310.870968                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  8052.967742                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8052.967742                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9037.531915                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9037.531915                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 49406.842209                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 49406.842209                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 49406.842209                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 49406.842209                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             568                       # number of replacements
system.cpu08.icache.tags.tagsinuse          86.777306                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             28341                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1048                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           27.042939                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    86.777306                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.169487                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.169487                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           60114                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          60114                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        28341                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         28341                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        28341                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          28341                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        28341                       # number of overall hits
system.cpu08.icache.overall_hits::total         28341                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1192                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1192                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1192                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1192                       # number of overall misses
system.cpu08.icache.overall_misses::total         1192                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     37997747                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     37997747                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     37997747                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     37997747                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     37997747                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     37997747                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        29533                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        29533                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        29533                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        29533                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        29533                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        29533                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.040362                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.040362                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.040362                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.040362                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.040362                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.040362                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 31877.304530                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 31877.304530                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 31877.304530                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 31877.304530                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 31877.304530                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 31877.304530                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          568                       # number of writebacks
system.cpu08.icache.writebacks::total             568                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          144                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          144                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          144                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1048                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1048                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1048                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1048                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1048                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1048                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     28630583                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     28630583                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     28630583                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     28630583                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     28630583                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     28630583                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.035486                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.035486                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.035486                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.035486                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.035486                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.035486                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 27319.258588                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 27319.258588                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 27319.258588                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 27319.258588                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 27319.258588                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 27319.258588                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  9489                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            7483                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             664                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               7858                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  3103                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           39.488419                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   811                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            77                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             76                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6304                       # DTB read hits
system.cpu09.dtb.read_misses                      353                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6657                       # DTB read accesses
system.cpu09.dtb.write_hits                      3279                       # DTB write hits
system.cpu09.dtb.write_misses                      27                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3306                       # DTB write accesses
system.cpu09.dtb.data_hits                       9583                       # DTB hits
system.cpu09.dtb.data_misses                      380                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                   9963                       # DTB accesses
system.cpu09.itb.fetch_hits                      7201                       # ITB hits
system.cpu09.itb.fetch_misses                      62                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  7263                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          74818                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             4566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        65007                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      9489                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3915                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       21600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1491                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        39452                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2074                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    7201                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 265                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            68595                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.947693                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.373088                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  57376     83.64%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    846      1.23%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    864      1.26%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    827      1.21%     87.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1674      2.44%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    334      0.49%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    486      0.71%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    834      1.22%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5354      7.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              68595                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.126828                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.868868                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   6625                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               13019                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    7859                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1127                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  513                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                844                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 241                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                56250                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 956                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  513                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   7316                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6470                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4697                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8224                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1923                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                54110                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 296                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  499                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  748                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  267                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             39402                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               76161                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          63322                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12835                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               27501                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  11901                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              124                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4183                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6522                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4020                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             304                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            241                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    48621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               136                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   46099                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             284                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         12905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        68595                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.672046                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.740901                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             57271     83.49%     83.49% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1716      2.50%     85.99% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1854      2.70%     88.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1057      1.54%     90.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1562      2.28%     92.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1619      2.36%     94.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2120      3.09%     97.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               727      1.06%     99.02% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               669      0.98%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         68595                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1010     50.05%     50.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     50.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     50.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  85      4.21%     54.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     54.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     54.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                364     18.04%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     72.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  435     21.56%     93.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 124      6.14%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               30740     66.68%     66.69% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                183      0.40%     67.09% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     67.09% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2942      6.38%     73.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1929      4.18%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               6900     14.97%     92.62% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3401      7.38%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                46099                       # Type of FU issued
system.cpu09.iq.rate                         0.616149                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2018                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.043775                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           139159                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           48044                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        33412                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23936                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13638                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10430                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                35778                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12335                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1808                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1185                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  513                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1866                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1141                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             51196                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             141                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6522                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4020                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               99                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1123                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          121                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          391                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                512                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               45250                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6657                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             849                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        2439                       # number of nop insts executed
system.cpu09.iew.exec_refs                       9963                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   6917                       # Number of branches executed
system.cpu09.iew.exec_stores                     3306                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.604801                       # Inst execution rate
system.cpu09.iew.wb_sent                        44397                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       43842                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   26213                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   36639                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.585982                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.715440                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13143                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             432                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        27167                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.386388                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.601903                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19227     70.77%     70.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          926      3.41%     74.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1632      6.01%     80.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          623      2.29%     82.48% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1092      4.02%     86.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          255      0.94%     87.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          431      1.59%     89.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          472      1.74%     90.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2509      9.24%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        27167                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              37664                       # Number of instructions committed
system.cpu09.commit.committedOps                37664                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7549                       # Number of memory references committed
system.cpu09.commit.loads                        4714                       # Number of loads committed
system.cpu09.commit.membars                        21                       # Number of memory barriers committed
system.cpu09.commit.branches                     5447                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   31199                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                455                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         1816      4.82%      4.82% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          23367     62.04%     66.86% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.30%     67.16% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     67.16% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      7.64%     74.80% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      5.10%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4735     12.57%     92.47% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2835      7.53%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           37664                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2509                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      74620                       # The number of ROB reads
system.cpu09.rob.rob_writes                    103579                       # The number of ROB writes
system.cpu09.timesIdled                           126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     957366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     35852                       # Number of Instructions Simulated
system.cpu09.committedOps                       35852                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.086857                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.086857                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.479189                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.479189                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  55346                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 25829                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11165                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   145                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   72                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             308                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          22.519230                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6402                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             416                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           15.389423                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    22.519230                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.175931                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.175931                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           33378                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          33378                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4080                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4080                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2304                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2304                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           36                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           15                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6384                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6384                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6384                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6384                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1270                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1270                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          501                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           13                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1771                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1771                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1771                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1771                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     95621580                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     95621580                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     70549254                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     70549254                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       365148                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       365148                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       229770                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       229770                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       173880                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       173880                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    166170834                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    166170834                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    166170834                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    166170834                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5350                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5350                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8155                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8155                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8155                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8155                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.237383                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.237383                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.178610                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.178610                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.464286                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.464286                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.217167                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.217167                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.217167                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.217167                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 75292.582677                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 75292.582677                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 140816.874251                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 140816.874251                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 45643.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 45643.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 17674.615385                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 17674.615385                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 93828.816488                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 93828.816488                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 93828.816488                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 93828.816488                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2227                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.413462                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          178                       # number of writebacks
system.cpu09.dcache.writebacks::total             178                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          908                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          908                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          376                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            5                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1284                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1284                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1284                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1284                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          362                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          125                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            3                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           13                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          487                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          487                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26580042                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26580042                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     18130700                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     18130700                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        17388                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        17388                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       216108                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       216108                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       171396                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       171396                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     44710742                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     44710742                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     44710742                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     44710742                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.067664                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.067664                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044563                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044563                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.068182                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.068182                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.464286                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.464286                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.059718                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.059718                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.059718                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.059718                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 73425.530387                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 73425.530387                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 145045.600000                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 145045.600000                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         5796                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5796                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 16623.692308                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 16623.692308                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 91808.505133                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 91808.505133                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 91808.505133                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 91808.505133                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              82                       # number of replacements
system.cpu09.icache.tags.tagsinuse          72.791962                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6657                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             475                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           14.014737                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    72.791962                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.142172                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.142172                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           14871                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          14871                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6657                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6657                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6657                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6657                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6657                       # number of overall hits
system.cpu09.icache.overall_hits::total          6657                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          541                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          541                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          541                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          541                       # number of overall misses
system.cpu09.icache.overall_misses::total          541                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     26411130                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     26411130                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     26411130                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     26411130                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     26411130                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     26411130                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         7198                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         7198                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         7198                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         7198                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         7198                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         7198                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.075160                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.075160                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.075160                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.075160                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.075160                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.075160                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 48819.094270                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 48819.094270                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 48819.094270                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 48819.094270                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 48819.094270                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 48819.094270                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           82                       # number of writebacks
system.cpu09.icache.writebacks::total              82                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           66                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           66                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           66                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          475                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          475                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          475                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     19582614                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     19582614                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     19582614                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     19582614                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     19582614                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     19582614                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.065991                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.065991                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.065991                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.065991                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.065991                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.065991                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 41226.555789                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 41226.555789                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 41226.555789                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 41226.555789                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 41226.555789                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 41226.555789                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  9693                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            7567                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             681                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               8025                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  3173                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           39.538941                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   870                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6635                       # DTB read hits
system.cpu10.dtb.read_misses                      356                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   6991                       # DTB read accesses
system.cpu10.dtb.write_hits                      3373                       # DTB write hits
system.cpu10.dtb.write_misses                      26                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3399                       # DTB write accesses
system.cpu10.dtb.data_hits                      10008                       # DTB hits
system.cpu10.dtb.data_misses                      382                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10390                       # DTB accesses
system.cpu10.itb.fetch_hits                      7371                       # ITB hits
system.cpu10.itb.fetch_misses                      63                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  7434                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          75858                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        66133                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      9693                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             4043                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       21346                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1529                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        39153                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2439                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    7371                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 270                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            68827                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.960858                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.384576                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  57397     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    854      1.24%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    893      1.30%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    831      1.21%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1723      2.50%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    332      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    521      0.76%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    886      1.29%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5390      7.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              68827                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.127778                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.871800                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7171                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               12771                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    8058                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1161                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  513                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                909                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 258                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                57459                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1076                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  513                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   7881                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  6505                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         4371                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    8438                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1966                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                55400                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  539                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  918                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   78                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             40237                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               77703                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          64843                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12855                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               28344                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  11893                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              122                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4263                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6700                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4134                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             289                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            248                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    49792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               131                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   47498                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             279                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         12921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        68827                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.690107                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.757653                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             57122     82.99%     82.99% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1793      2.61%     85.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1920      2.79%     88.39% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1066      1.55%     89.94% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1638      2.38%     92.32% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1700      2.47%     94.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              2167      3.15%     97.94% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               755      1.10%     99.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               666      0.97%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         68827                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1031     49.40%     49.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     49.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     49.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  82      3.93%     53.33% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     53.33% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     53.33% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                365     17.49%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     70.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  478     22.90%     93.72% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 131      6.28%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               31690     66.72%     66.73% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                186      0.39%     67.12% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     67.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2946      6.20%     73.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      4.06%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.38% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7234     15.23%     92.61% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3509      7.39%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                47498                       # Type of FU issued
system.cpu10.iq.rate                         0.626144                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2087                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.043939                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           142128                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           49178                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        34666                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24061                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13688                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10435                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                37175                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12406                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            220                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1841                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1187                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  513                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1850                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 959                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             52516                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             145                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6700                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4134                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              100                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 943                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          395                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                517                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               46653                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6991                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             845                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        2593                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10390                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   7187                       # Number of branches executed
system.cpu10.iew.exec_stores                     3399                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.615004                       # Inst execution rate
system.cpu10.iew.wb_sent                        45678                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       45101                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   26911                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   37557                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.594545                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.716538                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13149                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             430                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        27687                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.406689                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.610075                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        19443     70.22%     70.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          963      3.48%     73.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1710      6.18%     79.88% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          644      2.33%     82.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1138      4.11%     86.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          274      0.99%     87.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          465      1.68%     88.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          480      1.73%     90.72% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2570      9.28%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        27687                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              38947                       # Number of instructions committed
system.cpu10.commit.committedOps                38947                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7806                       # Number of memory references committed
system.cpu10.commit.loads                        4859                       # Number of loads committed
system.cpu10.commit.membars                        22                       # Number of memory barriers committed
system.cpu10.commit.branches                     5689                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   32343                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                502                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         1949      5.00%      5.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          24259     62.29%     67.29% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.29%     67.58% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     67.58% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      7.39%     74.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      4.93%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4881     12.53%     92.43% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2947      7.57%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           38947                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2570                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      76368                       # The number of ROB reads
system.cpu10.rob.rob_writes                    106166                       # The number of ROB writes
system.cpu10.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     956326                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     37002                       # Number of Instructions Simulated
system.cpu10.committedOps                       37002                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.050105                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.050105                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.487780                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.487780                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  57209                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 26794                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11170                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   134                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   75                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             321                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          21.510306                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6726                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             432                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           15.569444                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    21.510306                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.168049                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.168049                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           34716                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          34716                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4291                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4291                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2409                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2409                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           39                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           19                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6700                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6700                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6700                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6700                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1278                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1278                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          506                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          506                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            7                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           10                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1784                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1784                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1784                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1784                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     98919090                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     98919090                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     72651961                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     72651961                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       375084                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       375084                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        99360                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        99360                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       173880                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       173880                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    171571051                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    171571051                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    171571051                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    171571051                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5569                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5569                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2915                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2915                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8484                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8484                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8484                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8484                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.229485                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.229485                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.173585                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.173585                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.152174                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.152174                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.344828                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.344828                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.210278                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.210278                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.210278                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.210278                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 77401.478873                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 77401.478873                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 143580.950593                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 143580.950593                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 53583.428571                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 53583.428571                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         9936                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         9936                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 96172.113789                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 96172.113789                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 96172.113789                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 96172.113789                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2228                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    23.452632                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          194                       # number of writebacks
system.cpu10.dcache.writebacks::total             194                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          902                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          902                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          383                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          383                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            4                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1285                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1285                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          376                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          123                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            3                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           10                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          499                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          499                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     27751248                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     27751248                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     17954337                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     17954337                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        34776                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        34776                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        89424                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        89424                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       171396                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       171396                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     45705585                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     45705585                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     45705585                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     45705585                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.067517                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.067517                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.042196                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.042196                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.065217                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.065217                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.058817                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.058817                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.058817                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.058817                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 73806.510638                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 73806.510638                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 145970.219512                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 145970.219512                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data        11592                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11592                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8942.400000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8942.400000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 91594.358717                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 91594.358717                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 91594.358717                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 91594.358717                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             102                       # number of replacements
system.cpu10.icache.tags.tagsinuse          69.726416                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              6798                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             502                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           13.541833                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    69.726416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.136184                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.136184                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           15240                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          15240                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         6798                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          6798                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         6798                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           6798                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         6798                       # number of overall hits
system.cpu10.icache.overall_hits::total          6798                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          571                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          571                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          571                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          571                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          571                       # number of overall misses
system.cpu10.icache.overall_misses::total          571                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     26991144                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     26991144                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     26991144                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     26991144                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     26991144                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     26991144                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         7369                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         7369                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         7369                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         7369                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         7369                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         7369                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.077487                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.077487                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.077487                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.077487                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.077487                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.077487                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 47269.954466                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 47269.954466                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 47269.954466                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 47269.954466                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 47269.954466                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 47269.954466                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu10.icache.writebacks::total             102                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           69                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           69                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           69                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          502                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          502                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          502                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          502                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     19755252                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     19755252                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     19755252                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     19755252                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     19755252                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     19755252                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.068123                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.068123                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.068123                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.068123                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.068123                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.068123                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 39353.091633                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 39353.091633                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 39353.091633                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 39353.091633                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 39353.091633                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 39353.091633                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 41594                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           30385                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1546                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              29684                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 21283                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           71.698558                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  4978                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           146                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               24                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      35148                       # DTB read hits
system.cpu11.dtb.read_misses                      393                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  35541                       # DTB read accesses
system.cpu11.dtb.write_hits                     12113                       # DTB write hits
system.cpu11.dtb.write_misses                      35                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 12148                       # DTB write accesses
system.cpu11.dtb.data_hits                      47261                       # DTB hits
system.cpu11.dtb.data_misses                      428                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  47689                       # DTB accesses
system.cpu11.itb.fetch_hits                     38887                       # ITB hits
system.cpu11.itb.fetch_misses                      75                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 38962                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          89955                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       237182                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     41594                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            26285                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       65882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3407                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2208                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   38887                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 560                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            80334                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.952449                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.962045                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  32326     40.24%     40.24% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2540      3.16%     43.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3554      4.42%     47.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7609      9.47%     57.30% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  11982     14.92%     72.21% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   2017      2.51%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7219      8.99%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1316      1.64%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  11771     14.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              80334                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.462387                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.636674                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12466                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               25433                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   38673                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2625                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1127                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               5394                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 599                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               218613                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2566                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1127                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14265                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8376                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        14569                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   39413                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2574                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               213204                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  593                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  612                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  395                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            140262                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              250436                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         237673                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12757                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              113929                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  26333                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              542                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          519                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8187                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              36301                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             14000                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3521                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1983                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   181537                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               991                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  175758                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             517                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         29366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        13826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        80334                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.187841                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.372559                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             33309     41.46%     41.46% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5840      7.27%     48.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9613     11.97%     60.70% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              9603     11.95%     72.65% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5276      6.57%     79.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4662      5.80%     85.02% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8372     10.42%     95.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              2035      2.53%     97.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1624      2.02%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         80334                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1345     29.52%     29.52% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    2      0.04%     29.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     29.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  81      1.78%     31.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     31.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     31.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                313      6.87%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1605     35.23%     73.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1210     26.56%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              121643     69.21%     69.21% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                180      0.10%     69.32% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     69.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2927      1.67%     70.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     70.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     70.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      1.10%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              36400     20.71%     92.79% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             12676      7.21%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               175758                       # Type of FU issued
system.cpu11.iq.rate                         1.953844                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4556                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.025922                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           413267                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          198632                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       161145                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23656                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13326                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               168143                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12167                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2028                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5002                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3794                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1127                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3818                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1422                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            205937                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             291                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               36301                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              14000                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              495                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1390                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          329                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          793                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1122                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              173663                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               35541                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2095                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       23409                       # number of nop insts executed
system.cpu11.iew.exec_refs                      47689                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  35395                       # Number of branches executed
system.cpu11.iew.exec_stores                    12148                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.930554                       # Inst execution rate
system.cpu11.iew.wb_sent                       172500                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      171546                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   97492                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  119782                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.907020                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.813912                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         31003                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             970                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        75822                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.289177                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.992923                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        37372     49.29%     49.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         9228     12.17%     61.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4376      5.77%     67.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2156      2.84%     70.07% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2571      3.39%     73.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5282      6.97%     80.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          818      1.08%     81.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         4632      6.11%     87.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         9387     12.38%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        75822                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             173570                       # Number of instructions committed
system.cpu11.commit.committedOps               173570                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        41505                       # Number of memory references committed
system.cpu11.commit.loads                       31299                       # Number of loads committed
system.cpu11.commit.membars                       401                       # Number of memory barriers committed
system.cpu11.commit.branches                    31899                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  147933                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               3623                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        20412     11.76%     11.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         106322     61.26%     73.02% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.07%     73.08% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.66%     74.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.11%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         31700     18.26%     94.11% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        10225      5.89%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          173570                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                9387                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     269734                       # The number of ROB reads
system.cpu11.rob.rob_writes                    413646                       # The number of ROB writes
system.cpu11.timesIdled                           135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          9621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     902938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    153162                       # Number of Instructions Simulated
system.cpu11.committedOps                      153162                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.587319                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.587319                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.702651                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.702651                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 217285                       # number of integer regfile reads
system.cpu11.int_regfile_writes                120550                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1122                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  585                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             889                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          20.134597                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             38947                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1009                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           38.599604                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    20.134597                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.157302                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.157302                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          171772                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         171772                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        29976                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         29976                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         9128                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         9128                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          239                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          239                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          196                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        39104                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          39104                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        39104                       # number of overall hits
system.cpu11.dcache.overall_hits::total         39104                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2123                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2123                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          798                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          798                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           68                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           83                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2921                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2921                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2921                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2921                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     97910586                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     97910586                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     81675101                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     81675101                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       635904                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       635904                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       911628                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       911628                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    179585687                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    179585687                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    179585687                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    179585687                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        32099                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        32099                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         9926                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         9926                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          279                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          279                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        42025                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        42025                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        42025                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        42025                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.066139                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.066139                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.080395                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.080395                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.221498                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.221498                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.297491                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.297491                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.069506                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.069506                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.069506                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.069506                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 46118.975977                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 46118.975977                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 102349.750627                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 102349.750627                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9351.529412                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9351.529412                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10983.469880                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10983.469880                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 61480.892503                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 61480.892503                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 61480.892503                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 61480.892503                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2219                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    22.414141                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    91.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu11.dcache.writebacks::total             242                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1020                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          506                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          506                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            7                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1526                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1526                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1526                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1526                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1103                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1103                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          292                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          292                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           61                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           82                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           82                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1395                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1395                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1395                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1395                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     31627530                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     31627530                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     20377479                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     20377479                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       393714                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       393714                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       809784                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       809784                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     52005009                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     52005009                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     52005009                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     52005009                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.034362                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.034362                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.029418                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.029418                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.198697                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.198697                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.293907                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.293907                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.033195                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.033195                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.033195                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.033195                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 28674.097915                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 28674.097915                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 69785.886986                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69785.886986                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  6454.327869                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6454.327869                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9875.414634                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9875.414634                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 37279.576344                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 37279.576344                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 37279.576344                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 37279.576344                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             696                       # number of replacements
system.cpu11.icache.tags.tagsinuse          72.241512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             37551                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1163                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           32.288048                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    72.241512                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.141097                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.141097                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           78937                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          78937                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        37551                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         37551                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        37551                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          37551                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        37551                       # number of overall hits
system.cpu11.icache.overall_hits::total         37551                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1336                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1336                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1336                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1336                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1336                       # number of overall misses
system.cpu11.icache.overall_misses::total         1336                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     46881773                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     46881773                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     46881773                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     46881773                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     46881773                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     46881773                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        38887                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        38887                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        38887                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        38887                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        38887                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        38887                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.034356                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.034356                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.034356                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.034356                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.034356                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.034356                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 35091.147455                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 35091.147455                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 35091.147455                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 35091.147455                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 35091.147455                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 35091.147455                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          696                       # number of writebacks
system.cpu11.icache.writebacks::total             696                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          173                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          173                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          173                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1163                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1163                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1163                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1163                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1163                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1163                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     32766443                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     32766443                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     32766443                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     32766443                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     32766443                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     32766443                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.029907                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.029907                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.029907                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.029907                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.029907                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.029907                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 28174.069647                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 28174.069647                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 28174.069647                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 28174.069647                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 28174.069647                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 28174.069647                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 19589                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           16012                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             869                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              15059                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  9180                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           60.960223                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  1532                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      15957                       # DTB read hits
system.cpu12.dtb.read_misses                      308                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  16265                       # DTB read accesses
system.cpu12.dtb.write_hits                      5902                       # DTB write hits
system.cpu12.dtb.write_misses                      34                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  5936                       # DTB write accesses
system.cpu12.dtb.data_hits                      21859                       # DTB hits
system.cpu12.dtb.data_misses                      342                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  22201                       # DTB accesses
system.cpu12.itb.fetch_hits                     16564                       # ITB hits
system.cpu12.itb.fetch_misses                      76                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 16640                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          60610                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             7191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       119753                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     19589                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            10713                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       40665                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1925                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2469                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   16564                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 388                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            51501                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.325256                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.034266                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  28730     55.79%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1088      2.11%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   1713      3.33%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   3394      6.59%     67.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   4899      9.51%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    498      0.97%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   2372      4.61%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1717      3.33%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   7090     13.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              51501                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.323197                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.975796                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   9296                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               22792                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   17039                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1725                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  639                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1588                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 335                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               109446                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1346                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  639                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  10338                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  6714                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        13749                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   17657                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2394                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               106790                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 301                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  391                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  783                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  216                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             73061                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              137119                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         124348                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12765                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               59665                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  13396                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              396                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          371                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6472                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              16253                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              6733                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            1811                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1987                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    93608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               651                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   91199                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             303                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         14501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         7065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        51501                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.770820                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.329148                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             27859     54.09%     54.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              3173      6.16%     60.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              3906      7.58%     67.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              4094      7.95%     75.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3130      6.08%     81.87% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              2819      5.47%     87.34% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              5024      9.76%     97.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               795      1.54%     98.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               701      1.36%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         51501                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1003     28.81%     28.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     28.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     28.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  75      2.15%     30.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     30.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     30.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                329      9.45%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     40.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1421     40.81%     81.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 654     18.78%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               63297     69.41%     69.41% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                180      0.20%     69.61% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.61% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2928      3.21%     72.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1928      2.11%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              16802     18.42%     93.36% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              6060      6.64%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                91199                       # Type of FU issued
system.cpu12.iq.rate                         1.504686                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3482                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.038180                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           214099                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           95323                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        78287                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23585                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13458                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10409                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                82547                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12130                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            256                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2220                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1392                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  639                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2458                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1156                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            103367                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             187                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               16253                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               6733                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              359                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1131                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          507                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                651                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               90206                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               16265                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             993                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        9108                       # number of nop insts executed
system.cpu12.iew.exec_refs                      22201                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  16470                       # Number of branches executed
system.cpu12.iew.exec_stores                     5936                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.488302                       # Inst execution rate
system.cpu12.iew.wb_sent                        89262                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       88696                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   50055                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   63425                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.463389                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.789200                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         14816                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           587                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             546                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        49241                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.788185                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.703349                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        28661     58.21%     58.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         4745      9.64%     67.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         2597      5.27%     73.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1268      2.58%     75.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2582      5.24%     80.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2364      4.80%     85.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          638      1.30%     87.03% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2755      5.59%     92.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         3631      7.37%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        49241                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              88052                       # Number of instructions committed
system.cpu12.commit.committedOps                88052                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        19374                       # Number of memory references committed
system.cpu12.commit.loads                       14033                       # Number of loads committed
system.cpu12.commit.membars                       271                       # Number of memory barriers committed
system.cpu12.commit.branches                    14816                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   74591                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1065                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         8298      9.42%      9.42% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          55194     62.68%     72.11% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.13%     72.24% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      3.27%     75.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      2.18%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.69% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         14304     16.24%     93.93% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         5343      6.07%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           88052                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                3631                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     147490                       # The number of ROB reads
system.cpu12.rob.rob_writes                    207976                       # The number of ROB writes
system.cpu12.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          9109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     933030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     79758                       # Number of Instructions Simulated
system.cpu12.committedOps                       79758                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.759924                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.759924                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.315921                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.315921                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 116145                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 59239                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8160                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   266                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             351                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          18.867704                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             18399                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             468                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           39.314103                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    18.867704                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.147404                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.147404                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           82002                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          82002                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        13642                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         13642                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         4353                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4353                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           41                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           21                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        17995                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          17995                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        17995                       # number of overall hits
system.cpu12.dcache.overall_hits::total         17995                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1322                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1322                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          947                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          947                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           14                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           18                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2269                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2269                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2269                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2269                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     98304300                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     98304300                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     86891489                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     86891489                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       239706                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       239706                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       181332                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       181332                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       162702                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       162702                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    185195789                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    185195789                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    185195789                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    185195789                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        14964                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        14964                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         5300                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5300                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        20264                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        20264                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        20264                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        20264                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.088345                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.088345                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.178679                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.178679                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.254545                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.254545                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.111972                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.111972                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.111972                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.111972                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 74360.287443                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 74360.287443                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 91754.476241                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 91754.476241                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 17121.857143                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 17121.857143                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        10074                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        10074                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 81620.003967                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 81620.003967                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 81620.003967                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 81620.003967                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2127                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           97                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.484848                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu12.dcache.writebacks::total             229                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          873                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          616                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          616                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            6                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1489                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1489                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1489                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1489                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          449                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          331                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           18                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          780                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          780                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          780                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          780                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     30010446                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     30010446                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22805589                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22805589                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        58374                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        58374                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       160218                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       160218                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       161460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       161460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     52816035                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     52816035                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     52816035                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     52816035                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.030005                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.030005                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.062453                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.062453                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.145455                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.145455                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.038492                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.038492                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.038492                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.038492                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 66838.409800                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 66838.409800                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 68899.060423                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 68899.060423                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7296.750000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7296.750000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         8901                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         8901                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 67712.865385                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 67712.865385                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 67712.865385                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 67712.865385                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             243                       # number of replacements
system.cpu12.icache.tags.tagsinuse          66.757254                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             15734                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             701                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           22.445078                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    66.757254                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.130385                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.130385                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           33813                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          33813                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        15734                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         15734                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        15734                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          15734                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        15734                       # number of overall hits
system.cpu12.icache.overall_hits::total         15734                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          822                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          822                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          822                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          822                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          822                       # number of overall misses
system.cpu12.icache.overall_misses::total          822                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     42651518                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     42651518                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     42651518                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     42651518                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     42651518                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     42651518                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        16556                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        16556                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        16556                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        16556                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        16556                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        16556                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.049650                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.049650                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.049650                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.049650                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.049650                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.049650                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 51887.491484                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 51887.491484                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 51887.491484                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 51887.491484                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 51887.491484                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 51887.491484                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          243                       # number of writebacks
system.cpu12.icache.writebacks::total             243                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          121                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          121                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          121                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          701                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          701                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          701                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          701                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          701                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     29276420                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     29276420                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     29276420                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     29276420                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     29276420                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     29276420                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.042341                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.042341                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.042341                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.042341                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.042341                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.042341                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 41763.794579                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 41763.794579                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 41763.794579                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 41763.794579                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 41763.794579                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 41763.794579                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7762                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5992                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             748                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               6309                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2010                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           31.859249                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   644                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6600                       # DTB read hits
system.cpu13.dtb.read_misses                      342                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6942                       # DTB read accesses
system.cpu13.dtb.write_hits                      3430                       # DTB write hits
system.cpu13.dtb.write_misses                      33                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3463                       # DTB write accesses
system.cpu13.dtb.data_hits                      10030                       # DTB hits
system.cpu13.dtb.data_misses                      375                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  10405                       # DTB accesses
system.cpu13.itb.fetch_hits                      6582                       # ITB hits
system.cpu13.itb.fetch_misses                      85                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  6667                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          74570                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             5215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        58685                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7762                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2655                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       19012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1685                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        39768                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2671                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    6582                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 307                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            67718                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.866609                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.312816                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  57981     85.62%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    630      0.93%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    606      0.89%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    799      1.18%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1200      1.77%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    344      0.51%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    498      0.74%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    342      0.51%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   5318      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              67718                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.104090                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.786979                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   7855                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               11942                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    6407                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1174                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  572                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                712                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 282                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                49993                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1158                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  572                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8574                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  6060                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4122                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6796                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1826                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                47814                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 328                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  330                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  728                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  198                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             35384                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               67899                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          54959                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12931                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  12323                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              111                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    4018                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6783                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              4177                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             291                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            295                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    43066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               114                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   40514                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             245                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         13151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         6605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        67718                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.598275                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.669087                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             57692     85.19%     85.19% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1821      2.69%     87.88% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1393      2.06%     89.94% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1068      1.58%     91.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1416      2.09%     93.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1053      1.55%     95.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1846      2.73%     97.89% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               734      1.08%     98.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               695      1.03%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         67718                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   920     47.45%     47.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     47.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     47.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  68      3.51%     50.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     50.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     50.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                341     17.59%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     68.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  464     23.93%     92.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 146      7.53%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               24656     60.86%     60.87% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                190      0.47%     61.34% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     61.34% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2951      7.28%     68.62% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 2      0.00%     68.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1930      4.76%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.39% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               7204     17.78%     91.17% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3577      8.83%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                40514                       # Type of FU issued
system.cpu13.iq.rate                         0.543302                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1939                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.047860                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           126859                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           42714                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        27524                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24071                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13643                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10440                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                30065                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12384                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            226                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2041                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1223                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  572                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1861                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1155                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             44645                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6783                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               4177                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1133                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          442                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                566                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               39541                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6942                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             973                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        1465                       # number of nop insts executed
system.cpu13.iew.exec_refs                      10405                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   5183                       # Number of branches executed
system.cpu13.iew.exec_stores                     3463                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.530253                       # Inst execution rate
system.cpu13.iew.wb_sent                        38578                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       37964                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   22197                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   31435                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.509106                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.706124                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         13302                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        25906                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.193662                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.488820                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        19350     74.69%     74.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          985      3.80%     78.50% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1214      4.69%     83.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          646      2.49%     85.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          672      2.59%     88.27% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          243      0.94%     89.21% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          216      0.83%     90.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          267      1.03%     91.07% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2313      8.93%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        25906                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              30923                       # Number of instructions committed
system.cpu13.commit.committedOps                30923                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7696                       # Number of memory references committed
system.cpu13.commit.loads                        4742                       # Number of loads committed
system.cpu13.commit.membars                        21                       # Number of memory barriers committed
system.cpu13.commit.branches                     3733                       # Number of branches committed
system.cpu13.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                250                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          898      2.90%      2.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          17384     56.22%     59.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           114      0.37%     59.49% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     59.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2887      9.34%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           30923                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2313                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      66856                       # The number of ROB reads
system.cpu13.rob.rob_writes                     90487                       # The number of ROB writes
system.cpu13.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     957614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu13.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.483266                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.483266                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.402695                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.402695                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  46560                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 21399                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11180                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8195                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   124                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             293                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          17.092476                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              6855                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           17.009926                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    17.092476                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.133535                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.133535                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           34668                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          34668                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         4474                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4474                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2430                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2430                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           26                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           16                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         6904                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6904                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         6904                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6904                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1096                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1096                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          499                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            9                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1595                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1595                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1595                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1595                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     89436420                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     89436420                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     70627506                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     70627506                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       103086                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       103086                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       175122                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       175122                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    160063926                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    160063926                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    160063926                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    160063926                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5570                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5570                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         8499                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         8499                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         8499                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         8499                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.196768                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.196768                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.170365                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.170365                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.187669                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.187669                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.187669                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.187669                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 81602.572993                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 81602.572993                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 141538.088176                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 141538.088176                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 20617.200000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 20617.200000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        19458                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        19458                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 100353.558621                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 100353.558621                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 100353.558621                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 100353.558621                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2397                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    22.401869                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu13.dcache.writebacks::total             149                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          750                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          750                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          369                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          369                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            3                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1119                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1119                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1119                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1119                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          346                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          130                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            9                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          476                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          476                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     26689338                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     26689338                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     16907330                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     16907330                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       163944                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       163944                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     43596668                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     43596668                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     43596668                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     43596668                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.062118                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.062118                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.044384                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.044384                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.056007                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.056007                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.056007                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.056007                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 77136.815029                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 77136.815029                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 130056.384615                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 130056.384615                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data        18216                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total        18216                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 91589.638655                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 91589.638655                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 91589.638655                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 91589.638655                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             124                       # number of replacements
system.cpu13.icache.tags.tagsinuse          59.189525                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5936                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           10.695495                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    59.189525                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.115605                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.115605                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           13705                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          13705                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5936                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5936                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5936                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5936                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5936                       # number of overall hits
system.cpu13.icache.overall_hits::total          5936                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          639                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          639                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          639                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          639                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          639                       # number of overall misses
system.cpu13.icache.overall_misses::total          639                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     26758887                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     26758887                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     26758887                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     26758887                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     26758887                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     26758887                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         6575                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         6575                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         6575                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         6575                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         6575                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         6575                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.097186                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.097186                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.097186                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.097186                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.097186                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.097186                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 41876.192488                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 41876.192488                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 41876.192488                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 41876.192488                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 41876.192488                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 41876.192488                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          124                       # number of writebacks
system.cpu13.icache.writebacks::total             124                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           84                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           84                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           84                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          555                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          555                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          555                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     20157657                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     20157657                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     20157657                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     20157657                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     20157657                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     20157657                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.084411                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.084411                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.084411                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.084411                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.084411                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.084411                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 36320.102703                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 36320.102703                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 36320.102703                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 36320.102703                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 36320.102703                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 36320.102703                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 20471                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           14786                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1207                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              15302                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  8990                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           58.750490                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2409                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           122                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      17233                       # DTB read hits
system.cpu14.dtb.read_misses                      372                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  17605                       # DTB read accesses
system.cpu14.dtb.write_hits                      6591                       # DTB write hits
system.cpu14.dtb.write_misses                      26                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  6617                       # DTB write accesses
system.cpu14.dtb.data_hits                      23824                       # DTB hits
system.cpu14.dtb.data_misses                      398                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  24222                       # DTB accesses
system.cpu14.itb.fetch_hits                     18470                       # ITB hits
system.cpu14.itb.fetch_misses                      79                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 18549                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          65590                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             9482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       125498                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     20471                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            11403                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       36263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2669                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2483                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   18470                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 507                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            49680                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.526127                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.095311                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  25689     51.71%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1512      3.04%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   1989      4.00%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   3021      6.08%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   4924      9.91%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    965      1.94%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   2775      5.59%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    666      1.34%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   8139     16.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              49680                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.312106                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.913371                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  11818                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               16828                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   18419                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1728                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  877                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               2628                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 472                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               112152                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2014                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  877                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  12992                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7043                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         7355                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   18901                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2502                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               108573                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 311                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  614                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  950                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  476                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             74043                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              134231                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         121433                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12791                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               55050                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  18993                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              258                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          225                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    5425                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              17774                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              7800                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            1315                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            738                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    93732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               392                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   89913                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             374                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         20813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         9703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        49680                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.809843                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.363692                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             25969     52.27%     52.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              3481      7.01%     59.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              4604      9.27%     68.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              3835      7.72%     76.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              2908      5.85%     82.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              2636      5.31%     87.43% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              3837      7.72%     95.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1395      2.81%     97.96% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1015      2.04%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         49680                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1226     41.27%     41.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     41.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     41.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  73      2.46%     43.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     43.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     43.72% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                331     11.14%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     54.86% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  861     28.98%     83.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 480     16.16%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               59789     66.50%     66.50% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                181      0.20%     66.70% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     66.70% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2923      3.25%     69.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     69.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     69.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      2.14%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.10% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              18176     20.22%     92.31% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              6912      7.69%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                89913                       # Type of FU issued
system.cpu14.iq.rate                         1.370834                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      2971                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.033043                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           209001                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          101496                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        75937                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23850                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13480                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                80607                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12273                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            823                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         3644                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2266                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  877                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2788                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1076                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            103531                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             251                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               17774                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               7800                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              213                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1048                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          215                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          646                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                861                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               88323                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               17605                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1590                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        9407                       # number of nop insts executed
system.cpu14.iew.exec_refs                      24222                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  16167                       # Number of branches executed
system.cpu14.iew.exec_stores                     6617                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.346592                       # Inst execution rate
system.cpu14.iew.wb_sent                        87084                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       86327                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   49162                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   63395                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.316161                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.775487                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         21590                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             750                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        46470                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.741016                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.798190                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        28481     61.29%     61.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         3865      8.32%     69.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2776      5.97%     75.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1299      2.80%     78.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1282      2.76%     81.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1778      3.83%     84.96% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          435      0.94%     85.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         1469      3.16%     89.06% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         5085     10.94%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        46470                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              80905                       # Number of instructions committed
system.cpu14.commit.committedOps                80905                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        19664                       # Number of memory references committed
system.cpu14.commit.loads                       14130                       # Number of loads committed
system.cpu14.commit.membars                       141                       # Number of memory barriers committed
system.cpu14.commit.branches                    13679                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   68465                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1533                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass         7598      9.39%      9.39% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          48583     60.05%     69.44% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.14%     69.58% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     69.58% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      3.56%     73.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     73.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      2.37%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         14271     17.64%     93.15% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         5540      6.85%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           80905                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                5085                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     142671                       # The number of ROB reads
system.cpu14.rob.rob_writes                    208184                       # The number of ROB writes
system.cpu14.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         15910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     927750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     73311                       # Number of Instructions Simulated
system.cpu14.committedOps                       73311                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.894682                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.894682                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.117716                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.117716                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 107802                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 57430                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8146                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   466                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  237                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             582                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          15.682180                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             18406                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             696                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           26.445402                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    15.682180                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.122517                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.122517                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           85178                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          85178                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        13791                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         13791                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         4773                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4773                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           93                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           76                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        18564                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          18564                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        18564                       # number of overall hits
system.cpu14.dcache.overall_hits::total         18564                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1636                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1636                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          651                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          651                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           30                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           34                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2287                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2287                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2287                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2287                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    101825370                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    101825370                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     83018945                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     83018945                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       469476                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       469476                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       389988                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       389988                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    184844315                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    184844315                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    184844315                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    184844315                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        15427                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        15427                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         5424                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         5424                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        20851                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        20851                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        20851                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        20851                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.106048                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.106048                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.120022                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.120022                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.243902                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.243902                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.309091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.309091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.109683                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.109683                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.109683                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.109683                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 62240.446210                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 62240.446210                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 127525.261137                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 127525.261137                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 15649.200000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 15649.200000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 11470.235294                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 11470.235294                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 80823.924355                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 80823.924355                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 80823.924355                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 80823.924355                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2312                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.642857                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          277                       # number of writebacks
system.cpu14.dcache.writebacks::total             277                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          956                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          956                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          439                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            5                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1395                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1395                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1395                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1395                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          680                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          212                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           25                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           34                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          892                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          892                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          892                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          892                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     31290948                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     31290948                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     19915456                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     19915456                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       172638                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       172638                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       347760                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       347760                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     51206404                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     51206404                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     51206404                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     51206404                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.044079                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.044079                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.039086                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.039086                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.203252                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.203252                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.309091                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.309091                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.042780                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.042780                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.042780                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.042780                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 46016.100000                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 46016.100000                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 93940.830189                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 93940.830189                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6905.520000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6905.520000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 10228.235294                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 10228.235294                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 57406.282511                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 57406.282511                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 57406.282511                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 57406.282511                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             511                       # number of replacements
system.cpu14.icache.tags.tagsinuse          59.418574                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             17334                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             982                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           17.651731                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    59.418574                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.116052                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.116052                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           37918                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          37918                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        17334                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         17334                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        17334                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          17334                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        17334                       # number of overall hits
system.cpu14.icache.overall_hits::total         17334                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1134                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1134                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1134                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1134                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1134                       # number of overall misses
system.cpu14.icache.overall_misses::total         1134                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     58341707                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     58341707                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     58341707                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     58341707                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     58341707                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     58341707                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        18468                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        18468                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        18468                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        18468                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        18468                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        18468                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.061404                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.061404                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.061404                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.061404                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.061404                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.061404                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 51447.713404                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 51447.713404                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 51447.713404                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 51447.713404                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 51447.713404                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 51447.713404                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          511                       # number of writebacks
system.cpu14.icache.writebacks::total             511                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          152                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          152                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          152                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          982                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          982                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          982                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          982                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     42244145                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     42244145                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     42244145                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     42244145                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     42244145                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     42244145                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.053173                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.053173                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.053173                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.053173                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.053173                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.053173                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 43018.477597                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 43018.477597                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 43018.477597                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 43018.477597                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 43018.477597                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 43018.477597                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 38707                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           28355                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1634                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              26335                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 19176                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           72.815645                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4568                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           154                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            143                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      32171                       # DTB read hits
system.cpu15.dtb.read_misses                      446                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  32617                       # DTB read accesses
system.cpu15.dtb.write_hits                     11540                       # DTB write hits
system.cpu15.dtb.write_misses                      36                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 11576                       # DTB write accesses
system.cpu15.dtb.data_hits                      43711                       # DTB hits
system.cpu15.dtb.data_misses                      482                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  44193                       # DTB accesses
system.cpu15.itb.fetch_hits                     33949                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 34026                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         127344                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       225417                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     38707                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            23755                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       68723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3575                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        38255                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2194                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   33949                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 574                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           120736                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.867024                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.813112                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  76292     63.19%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2378      1.97%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   4051      3.36%     68.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5760      4.77%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  10566      8.75%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1603      1.33%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5450      4.51%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2410      2.00%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  12226     10.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             120736                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.303956                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.770142                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  12401                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               31807                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   34184                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2876                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1213                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               4919                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 598                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               205524                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2587                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1213                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14317                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8738                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        19704                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   35053                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3456                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               199921                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 310                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  694                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1126                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  461                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            132778                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              240400                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         227525                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12868                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              105597                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  27181                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              678                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          650                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    9408                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              33576                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             13484                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3893                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2985                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   170699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1211                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  164403                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             439                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         30153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          202                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       120736                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.361673                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.140708                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             76393     63.27%     63.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6617      5.48%     68.75% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8155      6.75%     75.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7482      6.20%     81.70% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              6228      5.16%     86.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5476      4.54%     91.40% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7257      6.01%     97.41% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1828      1.51%     98.92% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1300      1.08%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        120736                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1283     25.33%     25.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  72      1.42%     26.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     26.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     26.75% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                329      6.50%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     33.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2094     41.34%     74.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1287     25.41%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              113732     69.18%     69.18% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                183      0.11%     69.29% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2935      1.79%     71.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1935      1.18%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.25% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              33588     20.43%     92.69% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12026      7.31%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               164403                       # Type of FU issued
system.cpu15.iq.rate                         1.291015                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      5065                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.030808                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           431233                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          188528                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       149693                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23813                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13592                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               157217                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12247                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1407                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5213                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3640                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1213                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4035                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1010                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            192523                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             298                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               33576                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              13484                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              614                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 979                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          378                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          869                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1247                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              162221                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               32618                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2182                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       20613                       # number of nop insts executed
system.cpu15.iew.exec_refs                      44194                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  31912                       # Number of branches executed
system.cpu15.iew.exec_stores                    11576                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.273880                       # Inst execution rate
system.cpu15.iew.wb_sent                       161098                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      160129                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   89098                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  111956                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.257452                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.795831                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         31808                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1009                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1060                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        77725                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.051258                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.870096                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        40870     52.58%     52.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         9035     11.62%     64.21% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4856      6.25%     70.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2471      3.18%     73.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3309      4.26%     77.89% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3922      5.05%     82.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          924      1.19%     84.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3820      4.91%     89.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         8518     10.96%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        77725                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             159434                       # Number of instructions committed
system.cpu15.commit.committedOps               159434                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        38207                       # Number of memory references committed
system.cpu15.commit.loads                       28363                       # Number of loads committed
system.cpu15.commit.membars                       495                       # Number of memory barriers committed
system.cpu15.commit.branches                    28423                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  136269                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3196                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        17681     11.09%     11.09% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          98127     61.55%     72.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.07%     72.71% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     72.71% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.81%     74.51% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.51% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.20%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         28858     18.10%     93.82% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         9855      6.18%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          159434                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                8518                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     259110                       # The number of ROB reads
system.cpu15.rob.rob_writes                    387248                       # The number of ROB writes
system.cpu15.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          6608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     904840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    141757                       # Number of Instructions Simulated
system.cpu15.committedOps                      141757                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.898326                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.898326                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.113182                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.113182                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 206786                       # number of integer regfile reads
system.cpu15.int_regfile_writes                112640                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11169                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8181                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1110                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  451                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             764                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.728395                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             36186                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             882                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           41.027211                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.728395                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.115066                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.115066                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          161086                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         161086                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        27449                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         27449                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8648                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8648                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          184                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          135                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          135                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        36097                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          36097                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        36097                       # number of overall hits
system.cpu15.dcache.overall_hits::total         36097                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2395                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2395                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          988                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          988                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           61                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           68                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3383                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3383                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3383                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3383                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    105884226                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    105884226                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     86710152                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     86710152                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       650808                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       650808                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       598644                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       598644                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       424764                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       424764                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    192594378                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    192594378                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    192594378                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    192594378                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        29844                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        29844                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9636                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9636                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          203                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          203                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        39480                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        39480                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        39480                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        39480                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.080251                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.080251                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.102532                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.102532                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.248980                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.248980                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.334975                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.334975                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.085689                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.085689                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.085689                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.085689                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 44210.532777                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 44210.532777                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 87763.311741                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 87763.311741                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 10668.983607                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 10668.983607                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8803.588235                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8803.588235                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 56930.055572                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 56930.055572                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 56930.055572                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 56930.055572                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2152                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           92                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.495238                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           92                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          259                       # number of writebacks
system.cpu15.dcache.writebacks::total             259                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1243                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1243                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          556                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          556                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           11                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1799                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1799                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1799                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1799                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1152                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1152                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          432                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          432                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           50                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           66                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1584                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1584                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1584                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1584                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     32550336                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     32550336                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     24992749                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     24992749                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       360180                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       360180                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       521640                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       521640                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       419796                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       419796                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     57543085                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     57543085                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     57543085                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     57543085                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.038601                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038601                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.044832                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.044832                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.204082                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.204082                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.325123                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.325123                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.040122                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.040122                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.040122                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.040122                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 28255.500000                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 28255.500000                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 57853.585648                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 57853.585648                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  7203.600000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7203.600000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7903.636364                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7903.636364                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 36327.705177                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 36327.705177                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 36327.705177                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 36327.705177                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             664                       # number of replacements
system.cpu15.icache.tags.tagsinuse          55.314233                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             32648                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1152                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           28.340278                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    55.314233                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.108036                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.108036                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           69042                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          69042                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        32648                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         32648                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        32648                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          32648                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        32648                       # number of overall hits
system.cpu15.icache.overall_hits::total         32648                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1297                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1297                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1297                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1297                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1297                       # number of overall misses
system.cpu15.icache.overall_misses::total         1297                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     36142199                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     36142199                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     36142199                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     36142199                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     36142199                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     36142199                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        33945                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        33945                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        33945                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        33945                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        33945                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        33945                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.038209                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.038209                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.038209                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.038209                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.038209                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.038209                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 27865.997687                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 27865.997687                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 27865.997687                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 27865.997687                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 27865.997687                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 27865.997687                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          664                       # number of writebacks
system.cpu15.icache.writebacks::total             664                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          145                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          145                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          145                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1152                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1152                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1152                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1152                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1152                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1152                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     27009773                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     27009773                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     27009773                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     27009773                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     27009773                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     27009773                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.033937                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.033937                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.033937                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.033937                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.033937                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.033937                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 23445.983507                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 23445.983507                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 23445.983507                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 23445.983507                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 23445.983507                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 23445.983507                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         1                       # number of replacements
system.l2.tags.tagsinuse                  4222.929155                       # Cycle average of tags in use
system.l2.tags.total_refs                       39021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8685                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.492919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2329.074867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1251.968950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      500.861752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       57.656613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.248425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.721877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.629183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.978494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.332578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.577152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        3.836199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.777798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        3.761505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.519915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.818861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.276995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.062895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.282268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.533898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.795325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.703217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.463293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.579251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.222136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.631508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        3.940137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.042183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.437039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.855185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        9.360128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.980792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.013733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        1.985005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.071078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.015285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.128874                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2208                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.265015                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    491094                       # Number of tag accesses
system.l2.tags.data_accesses                   491094                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11596                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11596                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6800                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6800                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  104                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1857                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          1076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16777                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8075                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5984                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5537                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 340                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 214                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 445                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 254                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 419                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1076                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 968                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 349                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 393                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 238                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1135                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 350                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 975                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 428                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 221                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 453                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 238                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1091                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 615                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 289                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 502                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 851                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1102                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 389                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26709                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5984                       # number of overall hits
system.l2.overall_hits::cpu00.data               5537                       # number of overall hits
system.l2.overall_hits::cpu01.inst                340                       # number of overall hits
system.l2.overall_hits::cpu01.data                214                       # number of overall hits
system.l2.overall_hits::cpu02.inst                445                       # number of overall hits
system.l2.overall_hits::cpu02.data                254                       # number of overall hits
system.l2.overall_hits::cpu03.inst                419                       # number of overall hits
system.l2.overall_hits::cpu03.data                213                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1076                       # number of overall hits
system.l2.overall_hits::cpu04.data                352                       # number of overall hits
system.l2.overall_hits::cpu05.inst                968                       # number of overall hits
system.l2.overall_hits::cpu05.data                349                       # number of overall hits
system.l2.overall_hits::cpu06.inst                393                       # number of overall hits
system.l2.overall_hits::cpu06.data                238                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1135                       # number of overall hits
system.l2.overall_hits::cpu07.data                350                       # number of overall hits
system.l2.overall_hits::cpu08.inst                975                       # number of overall hits
system.l2.overall_hits::cpu08.data                309                       # number of overall hits
system.l2.overall_hits::cpu09.inst                428                       # number of overall hits
system.l2.overall_hits::cpu09.data                221                       # number of overall hits
system.l2.overall_hits::cpu10.inst                453                       # number of overall hits
system.l2.overall_hits::cpu10.data                238                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1091                       # number of overall hits
system.l2.overall_hits::cpu11.data                391                       # number of overall hits
system.l2.overall_hits::cpu12.inst                615                       # number of overall hits
system.l2.overall_hits::cpu12.data                289                       # number of overall hits
system.l2.overall_hits::cpu13.inst                502                       # number of overall hits
system.l2.overall_hits::cpu13.data                213                       # number of overall hits
system.l2.overall_hits::cpu14.inst                851                       # number of overall hits
system.l2.overall_hits::cpu14.data                375                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1102                       # number of overall hits
system.l2.overall_hits::cpu15.data                389                       # number of overall hits
system.l2.overall_hits::total                   26709                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data           181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                735                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               67                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5835                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3052                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1332                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1907                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5898                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               202                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               131                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10219                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1907                       # number of overall misses
system.l2.overall_misses::cpu00.data             5898                       # number of overall misses
system.l2.overall_misses::cpu01.inst              202                       # number of overall misses
system.l2.overall_misses::cpu01.data               81                       # number of overall misses
system.l2.overall_misses::cpu02.inst               67                       # number of overall misses
system.l2.overall_misses::cpu02.data               79                       # number of overall misses
system.l2.overall_misses::cpu03.inst               66                       # number of overall misses
system.l2.overall_misses::cpu03.data               73                       # number of overall misses
system.l2.overall_misses::cpu04.inst               64                       # number of overall misses
system.l2.overall_misses::cpu04.data               89                       # number of overall misses
system.l2.overall_misses::cpu05.inst               86                       # number of overall misses
system.l2.overall_misses::cpu05.data               95                       # number of overall misses
system.l2.overall_misses::cpu06.inst               45                       # number of overall misses
system.l2.overall_misses::cpu06.data               73                       # number of overall misses
system.l2.overall_misses::cpu07.inst               54                       # number of overall misses
system.l2.overall_misses::cpu07.data               88                       # number of overall misses
system.l2.overall_misses::cpu08.inst               73                       # number of overall misses
system.l2.overall_misses::cpu08.data               91                       # number of overall misses
system.l2.overall_misses::cpu09.inst               47                       # number of overall misses
system.l2.overall_misses::cpu09.data               81                       # number of overall misses
system.l2.overall_misses::cpu10.inst               49                       # number of overall misses
system.l2.overall_misses::cpu10.data               83                       # number of overall misses
system.l2.overall_misses::cpu11.inst               72                       # number of overall misses
system.l2.overall_misses::cpu11.data               87                       # number of overall misses
system.l2.overall_misses::cpu12.inst               86                       # number of overall misses
system.l2.overall_misses::cpu12.data               91                       # number of overall misses
system.l2.overall_misses::cpu13.inst               53                       # number of overall misses
system.l2.overall_misses::cpu13.data               77                       # number of overall misses
system.l2.overall_misses::cpu14.inst              131                       # number of overall misses
system.l2.overall_misses::cpu14.data               91                       # number of overall misses
system.l2.overall_misses::cpu15.inst               50                       # number of overall misses
system.l2.overall_misses::cpu15.data               90                       # number of overall misses
system.l2.overall_misses::total                 10219                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       192510                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        29808                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        13662                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        32292                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        47196                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        45954                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        29808                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        16146                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        32292                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       471960                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        32292                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        14904                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        79488                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1103052492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      8938674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9367164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      8910108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11307168                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11141982                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      8503974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11091060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     10881162                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9785718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      9806832                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     10887372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     10735848                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      8954820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10892401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11319588                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1255576363                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    411010092                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     42102558                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     12859773                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     12925494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     11684736                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     15014538                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      7887942                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      9716166                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     13951386                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      9020599                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      8706420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     14167494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     16342236                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      8865396                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     26712936                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      9415602                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    630383368                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    173186964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      8136342                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7397352                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      6865776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      7573716                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8384742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      6786288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7562538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8182296                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7403562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      7612218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      7578684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      7521552                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      6842178                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      8167392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7733934                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    286935534                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    411010092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1276239456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     42102558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     17075016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     12859773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     16764516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     12925494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     15775884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     11684736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     18880884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     15014538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19526724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      7887942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     15290262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      9716166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     18653598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     13951386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19063458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      9020599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     17189280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      8706420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     17419050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     14167494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     18466056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     16342236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     18257400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      8865396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     15796998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     26712936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19059793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      9415602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     19053522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2172895265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    411010092                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1276239456                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     42102558                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     17075016                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     12859773                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     16764516                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     12925494                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     15775884                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     11684736                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     18880884                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     15014538                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19526724                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      7887942                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     15290262                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      9716166                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     18653598                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     13951386                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19063458                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      9020599                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     17189280                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      8706420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     17419050                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     14167494                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     18466056                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     16342236                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     18257400                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      8865396                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     15796998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     26712936                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19059793                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      9415602                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     19053522                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2172895265                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6800                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6800                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data          187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              839                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         1140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7891                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             542                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1140                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1054                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             444                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             311                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1048                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             475                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             502                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             321                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             478                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             701                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             380                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             982                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36928                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7891                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            542                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1140                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1054                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            444                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            311                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1048                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            475                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            502                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            321                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            478                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            701                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            380                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            982                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36928                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.371429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.951724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.939394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.758621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.967914                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.363636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.968254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.876043                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.797619                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.826418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.421569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.455556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.490909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.486957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.476744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.452991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.481818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.484211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.516484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.504854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.567010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.477064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.453782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.758580                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.241668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.372694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.130859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.136082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.056140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.081594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.102740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.045416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.069656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.098947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.097610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.061909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.122682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.095495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.133401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.043403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153916                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.151757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.196891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.163265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.105740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.118541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.142222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.109034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.131034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.169082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.156522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.093333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.127208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.160000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.109244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.100000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141597                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.241668                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.515785                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.372694                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.274576                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.130859                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.237237                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.136082                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.255245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.056140                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.201814                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.081594                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.213964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.102740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.234727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.045416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.200913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.069656                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.227500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.098947                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.268212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.097610                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.258567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.061909                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.182008                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.122682                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.239474                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.095495                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.265517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.133401                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.195279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.043403                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.187891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276728                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.241668                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.515785                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.372694                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.274576                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.130859                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.237237                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.136082                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.255245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.056140                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.201814                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.081594                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.213964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.102740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.234727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.045416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.200913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.069656                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.227500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.098947                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.268212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.097610                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.258567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.061909                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.182008                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.122682                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.239474                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.095495                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.265517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.133401                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.195279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.043403                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.187891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276728                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 14808.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data         7452                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data         6831                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   768.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data          342                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   494.129032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  1354.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        16146                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   474.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   949.764706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   176.459016                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   642.122449                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         8073                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data  3229.200000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data  1467.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data        14904                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1186.388060                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216327.219455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 207876.139535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 212890.090909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 217319.707317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       209392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 198963.964286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       207414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 209265.283019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 205304.943396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       212733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data       208656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 209372.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 195197.236364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       198996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 209469.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       209622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215180.182177                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215527.054012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 208428.504950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 191936.910448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 195840.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst       182574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 174587.651163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 175287.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst       179929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 191114.876712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 191927.638298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 177682.040816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 196770.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       190026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 167271.622642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 203915.541985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 188312.040000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 206547.630406                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216754.648310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 214114.263158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 211352.914286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 214555.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216391.885714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 214993.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 212071.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216072.514286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 215323.578947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 211530.342857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 211450.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216533.828571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data       208932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 213818.062500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 209420.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 214831.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 215417.067568                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215527.054012                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216385.123093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 208428.504950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 210802.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 191936.910448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 212209.063291                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 195840.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       216108                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst       182574                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 212144.764045                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 174587.651163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 205544.463158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 175287.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 209455.643836                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst       179929                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 211972.704545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 191114.876712                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 209488.549451                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 191927.638298                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212213.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 177682.040816                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 209868.072289                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 196770.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 212253.517241                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       190026                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 200630.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 167271.622642                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 205155.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 203915.541985                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 209448.274725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 188312.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 211705.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212632.866719                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215527.054012                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216385.123093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 208428.504950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 210802.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 191936.910448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 212209.063291                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 195840.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       216108                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst       182574                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 212144.764045                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 174587.651163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 205544.463158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 175287.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 209455.643836                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst       179929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 211972.704545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 191114.876712                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 209488.549451                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 191927.638298                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212213.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 177682.040816                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 209868.072289                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 196770.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 212253.517241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       190026                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 200630.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 167271.622642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 205155.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 203915.541985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 209448.274725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 188312.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 211705.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212632.866719                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 42                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5105                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         7                       # number of cycles access was blocked
system.l2.blocked::no_targets                      42                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              6                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   121.547619                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           727                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 770                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                770                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data          181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           735                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           67                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5835                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2325                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1289                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9449                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       152774                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        51144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        23622                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        13064                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       550204                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      1810414                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      1218172                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       287886                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        12600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       455474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      2394516                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        52548                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       219654                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      2403864                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9645936                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        26304                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        13788                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        12256                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       132460                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        77060                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       144060                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        89268                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        12076                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       157432                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        25774                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        25892                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        65076                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        75876                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       869834                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087634576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      8808458                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      9233877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8780977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11147600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10973212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8382374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10930238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10722884                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9648224                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      9666885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10727171                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10571556                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8817176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10736710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11158104                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1237940022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    397677758                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     36491542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3846037                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      4051512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      4053076                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      4271163                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1283634                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       853362                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      3411038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1926667                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       852268                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      5339135                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      9168914                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1498297                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     19057459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2557820                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    496339682                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    170290024                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      7724404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6644538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      6415610                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      7272226                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7694863                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      6012629                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7051122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7468261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6644524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6866191                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7268665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7258038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      6227819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      7679329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7256890                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    275775133                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    397677758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1257924600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     36491542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     16532862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3846037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15878415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      4051512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     15196587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      4053076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18419826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      4271163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18668075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1283634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     14395003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       853362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     17981360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      3411038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18191145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1926667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     16292748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       852268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     16533076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      5339135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     17995836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      9168914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     17829594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1498297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     15044995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     19057459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18416039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2557820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18414994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2010054837                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    397677758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1257924600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     36491542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     16532862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3846037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15878415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      4051512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     15196587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      4053076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18419826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      4271163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18668075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1283634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     14395003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       853362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     17981360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      3411038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18191145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1926667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     16292748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       852268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     16533076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      5339135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     17995836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      9168914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     17829594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1498297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     15044995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     19057459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18416039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2557820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18414994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2010054837                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.371429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.951724                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.939394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.758621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.967914                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.968254                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876043                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.797619                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.826418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.421569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.455556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.490909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.486957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.476744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.452991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.481818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.484211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.516484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.504854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.567010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.477064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.453782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.758580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.236092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.315498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.035156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.039175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.016667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.018975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.013699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.003364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.015267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.018947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.007968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.021496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.061341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.012613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.090631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.010417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.117253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.151187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.186528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.126531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.153061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.102719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.109422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.124444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.102804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.120690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.149758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.139130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.090667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.120141                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.145000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.100840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.094444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137026                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.236092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.515523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.315498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.267797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.035156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.225225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.039175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.248252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.016667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.199546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.018975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.207207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.013699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.221865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.003364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.196347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.015267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.220000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.254967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.007968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.246106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.021496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.179916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.061341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.234211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.012613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.255172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.090631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.188841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.010417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.183716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255876                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.236092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.515523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.315498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.267797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.035156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.225225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.039175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.248252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.016667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.199546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.018975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.207207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.013699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.221865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.003364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.196347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.015267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.220000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.254967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.007968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.246106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.021496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.179916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.061341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.234211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.012613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.255172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.090631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.188841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.010417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.183716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255876                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 11751.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data        12786                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        11811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13064                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13100.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13118.942029                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13098.623656                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13085.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        12600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 13396.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13229.370166                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        13137                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12920.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13135.868852                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13123.722449                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13152                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12512                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        13788                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        12256                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        13246                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 12843.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 13096.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 12752.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        12076                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 13119.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        12887                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        12946                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 13015.200000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        12646                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12982.597015                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213303.505785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 204847.860465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 209860.840909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214170.170732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 206437.037037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 195950.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 204448.146341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 206230.905660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 202318.566038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       209744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 205678.404255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 206291.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 192210.109091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 195937.244444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 206475.192308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 206631.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212157.673008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213460.954375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213400.830409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213668.722222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213237.473684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213319.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213558.150000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       213939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213340.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213189.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214074.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       213067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213565.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213230.558140                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214042.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214128.752809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213151.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213479.433118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213932.190955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214566.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214339.935484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213853.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data       213889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213746.194444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214736.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213670.363636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213378.885714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214339.483871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214568.468750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213784.264706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213471.705882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214752.379310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213314.694444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213437.941176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213945.021722                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213460.954375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213388.396947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213400.830409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 209276.734177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213668.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 211712.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213237.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214036.436620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213319.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 209316.204545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213558.150000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 202913.858696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       213939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 208623.231884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213340.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 209085.581395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213189.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 206717.556818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214074.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211594.129870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       213067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 209279.443038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213565.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 209253.906977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213230.558140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 200332.516854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214042.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 203310.743243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214128.752809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 209273.170455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213151.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 209261.295455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212726.726320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213460.954375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213388.396947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213400.830409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 209276.734177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213668.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 211712.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213237.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214036.436620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213319.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 209316.204545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213558.150000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 202913.858696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       213939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 208623.231884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213340.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 209085.581395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213189.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 206717.556818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214074.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211594.129870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       213067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 209279.443038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213565.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 209253.906977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213230.558140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 200332.516854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214042.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 203310.743243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214128.752809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 209273.170455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213151.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 209261.295455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212726.726320                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3614                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1525                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            485                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5825                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5785                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3614                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       601536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  601536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1198                       # Total snoops (count)
system.membus.snoop_fanout::samples             12901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12901                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17205302                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46995000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        76877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        27058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             35225                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           502                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2081                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8118                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15396                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         2578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         2579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         2180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                114681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1270400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        39744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        36672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       114752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        44096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       103744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       120384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        42624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       103424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        39744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        35648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        30720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        38656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        32960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       118976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        46080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        60416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        38976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        43456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        28096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        95552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        47552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       116224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        47232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3916352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7592                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            45476                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.412107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.919727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23308     51.25%     51.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7456     16.40%     67.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2652      5.83%     73.48% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1511      3.32%     76.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1279      2.81%     79.62% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1148      2.52%     82.14% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1044      2.30%     84.44% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    906      1.99%     86.43% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    912      2.01%     88.43% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    905      1.99%     90.42% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   786      1.73%     92.15% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   842      1.85%     94.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   775      1.70%     95.71% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   733      1.61%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   739      1.63%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   480      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              45476                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          155840951                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29752847                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44003470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2074361                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1913754                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1974957                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1870401                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1870843                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1773535                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4316233                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4665012                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          4021258                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          4538185                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1685964                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1712662                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4507069                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4979123                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3980122                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          3779349                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1826013                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1825688                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1932292                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1857988                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4422214                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5276491                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2681979                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2514947                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          2140915                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          1768320                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3753079                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3343390                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4359201                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5603833                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
