Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MASTER_EEPROM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MASTER_EEPROM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MASTER_EEPROM"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : MASTER_EEPROM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "master_EEPROM.v" in library work
Module <MASTER_EEPROM> compiled
No errors in compilation
Analysis of file <"MASTER_EEPROM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MASTER_EEPROM> in library <work> with parameters.
	STATE_ACK = "00000000000000000000000000000100"
	STATE_ADDR = "00000000000000000000000000000010"
	STATE_DATA = "00000000000000000000000000000101"
	STATE_IDLE = "00000000000000000000000000000000"
	STATE_READ = "00000000000000000000000000001001"
	STATE_RW = "00000000000000000000000000000011"
	STATE_START = "00000000000000000000000000000001"
	STATE_STOP = "00000000000000000000000000000110"
	STATE_WACK2 = "00000000000000000000000000000111"
	STATE_WRITE = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MASTER_EEPROM>.
	STATE_ACK = 32'sb00000000000000000000000000000100
	STATE_ADDR = 32'sb00000000000000000000000000000010
	STATE_DATA = 32'sb00000000000000000000000000000101
	STATE_IDLE = 32'sb00000000000000000000000000000000
	STATE_READ = 32'sb00000000000000000000000000001001
	STATE_RW = 32'sb00000000000000000000000000000011
	STATE_START = 32'sb00000000000000000000000000000001
	STATE_STOP = 32'sb00000000000000000000000000000110
	STATE_WACK2 = 32'sb00000000000000000000000000000111
	STATE_WRITE = 32'sb00000000000000000000000000001000
Module <MASTER_EEPROM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <addr> in unit <MASTER_EEPROM> has a constant value of 0110101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data> in unit <MASTER_EEPROM> has a constant value of 00110101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw1> in unit <MASTER_EEPROM> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <MASTER_EEPROM>.
    Related source file is "master_EEPROM.v".
WARNING:Xst:646 - Signal <slave_data_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <SEVEN_ADDR> equivalent to <A> has been removed
    Register <SEVEN_DATA> equivalent to <D> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk1                      (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_lcd>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 12                                             |
    | Outputs            | 8                                              |
    | Clock              | en                        (rising_edge)        |
    | Clock enable       | reset                     (negative)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 7-bit latch for signal <cathode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7x1-bit ROM for signal <$COND_1>.
    Found 8x1-bit ROM for signal <$COND_2>.
    Found 8x7-bit ROM for signal <cathode$mux0001>.
    Found 16x7-bit ROM for signal <cathode$mux0002>.
    Found 16x7-bit ROM for signal <cathode$mux0003>.
    Found 16x7-bit ROM for signal <cathode$mux0004>.
    Found 7-bit register for signal <LED_ADDR>.
    Found 8-bit register for signal <db>.
    Found 1-bit register for signal <en>.
    Found 1-bit register for signal <i2c_sda>.
    Found 1-bit register for signal <rs>.
    Found 7-bit register for signal <A>.
    Found 2-bit up counter for signal <ab>.
    Found 2-bit comparator less for signal <ab$cmp_lt0000> created at line 207.
    Found 7-bit 4-to-1 multiplexer for signal <cathode$mux0000> created at line 218.
    Found 1-bit register for signal <clk1>.
    Found 9-bit up counter for signal <clk_count>.
    Found 9-bit comparator less for signal <clk_count$cmp_lt0000> created at line 84.
    Found 1-bit register for signal <clk_div>.
    Found 8-bit register for signal <count>.
    Found 8-bit subtractor for signal <count$addsub0000>.
    Found 10-bit up counter for signal <count1>.
    Found 10-bit comparator less for signal <count1$cmp_lt0000> created at line 199.
    Found 24-bit up counter for signal <count3>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <i2c_scl_enable>.
    Found 7-bit register for signal <sev_seg_add>.
    Found 8-bit register for signal <sev_seg_data>.
    Found 4-bit up counter for signal <w>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   6 ROM(s).
	inferred   5 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <MASTER_EEPROM> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x7-bit ROM                                          : 3
 7x1-bit ROM                                           : 1
 8x1-bit ROM                                           : 1
 8x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 26
 1-bit register                                        : 21
 7-bit register                                        : 2
 8-bit register                                        : 3
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 3
 10-bit comparator less                                : 1
 2-bit comparator less                                 : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state_lcd/FSM> on signal <state_lcd[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00000001 | 000000010
 00000010 | 000000100
 00000011 | 000001000
 00000100 | 000010000
 00001001 | 000100000
 00001000 | 001000000
 00000111 | 010000000
 00000110 | 100000000
-----------------------

Synthesizing (advanced) Unit <MASTER_EEPROM>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_cathode_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_cathode_mux0002> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_cathode_mux0004> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_cathode_mux0003> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__COND_1> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__COND_2> for implementation as read-only block RAM.
Unit <MASTER_EEPROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 6
 16x7-bit ROM                                          : 3
 7x1-bit ROM                                           : 1
 8x1-bit ROM                                           : 1
 8x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 3
 10-bit comparator less                                : 1
 2-bit comparator less                                 : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <db_7> (without init value) has a constant value of 0 in block <MASTER_EEPROM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <MASTER_EEPROM>, ROM <Mrom__COND_1> <Mrom__COND_2> are equivalent, XST will keep only <Mrom__COND_1>.

Optimizing unit <MASTER_EEPROM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MASTER_EEPROM, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MASTER_EEPROM.ngr
Top Level Output File Name         : MASTER_EEPROM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 308
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 40
#      LUT2                        : 15
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 56
#      LUT3_D                      : 4
#      LUT3_L                      : 3
#      LUT4                        : 67
#      LUT4_D                      : 3
#      LUT4_L                      : 9
#      MUXCY                       : 46
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 126
#      FD                          : 2
#      FDE                         : 39
#      FDR                         : 58
#      FDRE                        : 8
#      FDRS                        : 8
#      FDRSE                       : 1
#      FDS                         : 3
#      LD_1                        : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 2
#      OBUF                        : 46
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      109  out of    960    11%  
 Number of Slice Flip Flops:            119  out of   1920     6%  
 Number of 4 input LUTs:                208  out of   1920    10%  
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of     83    59%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
clk11                              | BUFG                   | 67    |
en_OBUF                            | NONE(rs)               | 15    |
reset                              | IBUF+BUFG              | 7     |
clk_div                            | NONE(ab_0)             | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.619ns (Maximum Frequency: 151.080MHz)
   Minimum input arrival time before clock: 5.611ns
   Maximum output required time after clock: 6.290ns
   Maximum combinational path delay: 6.960ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.119ns (frequency: 195.351MHz)
  Total number of paths / destination ports: 1036 / 69
-------------------------------------------------------------------------
Delay:               5.119ns (Levels of Logic = 7)
  Source:            count3_8 (FF)
  Destination:       en (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count3_8 to en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count3_8 (count3_8)
     LUT4:I0->O            1   0.704   0.000  count3_cmp_eq0000_wg_lut<0> (count3_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  count3_cmp_eq0000_wg_cy<0> (count3_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<1> (count3_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<2> (count3_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<3> (count3_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<4> (count3_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          25   0.331   1.260  count3_cmp_eq0000_wg_cy<5> (count3_cmp_eq0000)
     FDR:R                     0.911          en
    ----------------------------------------
    Total                      5.119ns (3.237ns logic, 1.882ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk11'
  Clock period: 6.619ns (frequency: 151.080MHz)
  Total number of paths / destination ports: 679 / 123
-------------------------------------------------------------------------
Delay:               6.619ns (Levels of Logic = 4)
  Source:            count_6 (FF)
  Destination:       count_5 (FF)
  Source Clock:      clk11 rising
  Destination Clock: clk11 rising

  Data Path: count_6 to count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  count_6 (count_6)
     LUT2:I0->O            2   0.704   0.482  state_cmp_eq0000_SW0_SW0 (N28)
     LUT4:I2->O           13   0.704   0.987  state_cmp_eq0000 (state_cmp_eq0000)
     LUT4_D:I3->O          4   0.704   0.591  count_mux0000<0>51 (N69)
     LUT4:I3->O            1   0.704   0.000  count_mux0000<2> (count_mux0000<2>)
     FDR:D                     0.308          count_5
    ----------------------------------------
    Total                      6.619ns (3.715ns logic, 2.904ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'en_OBUF'
  Clock period: 4.460ns (frequency: 224.215MHz)
  Total number of paths / destination ports: 93 / 23
-------------------------------------------------------------------------
Delay:               4.460ns (Levels of Logic = 2)
  Source:            w_1 (FF)
  Destination:       db_2 (FF)
  Source Clock:      en_OBUF rising
  Destination Clock: en_OBUF rising

  Data Path: w_1 to db_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.995  w_1 (w_1)
     LUT4_L:I0->LO         1   0.704   0.135  db_mux0000<5>154_SW0 (N75)
     LUT3:I2->O            1   0.704   0.420  db_mux0000<5>154 (db_mux0000<5>154)
     FDRS:S                    0.911          db_2
    ----------------------------------------
    Total                      4.460ns (2.910ns logic, 1.550ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div'
  Clock period: 3.956ns (frequency: 252.781MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 1)
  Source:            ab_0 (FF)
  Destination:       ab_0 (FF)
  Source Clock:      clk_div rising
  Destination Clock: clk_div rising

  Data Path: ab_0 to ab_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.591   1.303  ab_0 (ab_0)
     LUT2:I0->O            2   0.704   0.447  ab_not00011 (ab_not0001)
     FDR:R                     0.911          ab_0
    ----------------------------------------
    Total                      3.956ns (2.206ns logic, 1.750ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk11'
  Total number of paths / destination ports: 73 / 67
-------------------------------------------------------------------------
Offset:              5.611ns (Levels of Logic = 4)
  Source:            RW (PAD)
  Destination:       count_5 (FF)
  Destination Clock: clk11 rising

  Data Path: RW to count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  RW_IBUF (RW_IBUF)
     LUT2:I0->O            1   0.704   0.499  state_FSM_FFd5-In1_SW1 (N31)
     LUT4_D:I1->O          4   0.704   0.591  count_mux0000<0>51 (N69)
     LUT4:I3->O            1   0.704   0.000  count_mux0000<2> (count_mux0000<2>)
     FDR:D                     0.308          count_5
    ----------------------------------------
    Total                      5.611ns (3.638ns logic, 1.973ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'en_OBUF'
  Total number of paths / destination ports: 16 / 15
-------------------------------------------------------------------------
Offset:              4.875ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       db_4 (FF)
  Destination Clock: en_OBUF rising

  Data Path: reset to db_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   1.218   1.346  reset_IBUF (reset_IBUF1)
     LUT2:I1->O            1   0.704   0.595  db_mux0000<3>1155 (db_mux0000<3>1155)
     LUT4:I0->O            1   0.704   0.000  db_mux0000<3>1159 (db_mux0000<3>1)
     FD:D                      0.308          db_4
    ----------------------------------------
    Total                      4.875ns (2.934ns logic, 1.941ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.597ns (Levels of Logic = 2)
  Source:            clk1 (FF)
  Destination:       i2c_scl (PAD)
  Source Clock:      clk rising

  Data Path: clk1 to i2c_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.610  clk1 (clk11)
     LUT2:I1->O            1   0.704   0.420  i2c_scl1 (i2c_scl_OBUF)
     OBUF:I->O                 3.272          i2c_scl_OBUF (i2c_scl)
    ----------------------------------------
    Total                      5.597ns (4.567ns logic, 1.030ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'en_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            rs (FF)
  Destination:       rs (PAD)
  Source Clock:      en_OBUF rising

  Data Path: rs to rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  rs (rs_OBUF)
     OBUF:I->O                 3.272          rs_OBUF (rs)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk11'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            i2c_scl_enable (FF)
  Destination:       i2c_scl (PAD)
  Source Clock:      clk11 rising

  Data Path: i2c_scl_enable to i2c_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  i2c_scl_enable (i2c_scl_enable)
     LUT2:I0->O            1   0.704   0.420  i2c_scl1 (i2c_scl_OBUF)
     OBUF:I->O                 3.272          i2c_scl_OBUF (i2c_scl)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.290ns (Levels of Logic = 2)
  Source:            ab_0 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clk_div rising

  Data Path: ab_0 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.591   1.303  ab_0 (ab_0)
     LUT3:I0->O            1   0.704   0.420  anode<3>1 (anode_3_OBUF)
     OBUF:I->O                 3.272          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      6.290ns (4.567ns logic, 1.723ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            cathode_6 (LATCH)
  Destination:       cathode<6> (PAD)
  Source Clock:      reset rising

  Data Path: cathode_6 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  cathode_6 (cathode_6)
     OBUF:I->O                 3.272          cathode_6_OBUF (cathode<6>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.960ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       anode<3> (PAD)

  Data Path: reset to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   1.218   1.346  reset_IBUF (reset_IBUF1)
     LUT3:I1->O            1   0.704   0.420  anode<3>1 (anode_3_OBUF)
     OBUF:I->O                 3.272          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      6.960ns (5.194ns logic, 1.766ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.14 secs
 
--> 

Total memory usage is 305808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   12 (   0 filtered)

