# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/000-globals/alu_type.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:31 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/000-globals/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 17:47:32 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/000-globals/constants.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:35 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/000-globals/constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package constants
# End time: 17:47:35 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/000-globals/myTypes.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:36 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/000-globals/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:47:36 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/01-generic_shifter.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:41 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:47:41 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/add4.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:42 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/add4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add4
# -- Compiling architecture beh of add4
# End time: 17:47:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:43 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# End time: 17:47:43 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu_type.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:45 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 17:47:45 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/is_zero.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:46 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/is_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity is_zero
# -- Compiling architecture beh of is_zero
# End time: 17:47:46 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/iv.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:47 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# End time: 17:47:47 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/mux21.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:48 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture beh of mux21
# End time: 17:47:48 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/ND2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:49 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/ND2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of AND2
# End time: 17:47:49 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/sign_extend.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:50 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/sign_extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity sign_extend
# -- Compiling architecture beh of sign_extend
# End time: 17:47:50 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/shift2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:51 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/shift2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SHIFT2
# -- Compiling architecture behavioral of SHIFT2
# End time: 17:47:51 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg_file.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:52 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package constants
# -- Compiling entity reg_file
# -- Compiling architecture beh of reg_file
# End time: 17:47:52 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:53 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 17:47:54 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:58 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# End time: 17:47:58 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:47:59 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Loading package constants
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# End time: 17:47:59 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/FU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:00 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/FU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity FU
# -- Compiling architecture structural of FU
# End time: 17:48:00 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/MU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:01 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/MU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity MU
# -- Compiling architecture structural of MU
# End time: 17:48:01 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/WBU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:02 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/WBU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity WBU
# -- Compiling architecture STRUCTURAL of WBU
# End time: 17:48:02 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:05 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:48:05 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:07 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Loading package constants
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# End time: 17:48:08 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.c-IRAM.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:10 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 17:48:10 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:12 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:48:12 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:48:20 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package constants
# -- Loading package alu_type
# -- Compiling entity DLXTB
# -- Compiling architecture TEST of DLXTB
# End time: 17:48:21 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.dlxtb(test) -t ns -voptargs=+acc
# vsim work.dlxtb(test) -t ns -voptargs="+acc" 
# Start time: 17:48:52 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd(93): (vopt-1127) Entity work.alu was not selected for default binding because it is out of date relative to dependency work.alu_type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 17:48:53 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:49:35 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Loading package constants
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# End time: 17:49:36 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 17:49:50 on Oct 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd(93): (vopt-1127) Entity work.alu was not selected for default binding because it is out of date relative to dependency work.alu_type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 17:49:51 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:49:57 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Loading package constants
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# End time: 17:49:57 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:50:12 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# End time: 17:50:12 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu_type.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:50:13 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 17:50:14 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:50:15 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# End time: 17:50:15 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 17:50:30 on Oct 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/EX_STAGE/*
add wave -position insertpoint sim:/dlxtb/CU_I/*
add wave -position insertpoint  \
sim:/dlxtb/IRAM_I/IRAM_mem
run 1000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 65 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -48 is not in bounds of subtype NATURAL.
#    Time: 75 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -48 is out of range 0 to 127.
#    Time: 75 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:03:06 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:03:06 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# End time: 18:03:23 on Oct 11,2024, Elapsed time: 0:12:53
# Errors: 5, Warnings: 25
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 18:03:23 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/EX_STAGE/*
add wave -position insertpoint sim:/dlxtb/CU_I/*
add wave -position insertpoint  \
sim:/dlxtb/IRAM_I/IRAM_mem
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 65 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -48 is not in bounds of subtype NATURAL.
#    Time: 75 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -48 is out of range 0 to 127.
#    Time: 75 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 65 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 65 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -60 is not in bounds of subtype NATURAL.
#    Time: 85 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -60 is out of range 0 to 127.
#    Time: 85 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
add wave -position insertpoint  \
sim:/dlxtb/DATAPATH_I/D_STAGE/RF_instance/regs
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 65 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 65 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -60 is not in bounds of subtype NATURAL.
#    Time: 85 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -60 is out of range 0 to 127.
#    Time: 85 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg_file.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:27:38 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package constants
# -- Compiling entity reg_file
# -- Compiling architecture beh of reg_file
# End time: 18:27:38 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:27:47 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.b-PipeStages/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# End time: 18:27:48 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:27:58 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Loading package constants
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# End time: 18:27:58 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:28:01 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package constants
# -- Loading package alu_type
# -- Compiling entity DLXTB
# -- Compiling architecture TEST of DLXTB
# End time: 18:28:01 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# End time: 18:28:21 on Oct 11,2024, Elapsed time: 0:24:58
# Errors: 5, Warnings: 32
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 18:28:21 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/EX_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/MEM_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/WB_STAGE/*
add wave -position insertpoint sim:/dlxtb/CU_I/*
add wave -position insertpoint  \
sim:/dlxtb/DATAPATH_I/D_STAGE/RF_instance/regs
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 35 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 65 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 65 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -60 is not in bounds of subtype NATURAL.
#    Time: 85 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -60 is out of range 0 to 127.
#    Time: 85 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg_file.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:58:18 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b.a-Components/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package constants
# -- Compiling entity reg_file
# -- Compiling architecture beh of reg_file
# End time: 18:58:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# End time: 18:58:38 on Oct 11,2024, Elapsed time: 0:30:17
# Errors: 5, Warnings: 32
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 18:58:38 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/EX_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/MEM_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/WB_STAGE/*
add wave -position insertpoint sim:/dlxtb/CU_I/*
add wave -position insertpoint  \
sim:/dlxtb/DATAPATH_I/D_STAGE/RF_instance/regs
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -60 is not in bounds of subtype NATURAL.
#    Time: 85 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -60 is out of range 0 to 127.
#    Time: 85 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
add wave -position insertpoint  \
sim:/dlxtb/DRAM_I/DRAM_mem
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -60 is not in bounds of subtype NATURAL.
#    Time: 85 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Fatal: (vsim-3421) Value -60 is out of range 0 to 127.
#    Time: 85 ns  Iteration: 1  Process: /dlxtb/DRAM_I/WR_PROCESS File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd Line: 92
# Fatal error in Process WR_PROCESS at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd line 92
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 92 Process WR_PROCESS
# 
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:32:36 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:32:36 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# End time: 19:32:57 on Oct 11,2024, Elapsed time: 0:34:19
# Errors: 5, Warnings: 23
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 19:32:57 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:37:26 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(132): Cannot read output "BRANCH_EN".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(233): Cannot read output "BRANCH_EN".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(233): Cannot read output "J_EN".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(252): VHDL Compiler exiting
# End time: 19:37:26 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:38:34 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(232): Cannot read output "J_EN".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(251): VHDL Compiler exiting
# End time: 19:38:34 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:41:06 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(232): Cannot read output "J_EN".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd(251): VHDL Compiler exiting
# End time: 19:41:06 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:41:21 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:41:21 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:41:43 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:41:43 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# End time: 19:41:59 on Oct 11,2024, Elapsed time: 0:09:02
# Errors: 0, Warnings: 0
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 19:41:59 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/EX_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/MEM_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/WB_STAGE/*
add wave -position insertpoint sim:/dlxtb/CU_I/*
add wave -position insertpoint  \
sim:/dlxtb/DRAM_I/DRAM_mem
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:46:43 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd(56): (vcom-1136) Unknown identifier "READNOTWRITE".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd(56): Expression is not a signal.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd(112): VHDL Compiler exiting
# End time: 19:46:43 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:47:11 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:47:11 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:47:14 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_type
# -- Loading package constants
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:47:14 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# End time: 19:47:29 on Oct 11,2024, Elapsed time: 0:05:30
# Errors: 4, Warnings: 20
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 19:47:29 on Oct 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd(283): (vopt-1270) Bad default binding for component instance "DRAM_I: RWMEM".
#  (Component port "READNOTWRITE" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 19:47:30 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:48:54 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.d-DRAMv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:48:54 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:49:18 on Oct 11,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/TB/DLX_TB_V2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package constants
# -- Loading package alu_type
# -- Compiling entity DLXTB
# -- Compiling architecture TEST of DLXTB
# End time: 19:49:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t ns -voptargs=+acc work.dlxtb(test)
# vsim -t ns -voptargs="+acc" work.dlxtb(test) 
# Start time: 19:49:30 on Oct 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading work.constants
# Loading work.alu_type
# Loading work.dlxtb(test)#1
# Loading work.datapath(structural)#1
# Loading work.fu(structural)#1
# Loading work.reg(beh)#1
# Loading ieee.numeric_std(body)
# Loading work.add4(beh)#1
# Loading work.du(struct)#1
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_file(beh)#1
# Loading work.sign_extend(beh)#1
# Loading work.mux21(beh)#1
# Loading work.iv(behavioral)#1
# Loading work.and2(behavioral)#1
# Loading work.exu(structural)#1
# Loading work.shift2(behavioral)#1
# Loading work.alu(behavior)#1
# Loading work.is_zero(beh)#1
# Loading work.mu(structural)#1
# Loading work.wbu(structural)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading ieee.std_logic_textio(body)
# Loading work.iram(iram_bhe)#1
# Loading work.rwmem(beh)#1
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/F_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/D_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/EX_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/MEM_STAGE/*
add wave -position insertpoint sim:/dlxtb/DATAPATH_I/WB_STAGE/*
add wave -position insertpoint sim:/dlxtb/CU_I/*
add wave -position insertpoint  \
sim:/dlxtb/DRAM_I/DRAM_mem
run 1000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/IRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 0  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 2  Instance: /dlxtb/DRAM_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 1  Instance: /dlxtb/DRAM_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 4  Instance: /dlxtb/DATAPATH_I/EX_STAGE/EXU_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 5  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 2  Instance: /dlxtb/DATAPATH_I/D_STAGE/RF_instance
# ** Fatal: (vsim-3421) Value 48 is out of range 0 to 47.
#    Time: 485 ns  Iteration: 3  Process: /dlxtb/IRAM_I/line__31 File: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.c-IRAM.vhd Line: 31
# Fatal error in Architecture IRam_Bhe at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.c-IRAM.vhd line 31
# 
# HDL call sequence:
# Stopped at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.c-IRAM.vhd 31 Architecture IRam_Bhe
# 
# End time: 12:25:51 on Oct 12,2024, Elapsed time: 16:36:21
# Errors: 5, Warnings: 20
