verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/shift_7.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/cmp_8.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/boole_6.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/add_5.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/generator_3.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/auto_test_2.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/alu_4.v"
verilog work "C:/Users/Frederic/Desktop/Computational Structures/MOSFET/1D/Final 1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/mojo_top_0.v"
