synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Thu Dec 13 14:32:26 2018


Command Line:  synthesis -f counter_impl1_lattice.synproj -gui -msgset E:/fpgaproject/stepmxo2/workshop/lab8/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = counter.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/fpgaproject/stepmxo2/workshop/lab8 (searchpath added)
-p E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p E:/fpgaproject/stepmxo2/workshop/lab8/impl1 (searchpath added)
-p E:/fpgaproject/stepmxo2/workshop/lab8 (searchpath added)
Verilog design file = E:/fpgaproject/stepmxo2/workshop/lab8/counter.v
Verilog design file = E:/fpgaproject/stepmxo2/workshop/lab8/impl1/source/debounce.v
Verilog design file = E:/fpgaproject/stepmxo2/workshop/lab8/impl1/source/divide.v
NGD file = counter_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Iscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/fpgaproject/stepmxo2/workshop/lab8/counter.v. VERI-1482
Analyzing Verilog file e:/fpgaproject/stepmxo2/workshop/lab8/impl1/source/debounce.v. VERI-1482
Analyzing Verilog file e:/fpgaproject/stepmxo2/workshop/lab8/impl1/source/divide.v. VERI-1482
Analyzing Verilog file E:/Iscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): counter
INFO - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/counter.v(18): compiling module counter. VERI-1018
INFO - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/impl1/source/debounce.v(18): compiling module debounce. VERI-1018
INFO - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/impl1/source/divide.v(18): compiling module divide(WIDTH=32,N=12000000). VERI-1018
WARNING - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/counter.v(108): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/counter.v(110): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/counter.v(38): net seg does not have a driver. VDB-1002
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Iscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = counter.
WARNING - synthesis: e:/fpgaproject/stepmxo2/workshop/lab8/counter.v(38): ram seg_original_ramnet has no write-port on it. VDB-1038



GSR instance connected to net rst_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in counter_drc.log.
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file counter_impl1.ngd.

################### Begin Area Report (counter)######################
Number of register bits => 64 of 4635 (1 % )
CCU2D => 40
FD1P3AX => 1
FD1P3AY => 1
FD1P3IX => 5
FD1S3AX => 1
FD1S3AY => 5
FD1S3IX => 51
GSR => 1
IB => 3
LUT4 => 53
OB => 26
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_c, loads : 55
  Net : U1/clk1h, loads : 8
  Net : U2/hold_pulse, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk1h_enable_6, loads : 7
  Net : U2/clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U1/n477, loads : 32
  Net : U2/key_edge_0, loads : 18
  Net : cnt_ge_3, loads : 12
  Net : cnt_ge_2, loads : 12
  Net : cnt_ge_1, loads : 12
  Net : cnt_ge_0, loads : 12
  Net : cnt_shi_3, loads : 11
  Net : cnt_shi_1, loads : 11
  Net : cnt_shi_0, loads : 11
  Net : cnt_shi_2, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets hold_pulse]              |    1.000 MHz|  246.245 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1h]                   |    1.000 MHz|  109.063 MHz|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|  114.247 MHz|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 58.457  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.688  secs
--------------------------------------------------------------
