
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047453    0.003766    0.630319 v _213_/A (sg13g2_nand3_1)
     2    0.009491    0.080129    0.086769    0.717088 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.080135    0.000544    0.717632 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001515    0.042224    0.092969    0.810601 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042224    0.000059    0.810659 v _300_/D (sg13g2_dfrbpq_1)
                                              0.810659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344764   clock uncertainty
                                  0.000000    0.344764   clock reconvergence pessimism
                                 -0.053269    0.291494   library hold time
                                              0.291494   data required time
---------------------------------------------------------------------------------------------
                                              0.291494   data required time
                                             -0.810659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519165   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047443    0.003720    0.630273 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004547    0.075213    0.147816    0.778089 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.075214    0.000297    0.778386 ^ _219_/A (sg13g2_inv_1)
     1    0.001921    0.030824    0.051452    0.829839 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.030824    0.000130    0.829968 v _301_/D (sg13g2_dfrbpq_1)
                                              0.829968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344741   clock uncertainty
                                  0.000000    0.344741   clock reconvergence pessimism
                                 -0.048678    0.296063   library hold time
                                              0.296063   data required time
---------------------------------------------------------------------------------------------
                                              0.296063   data required time
                                             -0.829968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533905   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055792    0.004783    0.617926 v _195_/A (sg13g2_xor2_1)
     2    0.010148    0.075774    0.148309    0.766235 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.075780    0.000716    0.766951 v _196_/B (sg13g2_xor2_1)
     1    0.003322    0.045530    0.101346    0.868297 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.045530    0.000124    0.868421 v _295_/D (sg13g2_dfrbpq_1)
                                              0.868421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344517   clock uncertainty
                                  0.000000    0.344517   clock reconvergence pessimism
                                 -0.054602    0.289916   library hold time
                                              0.289916   data required time
---------------------------------------------------------------------------------------------
                                              0.289916   data required time
                                             -0.868421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578505   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047416    0.003587    0.630140 v _191_/B (sg13g2_xnor2_1)
     2    0.009484    0.109347    0.135313    0.765453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109388    0.000594    0.766047 v _192_/B (sg13g2_xnor2_1)
     1    0.001576    0.042474    0.104360    0.870407 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.042474    0.000061    0.870468 v _294_/D (sg13g2_dfrbpq_1)
                                              0.870468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344237   clock uncertainty
                                  0.000000    0.344237   clock reconvergence pessimism
                                 -0.053371    0.290866   library hold time
                                              0.290866   data required time
---------------------------------------------------------------------------------------------
                                              0.290866   data required time
                                             -0.870468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579602   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047124    0.001879    0.628432 v _202_/B (sg13g2_xor2_1)
     2    0.011194    0.080739    0.144140    0.772572 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.080739    0.000368    0.772940 v _204_/A (sg13g2_xor2_1)
     1    0.001519    0.037202    0.098987    0.871927 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.037202    0.000059    0.871986 v _297_/D (sg13g2_dfrbpq_1)
                                              0.871986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342463   clock uncertainty
                                  0.000000    0.342463   clock reconvergence pessimism
                                 -0.051712    0.290752   library hold time
                                              0.290752   data required time
---------------------------------------------------------------------------------------------
                                              0.290752   data required time
                                             -0.871986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581234   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002671    0.030648    0.256636    0.449054 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030648    0.000105    0.449159 v fanout56/A (sg13g2_buf_1)
     4    0.027324    0.149292    0.187953    0.637112 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.149307    0.001572    0.638684 v _210_/B (sg13g2_xnor2_1)
     1    0.005966    0.079236    0.150458    0.789142 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.079236    0.000245    0.789387 v _211_/B (sg13g2_xnor2_1)
     1    0.001775    0.043738    0.094462    0.883849 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.043738    0.000066    0.883915 v _299_/D (sg13g2_dfrbpq_1)
                                              0.883915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342418   clock uncertainty
                                  0.000000    0.342418   clock reconvergence pessimism
                                 -0.054344    0.288074   library hold time
                                              0.288074   data required time
---------------------------------------------------------------------------------------------
                                              0.288074   data required time
                                             -0.883915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595841   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009741    0.063242    0.285691    0.480455 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.063246    0.000566    0.481020 v output2/A (sg13g2_buf_2)
     1    0.080918    0.217041    0.274831    0.755851 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.217186    0.003616    0.759467 v sign (out)
                                              0.759467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609467   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000287    0.486067 v fanout52/A (sg13g2_buf_2)
     5    0.028283    0.089825    0.175128    0.661195 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.089877    0.002005    0.663200 v _199_/B (sg13g2_xnor2_1)
     2    0.008720    0.103725    0.149409    0.812609 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.103725    0.000280    0.812889 v _200_/B (sg13g2_xor2_1)
     1    0.002235    0.040287    0.105342    0.918232 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.040287    0.000081    0.918312 v _296_/D (sg13g2_dfrbpq_1)
                                              0.918312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000445    0.192676 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342676   clock uncertainty
                                  0.000000    0.342676   clock reconvergence pessimism
                                 -0.052954    0.289722   library hold time
                                              0.289722   data required time
---------------------------------------------------------------------------------------------
                                              0.289722   data required time
                                             -0.918312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628590   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000287    0.486067 v fanout52/A (sg13g2_buf_2)
     5    0.028283    0.089825    0.175128    0.661195 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.089917    0.002578    0.663773 v _206_/B (sg13g2_xnor2_1)
     2    0.012479    0.137480    0.176693    0.840466 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.137480    0.000420    0.840886 v _208_/A (sg13g2_xor2_1)
     1    0.002451    0.041785    0.127485    0.968372 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.041785    0.000089    0.968460 v _298_/D (sg13g2_dfrbpq_1)
                                              0.968460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342427   clock uncertainty
                                  0.000000    0.342427   clock reconvergence pessimism
                                 -0.053558    0.288869   library hold time
                                              0.288869   data required time
---------------------------------------------------------------------------------------------
                                              0.288869   data required time
                                             -0.968460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.679591   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009918    0.077003    0.292148    0.486912 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.077006    0.000567    0.487479 ^ _127_/A (sg13g2_inv_1)
     1    0.007337    0.054794    0.076605    0.564084 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.054795    0.000381    0.564466 v output3/A (sg13g2_buf_2)
     1    0.082415    0.220723    0.272783    0.837248 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.220886    0.003981    0.841229 v signB (out)
                                              0.841229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.841229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.691229   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185148    0.001724    0.656530 ^ _275_/A (sg13g2_nor2_1)
     1    0.005612    0.055334    0.119322    0.775852 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.055338    0.000501    0.776353 v output30/A (sg13g2_buf_2)
     1    0.083636    0.223709    0.276185    1.052538 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.223821    0.002895    1.055432 v sine_out[3] (out)
                                              1.055432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905432   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185188    0.002827    0.657633 ^ _212_/A (sg13g2_nor2_1)
     2    0.011536    0.081290    0.152246    0.809880 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.081293    0.000594    0.810474 v output26/A (sg13g2_buf_2)
     1    0.085627    0.230132    0.288473    1.098947 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.230757    0.009928    1.108875 v sine_out[2] (out)
                                              1.108875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.108875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958875   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.046000    0.002087    0.610514 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007299    0.063310    0.121033    0.731547 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.063312    0.000442    0.731989 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003666    0.057721    0.095929    0.827918 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.057722    0.000263    0.828181 v output23/A (sg13g2_buf_2)
     1    0.083684    0.225090    0.272785    1.100966 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.225632    0.009153    1.110119 v sine_out[27] (out)
                                              1.110119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.110119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.960119   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048072    0.002292    0.731777 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003780    0.054557    0.117348    0.849124 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.054558    0.000246    0.849370 v output12/A (sg13g2_buf_2)
     1    0.081679    0.218695    0.272521    1.121891 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.218720    0.002362    1.124254 v sine_out[17] (out)
                                              1.124254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.124254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.974254   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.046000    0.002087    0.610514 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007299    0.063310    0.121033    0.731547 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.063312    0.000427    0.731974 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005949    0.057696    0.121581    0.853555 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.057697    0.000371    0.853926 v output13/A (sg13g2_buf_2)
     1    0.081757    0.218765    0.274763    1.128689 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.218777    0.001811    1.130500 v sine_out[18] (out)
                                              1.130500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.130500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.980500   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048046    0.002039    0.731524 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005220    0.082135    0.113469    0.844993 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.082135    0.000309    0.845302 v output29/A (sg13g2_buf_2)
     1    0.083790    0.224780    0.287917    1.133219 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.225139    0.006727    1.139946 v sine_out[32] (out)
                                              1.139946   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.139946   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989946   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.062026    0.004653    0.626115 ^ fanout69/A (sg13g2_buf_8)
     8    0.034255    0.046986    0.127646    0.753761 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.047125    0.002440    0.756202 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003380    0.066396    0.099918    0.856120 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.066396    0.000248    0.856368 v output28/A (sg13g2_buf_2)
     1    0.083502    0.225420    0.274095    1.130463 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.226537    0.013061    1.143523 v sine_out[31] (out)
                                              1.143523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.143523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993523   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045996    0.001945    0.610373 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003640    0.035457    0.090361    0.700734 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.035457    0.000275    0.701008 v _179_/B (sg13g2_nand2_1)
     2    0.009652    0.079009    0.082977    0.783985 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.079016    0.000602    0.784587 ^ _281_/B (sg13g2_nor2_1)
     1    0.009817    0.068899    0.091738    0.876326 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.068946    0.001475    0.877801 v output35/A (sg13g2_buf_2)
     1    0.082488    0.220066    0.279189    1.156990 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.220352    0.005844    1.162834 v sine_out[8] (out)
                                              1.162834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.162834   data arrival time
---------------------------------------------------------------------------------------------
                                              1.012834   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071657    0.001082    1.299268 v _293_/D (sg13g2_dfrbpq_1)
                                              1.299268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344273   clock uncertainty
                                  0.000000    0.344273   clock reconvergence pessimism
                                 -0.065125    0.279149   library hold time
                                              0.279149   data required time
---------------------------------------------------------------------------------------------
                                              0.279149   data required time
                                             -1.299268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020120   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045996    0.001945    0.610373 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003640    0.035457    0.090361    0.700734 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.035457    0.000275    0.701008 v _179_/B (sg13g2_nand2_1)
     2    0.009652    0.079009    0.082977    0.783985 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.079015    0.000553    0.784538 ^ _180_/B (sg13g2_nand2_1)
     1    0.005088    0.069446    0.105912    0.890449 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.069447    0.000374    0.890823 v output24/A (sg13g2_buf_2)
     1    0.084388    0.226905    0.280233    1.171056 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.227457    0.009276    1.180331 v sine_out[28] (out)
                                              1.180331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.180331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.030331   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055841    0.004960    0.618104 v _215_/C (sg13g2_nand3_1)
     2    0.006957    0.065519    0.089555    0.707659 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.065524    0.000587    0.708246 ^ _284_/B (sg13g2_and2_1)
     1    0.008733    0.073487    0.169074    0.877320 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.073494    0.000772    0.878091 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.269706    0.299516    1.177608 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.269885    0.005763    1.183371 ^ sine_out[12] (out)
                                              1.183371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.183371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.033371   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076892    0.002560    0.726079 v _169_/A (sg13g2_nand2_1)
     1    0.004063    0.049634    0.068180    0.794259 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.049634    0.000283    0.794542 ^ _170_/B (sg13g2_nand2_1)
     1    0.006368    0.078009    0.102264    0.896806 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.078010    0.000443    0.897249 v output20/A (sg13g2_buf_2)
     1    0.082576    0.220287    0.284325    1.181574 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.220562    0.005704    1.187278 v sine_out[24] (out)
                                              1.187278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.187278   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037278   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000147    0.461817 ^ fanout75/A (sg13g2_buf_2)
     6    0.029849    0.108243    0.166990    0.628808 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.108333    0.001934    0.630742 ^ _153_/B (sg13g2_nor2_1)
     3    0.012682    0.081555    0.118607    0.749349 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.081566    0.000753    0.750102 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003297    0.071526    0.117132    0.867234 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.071526    0.000130    0.867364 ^ _160_/B (sg13g2_nor2_1)
     1    0.004188    0.041436    0.064133    0.931497 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.041436    0.000163    0.931660 v output14/A (sg13g2_buf_2)
     1    0.081908    0.218594    0.263502    1.195162 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.218867    0.005658    1.200820 v sine_out[19] (out)
                                              1.200820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.200820   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050820   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044959    0.000732    0.857723 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002802    0.053606    0.083985    0.941708 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.053606    0.000110    0.941818 v output5/A (sg13g2_buf_2)
     1    0.083786    0.223311    0.273312    1.215130 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.223595    0.005868    1.220998 v sine_out[10] (out)
                                              1.220998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.220998   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070998   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184655    0.001718    0.657103 ^ fanout53/A (sg13g2_buf_8)
     8    0.041975    0.057124    0.187090    0.844192 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.058957    0.007761    0.851954 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004531    0.070848    0.092170    0.944124 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.070849    0.000293    0.944416 v output15/A (sg13g2_buf_2)
     1    0.085316    0.228598    0.284687    1.229103 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.228956    0.006763    1.235866 v sine_out[1] (out)
                                              1.235866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.235866   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085866   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044965    0.001198    0.858189 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004939    0.062251    0.099087    0.957277 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.062251    0.000340    0.957617 v output36/A (sg13g2_buf_2)
     1    0.082756    0.220727    0.276181    1.233799 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.221010    0.005797    1.239595 v sine_out[9] (out)
                                              1.239595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.239595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.089595   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048075    0.002316    0.731801 ^ _135_/B (sg13g2_nor2_1)
     1    0.006136    0.045756    0.062485    0.794287 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.045780    0.000432    0.794718 v _174_/A (sg13g2_nand2_1)
     1    0.003408    0.040082    0.052728    0.847446 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.040082    0.000256    0.847702 ^ _175_/B (sg13g2_nand2_1)
     1    0.007659    0.088675    0.107040    0.954743 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.088680    0.000538    0.955281 v output22/A (sg13g2_buf_2)
     1    0.083859    0.223518    0.292109    1.247390 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.223824    0.006127    1.253517 v sine_out[26] (out)
                                              1.253517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.253517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103517   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184657    0.001781    0.657165 ^ fanout55/A (sg13g2_buf_2)
     8    0.031874    0.117400    0.237731    0.894896 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.117526    0.003452    0.898348 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004721    0.052574    0.082558    0.980907 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.052574    0.000286    0.981193 v output16/A (sg13g2_buf_2)
     1    0.082236    0.220118    0.272399    1.253592 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.220147    0.002492    1.256084 v sine_out[20] (out)
                                              1.256084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.256084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106084   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184657    0.001781    0.657165 ^ fanout55/A (sg13g2_buf_2)
     8    0.031874    0.117400    0.237731    0.894896 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.117543    0.003652    0.898548 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005326    0.055045    0.085573    0.984122 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.055046    0.000334    0.984455 v output11/A (sg13g2_buf_2)
     1    0.081744    0.218865    0.272883    1.257338 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.218891    0.002392    1.259730 v sine_out[16] (out)
                                              1.259730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.259730   data arrival time
---------------------------------------------------------------------------------------------
                                              1.109730   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184657    0.001781    0.657165 ^ fanout55/A (sg13g2_buf_2)
     8    0.031874    0.117400    0.237731    0.894896 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.117550    0.003729    0.898625 ^ _167_/A (sg13g2_nor2_1)
     1    0.004684    0.046038    0.092707    0.991332 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.046039    0.000285    0.991616 v output19/A (sg13g2_buf_2)
     1    0.083198    0.221828    0.268261    1.259877 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.222110    0.005805    1.265682 v sine_out[23] (out)
                                              1.265682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.265682   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115682   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.047927    0.000645    0.730130 ^ _183_/A (sg13g2_and2_1)
     2    0.008443    0.071884    0.152091    0.882221 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.071886    0.000472    0.882693 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004005    0.051123    0.111826    0.994519 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.051123    0.000155    0.994673 v output25/A (sg13g2_buf_2)
     1    0.084559    0.225964    0.275842    1.270515 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.226065    0.002615    1.273131 v sine_out[29] (out)
                                              1.273131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.273131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.123131   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.047927    0.000645    0.730130 ^ _183_/A (sg13g2_and2_1)
     2    0.008443    0.071884    0.152091    0.882221 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.071886    0.000526    0.882747 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004853    0.054539    0.110883    0.993630 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.054540    0.000340    0.993970 v output27/A (sg13g2_buf_2)
     1    0.084425    0.226355    0.274525    1.268495 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.226617    0.006415    1.274910 v sine_out[30] (out)
                                              1.274910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.274910   data arrival time
---------------------------------------------------------------------------------------------
                                              1.124910   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076899    0.002619    0.726138 v _144_/A (sg13g2_nand2_1)
     2    0.013477    0.102912    0.114333    0.840471 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102937    0.001330    0.841801 ^ _145_/B (sg13g2_nand2_1)
     1    0.007981    0.096585    0.136181    0.977982 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.096638    0.001050    0.979032 v output9/A (sg13g2_buf_2)
     1    0.081786    0.218992    0.295275    1.274307 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.219018    0.002400    1.276707 v sine_out[14] (out)
                                              1.276707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.276707   data arrival time
---------------------------------------------------------------------------------------------
                                              1.126707   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048019    0.001755    0.731240 ^ _150_/B (sg13g2_and2_1)
     3    0.010607    0.084503    0.169723    0.900963 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.084505    0.000563    0.901526 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003479    0.047462    0.106767    1.008294 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.047462    0.000233    1.008527 v output18/A (sg13g2_buf_2)
     1    0.082336    0.219671    0.267460    1.275987 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.219949    0.005730    1.281717 v sine_out[22] (out)
                                              1.281717   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.281717   data arrival time
---------------------------------------------------------------------------------------------
                                              1.131717   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002671    0.030648    0.256636    0.449054 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030648    0.000105    0.449159 v fanout56/A (sg13g2_buf_1)
     4    0.027324    0.149292    0.187953    0.637112 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.149357    0.001601    0.638714 v _239_/A (sg13g2_and3_1)
     1    0.006913    0.052524    0.177737    0.816451 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.052528    0.000503    0.816954 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005434    0.107424    0.147747    0.964702 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.107425    0.000670    0.965371 ^ output4/A (sg13g2_buf_2)
     1    0.083815    0.273040    0.318904    1.284275 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.273289    0.006827    1.291102 ^ sine_out[0] (out)
                                              1.291102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.291102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.141102   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076930    0.002900    0.726419 v _152_/B (sg13g2_nor2_2)
     4    0.025005    0.180281    0.183817    0.910235 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.180309    0.001851    0.912086 ^ _277_/B (sg13g2_nor2_1)
     1    0.005269    0.051946    0.103422    1.015508 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.051946    0.000178    1.015685 v output32/A (sg13g2_buf_2)
     1    0.082936    0.221180    0.270865    1.286550 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.221468    0.005890    1.292441 v sine_out[5] (out)
                                              1.292441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.292441   data arrival time
---------------------------------------------------------------------------------------------
                                              1.142441   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048019    0.001755    0.731240 ^ _150_/B (sg13g2_and2_1)
     3    0.010607    0.084503    0.169723    0.900963 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.084503    0.000290    0.901253 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.006139    0.058444    0.125945    1.027198 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.058449    0.000576    1.027774 v output17/A (sg13g2_buf_2)
     1    0.082378    0.219784    0.273411    1.301185 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.220061    0.005732    1.306917 v sine_out[21] (out)
                                              1.306917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.306917   data arrival time
---------------------------------------------------------------------------------------------
                                              1.156917   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076930    0.002900    0.726419 v _152_/B (sg13g2_nor2_2)
     4    0.025005    0.180281    0.183817    0.910235 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.180298    0.001462    0.911698 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003421    0.056127    0.148683    1.060380 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.056127    0.000243    1.060624 v output6/A (sg13g2_buf_2)
     1    0.083586    0.223543    0.276665    1.337288 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.223576    0.002674    1.339962 v sine_out[11] (out)
                                              1.339962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.339962   data arrival time
---------------------------------------------------------------------------------------------
                                              1.189962   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000445    0.192676 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012574    0.077018    0.296185    0.488861 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.077020    0.000470    0.489331 v fanout67/A (sg13g2_buf_8)
     8    0.042297    0.048789    0.146099    0.635430 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.049371    0.002815    0.638245 v _125_/A (sg13g2_inv_2)
     3    0.015516    0.061360    0.067960    0.706205 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.061386    0.001015    0.707220 ^ fanout50/A (sg13g2_buf_8)
     8    0.037468    0.048989    0.128483    0.835702 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.049629    0.004239    0.839941 ^ _185_/A (sg13g2_nor2_2)
     5    0.024232    0.078823    0.096721    0.936662 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078838    0.000883    0.937546 v _278_/B (sg13g2_nor2_1)
     1    0.003823    0.082600    0.101050    1.038596 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.082601    0.000250    1.038846 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.269734    0.304854    1.343700 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.269901    0.005560    1.349260 ^ sine_out[6] (out)
                                              1.349260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.349260   data arrival time
---------------------------------------------------------------------------------------------
                                              1.199260   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044959    0.000741    0.857732 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.019391    0.078930    0.160574    1.018306 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.078950    0.001026    1.019332 ^ _276_/A (sg13g2_nor2_1)
     1    0.003027    0.042550    0.070330    1.089662 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.042550    0.000120    1.089782 v output31/A (sg13g2_buf_2)
     1    0.083080    0.221525    0.266308    1.356090 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.221792    0.005622    1.361712 v sine_out[4] (out)
                                              1.361712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.361712   data arrival time
---------------------------------------------------------------------------------------------
                                              1.211712   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051009    0.002048    0.734134 ^ fanout63/A (sg13g2_buf_1)
     5    0.025430    0.169919    0.201746    0.935880 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.169959    0.002140    0.938020 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006236    0.067822    0.159921    1.097940 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.067827    0.000595    1.098536 v output8/A (sg13g2_buf_2)
     1    0.082715    0.220626    0.279142    1.377678 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.220901    0.005699    1.383376 v sine_out[13] (out)
                                              1.383376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.383376   data arrival time
---------------------------------------------------------------------------------------------
                                              1.233376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044959    0.000741    0.857732 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.019391    0.078930    0.160574    1.018306 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.078961    0.001258    1.019563 ^ _279_/A (sg13g2_nor2_1)
     1    0.006877    0.058814    0.086826    1.106389 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.058821    0.000634    1.107023 v output34/A (sg13g2_buf_2)
     1    0.082845    0.220960    0.274345    1.381368 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.221252    0.005933    1.387301 v sine_out[7] (out)
                                              1.387301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.387301   data arrival time
---------------------------------------------------------------------------------------------
                                              1.237301   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055714    0.004491    0.617634 v fanout69/A (sg13g2_buf_8)
     8    0.033180    0.043653    0.130276    0.747910 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.043750    0.002309    0.750219 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016255    0.134922    0.128981    0.879201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.134924    0.000406    0.879607 ^ _171_/A (sg13g2_nand2_1)
     1    0.006151    0.082216    0.123779    1.003386 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.082217    0.000377    1.003764 v _172_/B (sg13g2_nand2_1)
     1    0.006272    0.064954    0.089327    1.093090 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.064957    0.000442    1.093532 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.272699    0.296531    1.390064 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.272891    0.005994    1.396058 ^ sine_out[25] (out)
                                              1.396058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.396058   data arrival time
---------------------------------------------------------------------------------------------
                                              1.246058   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184655    0.001718    0.657103 ^ fanout53/A (sg13g2_buf_8)
     8    0.041975    0.057124    0.187090    0.844192 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.058489    0.006420    0.850612 ^ _143_/A (sg13g2_nor2_1)
     2    0.006663    0.054517    0.076021    0.926633 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054517    0.000193    0.926827 v _147_/A (sg13g2_nand2_1)
     2    0.015726    0.113756    0.113978    1.040805 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.113787    0.001545    1.042351 ^ _149_/B (sg13g2_nand2_1)
     1    0.009620    0.112257    0.151862    1.194213 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.112316    0.001254    1.195467 v output10/A (sg13g2_buf_2)
     1    0.081743    0.218963    0.302382    1.497849 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.218988    0.002392    1.500241 v sine_out[15] (out)
                                              1.500241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.500241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350240   slack (MET)



