$date
	Sat Oct 22 21:38:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#951586
b10001 &
b10001 %
1$
b10001 !
1"
#951587
0"
#951590
b110100 &
b110100 %
#951594
b11010 &
b11010 %
#951598
b1101 &
b1101 %
#951602
b101000 &
b101000 %
#951606
b10100 &
b10100 %
#951610
b1010 &
b1010 %
#951614
b101 &
b101 %
#951618
b10000 &
b10000 %
#951622
b1000 &
b1000 %
#951626
b100 &
b100 %
#951630
b10 &
b10 %
#951634
b1 &
b1 %
1#
#951638
b0 &
0#
b0 %
0$
#2018276
b1010 !
1"
#2018278
b1010 &
b1010 %
1$
#2018279
0"
#2018282
b101 &
b101 %
#2018286
b10000 &
b10000 %
#2018290
b1000 &
b1000 %
#2018294
b100 &
b100 %
#2018298
b10 &
b10 %
#2018302
b1 &
1#
b1 %
#2018306
b0 &
b0 %
0#
0$
#2963083
b10110 !
1"
#2963086
b10110 &
b10110 %
1$
#2963087
0"
#2963090
b1011 &
b1011 %
#2963094
b100010 &
b100010 %
#2963098
b10001 &
b10001 %
#2963102
b110100 &
b110100 %
#2963106
b11010 &
b11010 %
#2963110
b1101 &
b1101 %
#2963114
b101000 &
b101000 %
#2963118
b10100 &
b10100 %
#2963122
b1010 &
b1010 %
#2963126
b101 &
b101 %
#2963130
b10000 &
b10000 %
#2963134
b1000 &
b1000 %
#2963138
b100 &
b100 %
#2963142
b10 &
b10 %
#2963146
b1 &
b1 %
1#
#2963150
b0 &
0#
b0 %
0$
#4500012
