{"vcs1":{"timestamp_begin":1679206623.467926472, "rt":0.37, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1679206623.894245985, "rt":0.43, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1679206624.373597599, "rt":0.16, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679206623.224046743}
{"VCS_COMP_START_TIME": 1679206623.224046743}
{"VCS_COMP_END_TIME": 1679206624.596964091}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv datapath.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 336992}}
{"stitch_vcselab": {"peak_mem": 222604}}
