// Seed: 3593188988
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  logic [7:0] id_5;
  assign id_1 = id_5[1];
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    output wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  logic [1 : 1] id_9;
  always @(id_4) begin : LABEL_0
    id_9 <= -1'b0;
  end
  nand primCall (id_6, id_3, id_1, id_8);
endmodule
