/*
 * arch/arm/mach-tegra/tegra3_mc.c
 *
 * Memory controller bandwidth profiling interface
 *
 * Copyright (c) 2011, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#include <linux/slab.h>
#include <linux/kobject.h>
#include <linux/string.h>
#include <linux/sysfs.h>
#include <linux/sysdev.h>
#include <linux/ktime.h>
#include <linux/hrtimer.h>
#include <linux/parser.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/init.h>
#include <mach/iomap.h>
#include <asm/uaccess.h>
#include "tegra3_mc.h"

#define MC_STAT_SETS 2
static unsigned int trace_mask = 0x0;

#define TRACE_FLOW	1
#define TRACE_REG	2
#define TRACE_ERR	4
#define TRACE_OPT	8

#define emc_trace(x, args...) \
	do { \
		if (x & trace_mask) \
			pr_err(args); \
	} while (0)

#define MC_COUNTER_INITIALIZER()		\
{						\
	.enabled = false,			\
	.reschedule = false,			\
	.period = 10,				\
	.mode = FILTER_CLIENT,			\
	.address_low = 0,			\
	.address_length_1 = 0xfffffffful,	\
	.address_window_size_1 = PAGE_SIZE,	\
	.num_clients = 0,			\
}

static struct tegra_mc_counter mc_counter0 = MC_COUNTER_INITIALIZER();
static struct tegra_mc_counter mc_counter1 = MC_COUNTER_INITIALIZER();
static struct tegra_mc_counter emc_dram_counter = MC_COUNTER_INITIALIZER();

static bool sample_enable = SAMPLE_ENABLE_DEFAULT;
static u16 sample_quantum = SAMPLE_QUANTUM_DEFAULT_IN_MS;
static u8 sample_log[SAMPLE_LOG_SIZE];

static DEFINE_SPINLOCK(sample_enable_lock);
static DEFINE_SPINLOCK(sample_log_lock);

static u8 *sample_log_wptr = sample_log, *sample_log_rptr = sample_log;
static int sample_log_size = SAMPLE_LOG_SIZE - 1;
static struct hrtimer sample_timer;

static bool aggregate = false;
static bool warned = false;

static void stat_start(void);
static void stat_stop(void);
static void stat_log(void);

static bool sampling(void)
{
	bool ret;

	spin_lock_bh(&sample_enable_lock);
	ret = (sample_enable == true)? true : false;
	spin_unlock_bh(&sample_enable_lock);

	return ret;
}

/* /sys/devices/system/tegra_mc */
static struct sysdev_class tegra_mc_sysclass = {
	.name = "tegra_mc",
};

static ssize_t tegra_mc_enable_show(struct sysdev_class *class,
	struct sysdev_class_attribute *attr, char *buf)
{
	return sprintf(buf, "%d\n", sample_enable);
}

static ssize_t tegra_mc_enable_store(struct sysdev_class *class,
	struct sysdev_class_attribute *attr,
	const char *buf, size_t count)
{
	int value, i;
	struct tegra_mc_counter *counters[] = {
		&mc_counter0,
		&mc_counter1,
		&emc_dram_counter
	};

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	sscanf(buf, "%d", &value);

	if (value == 0 || value == 1)
		sample_enable = value;
	else
		return -EINVAL;

	if (!sample_enable) {
		stat_stop();
		hrtimer_cancel(&sample_timer);
		warned = false;
		return count;
	}

	hrtimer_cancel(&sample_timer);

	/* we need to initialize variables that change during sampling */
	sample_log_wptr = sample_log_rptr = sample_log;
	sample_log_size = SAMPLE_LOG_SIZE - 1;

	for (i = 0; i < ARRAY_SIZE(counters); i++) {
		struct tegra_mc_counter *c = counters[i];

		if (!c->enabled)
			continue;

		c->current_address_low = c->address_low;
		c->current_address_high = c->address_low;
		c->address_range_change = (c->mode == FILTER_ADDR);
		if (c->address_range_change)
			c->current_address_high += c->address_window_size_1;
		else
			c->current_address_high += c->address_length_1;

		c->current_client = 0;
		c->sample_count = 0;
	}

	emc_trace(TRACE_FLOW, "\nstarting stats\n");
	stat_start();

	hrtimer_start(&sample_timer,
		ktime_add_ns(ktime_get(), (u64)sample_quantum * 1000000),
		HRTIMER_MODE_ABS);

	return count;
}

static ssize_t tegra_mc_log_show(struct sysdev_class *class,
	struct sysdev_class_attribute *attr, char *buf)
{
	int index = 0, count = 0;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	spin_lock(&sample_log_lock);

	while (sample_log_rptr != sample_log_wptr) {
		if (sample_log_rptr < sample_log_wptr) {
			count = sample_log_wptr - sample_log_rptr;
			memcpy(buf + index, sample_log_rptr, count);
			sample_log_rptr = sample_log_wptr;
			sample_log_size += count;
		} else {
			count = SAMPLE_LOG_SIZE -
				(sample_log_rptr - sample_log);
			memcpy(buf + index, sample_log_rptr, count);
			sample_log_rptr = sample_log;
			sample_log_size += count;
		}
		index += count;
	}

	spin_unlock(&sample_log_lock);
	return index;
}

static ssize_t tegra_mc_log_store(struct sysdev_class *class,
	struct sysdev_class_attribute *attr,
	const char *buf, size_t count)
{
	return -EPERM;
}

static ssize_t tegra_mc_quantum_show(struct sysdev_class *class,
	struct sysdev_class_attribute *attr, char *buf)
{
	emc_trace(TRACE_FLOW, "%s\n", __func__);
	return sprintf(buf, "%d\n", sample_quantum);
}

static ssize_t tegra_mc_quantum_store(struct sysdev_class *class,
	struct sysdev_class_attribute *attr,
	const char *buf, size_t count)
{
	int value;

	if (sampling())
		return -EINVAL;

	sscanf(buf, "%d", &value);
	sample_quantum = value;
	emc_trace(TRACE_FLOW, "%s, sample_quantum=%d\n", __func__, sample_quantum);
	return count;
}

#define TEGRA_MC_EXPAND(_attr,_mode) \
	static SYSDEV_CLASS_ATTR( \
	_attr, _mode, tegra_mc_##_attr##_show, tegra_mc_##_attr##_store);

#define TEGRA_MC_ATTRIBUTES(_attr1,_mode1,_attr2,_mode2,_attr3,_mode3) \
	TEGRA_MC_EXPAND(_attr1,_mode1) \
	TEGRA_MC_EXPAND(_attr2,_mode2) \
	TEGRA_MC_EXPAND(_attr3,_mode3)

TEGRA_MC_ATTRIBUTES(enable, 0644, log, 0444, quantum, 0644)

#undef TEGRA_MC_EXPAND

#define TEGRA_MC_EXPAND(_attr,_mode) \
	&attr_##_attr,

/* /sys/devices/system/tegra_mc/enable */
/* /sys/devices/system/tegra_mc/log */
/* /sys/devices/system/tegra_mc/quantum */
static struct sysdev_class_attribute *tegra_mc_attrs[] = {
	TEGRA_MC_ATTRIBUTES(enable, 0644, log, 0444, quantum, 0644)
	NULL
};

/* /sys/devices/system/tegra_mc/client/ */
/* /sys/devices/system/tegra_mc/client/0/ */
static bool tegra_mc_client_0_enabled = CLIENT_ENABLED_DEFAULT;
static u8 tegra_mc_client_0_on_schedule_buffer[CLIENT_ON_SCHEDULE_LENGTH_IN_BYTES];
static struct kobject *tegra_mc_client_kobj, *tegra_mc_client_0_kobj;

struct match_mode {
	const char *name;
	int mode;
};

static const struct match_mode mode_list[] = {
	[0] = {
		.name = "none",
		.mode = FILTER_NONE,
	},
	[1] = {
		.name = "address",
		.mode = FILTER_ADDR,
	},
	[2] = {
		.name = "client",
		.mode = FILTER_CLIENT,
	},
};

static int tegra_mc_parse_mode(const char* str) {
	int i;

	for (i = 0; i < ARRAY_SIZE(mode_list); i++) {
		if (!strncmp(str, mode_list[i].name, strlen(mode_list[i].name))) {
			emc_trace(TRACE_OPT, "mode=%s\n", mode_list[i].name);
			return mode_list[i].mode;
		}
	}
	return -EINVAL;
}

static int tegra_mc_client_parse(const char *buf, size_t count,
	tegra_mc_counter_t *counter0, tegra_mc_counter_t *counter1,
	tegra_mc_counter_t *llp)
{
	char *options, *p, *ptr;
	tegra_mc_counter_t *counter;
	substring_t args[MAX_OPT_ARGS];
	enum {
		opt_period,
		opt_mode,
		opt_client,
		opt_address_low,
		opt_address_length,
		opt_address_window_size,
		opt_err,
	};
	const match_table_t tokens = {
		{opt_period, "period=%s"},
		{opt_mode, "mode=%s"},
		{opt_client, "client=%s"},
		{opt_address_low, "address_low=%s"},
		{opt_address_length, "address_length=%s"},
		{opt_address_window_size, "address_window_size=%s"},
		{opt_err, NULL},
	};
	int ret = 0, i, token, num_clients;
	bool write_tally = false;
	bool read_tally = false;
	int  period, *client_ids, mode;
	bool fperiod = false, fmode = false, fclient = false;
	u64 address_low = 0;
	u64 address_length = 1ull<<32;
	u64 address_window_size = PAGE_SIZE;

	emc_trace(TRACE_OPT, "\n%s:%s\n", __func__, buf);
	client_ids = kmalloc(sizeof(int) * (MC_COUNTER_CLIENT_SIZE + 1),
		GFP_KERNEL);
	if (!client_ids)
		return -ENOMEM;

	options = kstrdup(buf, GFP_KERNEL);
	if (!options) {
		ret = -ENOMEM;
		goto end;
	}

	while ((p = strsep(&options, " ")) != NULL) {
		if (!*p)
			continue;

		pr_debug("\t %s\n", p);

		token = match_token(p, tokens, args);
		switch (token) {
		case opt_period:
			if (match_int(&args[0], &period) || period<=0) {
				ret = -EINVAL;
				goto end;
			}
			fperiod = true;
			break;

		case opt_mode:
			mode = tegra_mc_parse_mode(args[0].from);
			if (mode<0) {
				ret = mode;
				goto end;
			}
			fmode = true;
			break;

		case opt_client:
			client_ids[0] = 0;

			ptr = get_options(args[0].from,
				MC_COUNTER_CLIENT_SIZE+1 , client_ids);

			if (client_ids[0] <= 0) {
				ret = -EINVAL;
				goto end;
			}

			for (i = 1; i <= client_ids[0]; i++) {
				if (client_ids[i] < MC_STAT_END)
					continue;

				if ((client_ids[i] == MC_STAT_OVERALL_AGGREGATE) &&
						client_ids[0] == 1) {
					aggregate = true;
					emc_trace(TRACE_OPT,
						  "aggregate=true\n");
					client_ids[0] = 1;
					client_ids[1] = MC_STAT_OVERALL_AGGREGATE;
					break;
				} else if (client_ids[i] == MC_STAT_OVERALL_WRITETALLY) {
					write_tally = true;
					emc_trace(TRACE_OPT, "write_tally = true\n");
				} else if (client_ids[i] == MC_STAT_OVERALL_READTALLY) {
					read_tally = true;
					emc_trace(TRACE_OPT, "read_tally = true\n");
				} else {
					ret = -EINVAL;
					goto end;
				}
			}

			num_clients = client_ids[0];
			fclient = true;
			emc_trace(TRACE_OPT, "num_clients=%d\n", num_clients);
			break;

		case opt_address_low:
			address_low = simple_strtoull(args[0].from, NULL, 0);
			emc_trace(TRACE_OPT, "address_low=0x%llx\n", address_low);
			break;

		case opt_address_length:
			address_length = simple_strtoull(args[0].from, NULL, 0);
			emc_trace(TRACE_OPT, "address_length =0x%llx\n", address_length);
			break;

		case opt_address_window_size:
			address_window_size = simple_strtoull(args[0].from,
				NULL, 0);
			emc_trace(TRACE_OPT, "address_window_size =0x%llx\n", address_window_size);
			break;

		default:
			ret = -EINVAL;
			goto end;
		}
	}
	if (!fmode || !fclient) {
		ret = -EINVAL;
		goto end;
	}

	address_low &= PAGE_MASK;
	address_length += PAGE_SIZE-1;
	address_length &= ~((1ull << PAGE_SHIFT)-1ull);

	address_window_size += PAGE_SIZE-1;
	address_window_size &= ~((1ull << PAGE_SHIFT)-1ull);

	if (mode == FILTER_CLIENT) {
		if (write_tally || read_tally) {
			ret = -EINVAL;
			goto end;
		}
		counter = counter0;
		counter->reschedule = (num_clients > 1);
		counter->num_clients = num_clients;
		llp->enabled = false;
		counter1->enabled = false;
		for (i = 1; (i <= num_clients) && (i < MC_COUNTER_CLIENT_SIZE); i++)
			counter->clients[i - 1] = client_ids[i];
		emc_trace(TRACE_OPT,
			  "\ncounter0 is enabled (counter1 and llc are disabled)\n");
	} else if (mode == FILTER_ADDR || mode == FILTER_NONE) {
		/* emc_trace(TRACE_ERR,
		   "\n****using unsupported addr mode****\n"); */
		if (write_tally || read_tally) {
			/* assume both counters use the same address filter or nothing */
			llp->enabled = false;
			if (write_tally && (!read_tally)) {
				counter = counter1;
				counter->clients[0] = MC_STAT_OVERALL_WRITETALLY;
				counter0->enabled = false;
			} else if ((!write_tally) && (read_tally)) {
				counter = counter0;
				counter->clients[0] = MC_STAT_OVERALL_READTALLY;
				counter1->enabled = false;
			} else {
				counter = counter1;
				counter->clients[0] = MC_STAT_OVERALL_WRITETALLY;
				counter0->enabled = true;

				counter0->num_clients = 1;
				counter0->clients[0] = MC_STAT_OVERALL_READTALLY;
				counter0->reschedule = (mode != FILTER_NONE);

				counter0->mode = mode;
				counter0->address_low = (u32)address_low;
				counter0->address_length_1 = (u32)(address_length-1);
				counter0->address_window_size_1 = (u32)(address_window_size-1);
				if (fperiod)
					counter0->period = period;
			}
		} else if (aggregate) {
			counter = counter1;
			llp->enabled = true; /* NOTE: was false in tegra2. */
			counter0->enabled = false;
		} else {
			counter = counter0;
			counter1->enabled = false;
			llp->enabled = false;
		}
		counter->num_clients = 1;
		if ((!write_tally) && (!read_tally))
			counter->clients[0] = client_ids[1];
		counter->reschedule = (mode != FILTER_NONE);
	} else {
		ret = -EINVAL;
		goto end;
	}

	counter->mode = mode;
	counter->enabled = true;
	counter->address_low = (u32)address_low;
	counter->address_length_1 = (u32)(address_length-1);
	counter->address_window_size_1 = (u32)(address_window_size-1);
	if (fperiod)
		counter->period = period;

	if (llp->enabled) {
		llp->mode = counter->mode;
		llp->reschedule = counter->reschedule;
		llp->period = counter->period;
		llp->address_low = counter->address_low;
		llp->address_length_1 = counter->address_length_1;
		llp->address_window_size_1 = counter->address_window_size_1;
	}

end:
	if (options)
		kfree(options);
	if (client_ids)
		kfree(client_ids);

	return ret;
}

static ssize_t tegra_mc_client_0_show(struct kobject *kobj,
	struct kobj_attribute *attr, char *buf)
{
	if (strcmp(attr->attr.name, "enable") == 0)
		return sprintf(buf, "%d\n", tegra_mc_client_0_enabled);
	else if (strcmp(attr->attr.name, "on_schedule") == 0)
		return sprintf(buf, "%s", tegra_mc_client_0_on_schedule_buffer);
	else
		return -EINVAL;
}

static ssize_t tegra_mc_client_0_store(struct kobject *kobj,
	struct kobj_attribute *attr, const char *buf, size_t count)
{
	int value;

	if (sampling())
		return -EINVAL;

	if (strcmp(attr->attr.name, "enable") == 0) {
		sscanf(buf, "%d\n", &value);
		if (value == 0 || value == 1)
			tegra_mc_client_0_enabled = value;
		else
			return -EINVAL;

		return count;
	} else if (strcmp(attr->attr.name, "on_schedule") == 0) {
		if (tegra_mc_client_parse(buf, count,
			&mc_counter0, &mc_counter1,
			&emc_dram_counter)== 0) {

			strncpy(tegra_mc_client_0_on_schedule_buffer,
				buf, count);

			return count;
		} else
			return -EINVAL;
	} else
		return -EINVAL;
}

static struct kobj_attribute tegra_mc_client_0_enable =
	__ATTR(enable, 0660, tegra_mc_client_0_show, tegra_mc_client_0_store);

static struct kobj_attribute tegra_mc_client_0_on_schedule =
	__ATTR(on_schedule, 0660, tegra_mc_client_0_show, tegra_mc_client_0_store);

static struct attribute *tegra_mc_client_0_attrs[] = {
	&tegra_mc_client_0_enable.attr,
	&tegra_mc_client_0_on_schedule.attr,
	NULL,
};

static struct attribute_group tegra_mc_client_0_attr_group = {
	.attrs = tegra_mc_client_0_attrs
};

/* /sys/devices/system/tegra_mc/dram */
#define dram_counters(_x)							 \
	_x(activate_cnt, ACTIVATE_CNT)						 \
	_x(read_cnt, READ_CNT)							 \
	_x(read8_cnt, READ8_CNT)						 \
	_x(write_cnt, WRITE_CNT)						 \
	_x(write8_cnt, WRITE8_CNT)						 \
	_x(ref_cnt, REF_CNT)							 \
	_x(extclks_cke_eq0_no_banks_active, EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE)	 \
	_x(clkstop_cke_eq0_no_banks_active, CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE)	 \
	_x(extclks_cke_eq1_no_banks_active, EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE)	 \
	_x(clkstop_cke_eq1_no_banks_active, CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE)	 \
	_x(extclks_cke_eq0_some_banks_active, EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE) \
	_x(clkstop_cke_eq0_some_banks_active, CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE) \
	_x(extclks_cke_eq1_some_banks_active, EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE) \
	_x(clkstop_cke_eq1_some_banks_active, CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE) \
	_x(sr_cke_eq0_clks, SR_CKE_EQ0_CLKS)					 \
	_x(dsr, DSR)

#define DEFINE_COUNTER(_name, _val) { .enabled = false, .device_mask = 0, },

static tegra_emc_dram_counter_t dram_counters_array[] = {
	dram_counters(DEFINE_COUNTER)
};

#define DEFINE_SYSFS(_name, _val)					\
									\
static struct kobject *tegra_mc_dram_##_name##_kobj;			\
									\
static ssize_t tegra_mc_dram_##_name##_show(struct kobject *kobj,	\
	struct kobj_attribute *attr, char *buf)				\
{									\
	return tegra_mc_dram_show(kobj, attr, buf,			\
				  _val - EMC_DRAM_STAT_BEGIN);		\
}									\
									\
static ssize_t tegra_mc_dram_##_name##_store(struct kobject *kobj,	\
	struct kobj_attribute *attr, const char *buf, size_t count)	\
{									\
	if (sampling())							\
		return 0;						\
									\
	return tegra_mc_dram_store(kobj, attr, buf, count,		\
				   _val - EMC_DRAM_STAT_BEGIN);		\
}									\
									\
									\
static struct kobj_attribute tegra_mc_dram_##_name##_enable =		\
	       __ATTR(enable, 0660, tegra_mc_dram_##_name##_show,	\
		      tegra_mc_dram_##_name##_store);			\
									\
static struct kobj_attribute tegra_mc_dram_##_name##_device_mask =	\
	       __ATTR(device_mask, 0660, tegra_mc_dram_##_name##_show,	\
		      tegra_mc_dram_##_name##_store);			\
									\
static struct attribute *tegra_mc_dram_##_name##_attrs[] = {		\
	&tegra_mc_dram_##_name##_enable.attr,				\
	&tegra_mc_dram_##_name##_device_mask.attr,			\
	NULL,								\
};									\
									\
static struct attribute_group tegra_mc_dram_##_name##_attr_group = {	\
	.attrs = tegra_mc_dram_##_name##_attrs,				\
};

static struct kobject *tegra_mc_dram_kobj;

static ssize_t tegra_mc_dram_show(struct kobject *kobj,
	struct kobj_attribute *attr, char *buf, int index)
{
	if (index >= EMC_DRAM_STAT_END - EMC_DRAM_STAT_BEGIN)
		return -EINVAL;

	if (strcmp(attr->attr.name, "enable") == 0)
		return sprintf(buf, "%d\n", dram_counters_array[index].enabled);
	else if (strcmp(attr->attr.name, "device_mask") == 0)
		return sprintf(buf, "%d\n", dram_counters_array[index].device_mask);
	else
		return -EINVAL;
}
static ssize_t tegra_mc_dram_store(struct kobject *kobj,
	struct kobj_attribute *attr, const char *buf, size_t count, int index)
{
	int value;

	if (index >= EMC_DRAM_STAT_END - EMC_DRAM_STAT_BEGIN)
		return -EINVAL;

	if (strcmp(attr->attr.name, "enable") == 0) {
		sscanf(buf, "%d\n", &value);
		if (value == 0 || value == 1)
			dram_counters_array[index].enabled = value;
		else
			return -EINVAL;

		return count;
	} else if (strcmp(attr->attr.name, "device_mask") == 0) {
		sscanf(buf, "%d\n", &value);
		dram_counters_array[index].device_mask = (u8)value;

		return count;
	} else
		return -EINVAL;
}

dram_counters(DEFINE_SYSFS)

/* Tegra Statistics */
typedef struct {
	void __iomem *mmio;
} tegra_device_t;

static tegra_device_t mc = {
	.mmio = IO_ADDRESS(TEGRA_MC_BASE),
};

static tegra_device_t emc = {
	.mmio = IO_ADDRESS(TEGRA_EMC_BASE),
};

#define MC_STAT_EMC_FILTER_SET_MISCELLANEOUS_0_COALESCED_DIS(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_COALESCED_DIS \
     : MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_COALESCED_DIS)
#define MC_STAT_EMC_FILTER_SET_MISCELLANEOUS_0_COALESCED_SHIFT(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_COALESCED_SHIFT \
     : MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_COALESCED_SHIFT)
#define MC_STAT_EMC_FILTER_SET_ADDR__LIMIT_LO_0(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_ADDR__LIMIT_LO_0 \
     : MC_STAT_EMC_FILTER_SET0_ADDR__LIMIT_LO_0)
#define MC_STAT_EMC_FILTER_SET_ADDR_LIMIT_HI_0(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_ADDR_LIMIT_HI_0 \
     : MC_STAT_EMC_FILTER_SET0_ADDR_LIMIT_HI_0)
#define MC_STAT_EMC_FILTER_SET_MISCELLANEOUS_0(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0 \
     : MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0)
#define MC_STAT_EMC_FILTER_SET_CLIENT_0_0(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_CLIENT_0_0 \
     : MC_STAT_EMC_FILTER_SET0_CLIENT_0_0)
#define MC_STAT_EMC_FILTER_SET_CLIENT_1_0(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_CLIENT_1_0 \
     : MC_STAT_EMC_FILTER_SET0_CLIENT_1_0)
#define MC_STAT_EMC_FILTER_SET_CLIENT_2_0(setIndex)\
    (setIndex ? MC_STAT_EMC_FILTER_SET1_CLIENT_2_0 \
     : MC_STAT_EMC_FILTER_SET0_CLIENT_2_0)

void mc_stat_start(tegra_mc_counter_t *counter0, tegra_mc_counter_t *counter1)
{
	int i = 0;
	struct tegra_mc_counter *c;
	struct tegra_mc_counter *counters[] = {
		counter0,
		counter1
	};

	emc_trace(TRACE_OPT, "tegra_mc_client_0_enabled=%d\n",
		  tegra_mc_client_0_enabled);
	emc_trace(TRACE_OPT, "counter0->enabled=%d, counter1->enabled=%d\n",
		  counter0->enabled, counter1->enabled);
	if (!tegra_mc_client_0_enabled)
		return;

	/* disable statistics */
	writel((MC_STAT_CONTROL_0_EMC_GATHER_DISABLE <<
		MC_STAT_CONTROL_0_EMC_GATHER_SHIFT),
		mc.mmio + MC_STAT_CONTROL_0);

	for (i = 0; i < ARRAY_SIZE(counters); i++) {
		c = counters[i];
		if (c->enabled) {
			u32 reg = 0;
			u32 reg_num;
			reg |= (MC_STAT_EMC_FILTER_SET_MISCELLANEOUS_0_COALESCED_DIS(i) <<
				MC_STAT_EMC_FILTER_SET_MISCELLANEOUS_0_COALESCED_SHIFT(i));
			/* Note these registers are shared */
			writel(c->current_address_low,
				   mc.mmio + MC_STAT_EMC_FILTER_SET_ADDR__LIMIT_LO_0(i));
			writel(c->current_address_high,
				   mc.mmio + MC_STAT_EMC_FILTER_SET_ADDR_LIMIT_HI_0(i));
			emc_trace(TRACE_REG, "addr_limit low=0x%x, high=0x%x\n",
				readl(mc.mmio + MC_STAT_EMC_FILTER_SET_ADDR__LIMIT_LO_0(i)),
				readl(mc.mmio + MC_STAT_EMC_FILTER_SET_ADDR_LIMIT_HI_0(i)));
			writel(0xFFFFFFFF, mc.mmio + MC_STAT_EMC_CLOCK_LIMIT_0);
			writel(0xFFFF, mc.mmio + MC_STAT_EMC_CLOCK_LIMIT_MSBS_0);
			writel(reg, mc.mmio + MC_STAT_EMC_FILTER_SET_MISCELLANEOUS_0(i));

			if (c->clients[0] == MC_STAT_OVERALL_AGGREGATE) {
				/* enable all clients */
				writel(0xFFFFFFFF,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i));
				writel(0xFFFFFFFF,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_1_0(i));
				writel(0x00000003,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_2_0(i));
				emc_trace(TRACE_REG, "select all clients\n");
			} else if (c->clients[0] == MC_STAT_OVERALL_WRITETALLY) {
				writel(0,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i));
				writel(0xFFFFFF00,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_1_0(i));
				writel(0x00000003,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_2_0(i));
				emc_trace(TRACE_REG, "select all write clients\n");
			} else if (c->clients[0] == MC_STAT_OVERALL_READTALLY) {
				writel(0xFFFFFFFF,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i));
				writel(0x000000FF,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_1_0(i));
				writel(0,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_2_0(i));
				emc_trace(TRACE_REG, "select all read clients\n");
			} else {
				/* enable a selected client at a time */
				writel(0, mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i));
				writel(0, mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_1_0(i));
				writel(0, mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_2_0(i));
				reg_num = c->clients[c->current_client] / 32;
				reg = 1 << (c->clients[c->current_client] % 32);
				writel(reg,
					   mc.mmio + MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i) +
					   (reg_num * 4));
				emc_trace(TRACE_REG,
					  "idx=%d, client=%d, reg=0x%x, val=0x%x\n",
					  c->current_client,
					  c->clients[c->current_client],
					  MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i) +
					  (reg_num * 4), reg);
				emc_trace(TRACE_REG,
					  "client_0=0x%x, client_1=0x%x, client_2=0x%x\n",
					  readl(mc.mmio +
						MC_STAT_EMC_FILTER_SET_CLIENT_0_0(i)),
					  readl(mc.mmio +
						MC_STAT_EMC_FILTER_SET_CLIENT_1_0(i)),
					  readl(mc.mmio +
						MC_STAT_EMC_FILTER_SET_CLIENT_2_0(i)));
			}
		}
	}

	/* reset then enable statistics */
	writel((MC_STAT_CONTROL_0_EMC_GATHER_RST << MC_STAT_CONTROL_0_EMC_GATHER_SHIFT),
		mc.mmio + MC_STAT_CONTROL_0);
	writel((MC_STAT_CONTROL_0_EMC_GATHER_ENABLE << MC_STAT_CONTROL_0_EMC_GATHER_SHIFT),
		mc.mmio + MC_STAT_CONTROL_0);
}

void mc_stat_stop(tegra_mc_counter_t *counter0,
	tegra_mc_counter_t *counter1)
{
	/* Disable statistics */
	writel((MC_STAT_CONTROL_0_EMC_GATHER_DISABLE << MC_STAT_CONTROL_0_EMC_GATHER_SHIFT),
		mc.mmio + MC_STAT_CONTROL_0);

	if (counter0->enabled) {
		counter0->value = (((u64)readl(mc.mmio + MC_STAT_EMC_SET0_COUNT_MSBS_0)) << 32);
		counter0->value |= readl(mc.mmio + MC_STAT_EMC_SET0_COUNT_0);
		emc_trace(TRACE_REG, "%s:counter0->value=0x%llx\n ", __func__, counter0->value);
	}
	if (counter1->enabled) {
		counter1->value = (((u64)readl(mc.mmio + MC_STAT_EMC_SET1_COUNT_MSBS_0)) << 32);
		counter1->value = readl(mc.mmio + MC_STAT_EMC_SET1_COUNT_0);
		emc_trace(TRACE_REG, "%s:counter1->value=0x%llx\n  ", __func__, counter1->value);
	}
}

void emc_stat_start(tegra_mc_counter_t *dram_mc_counter,
	tegra_emc_dram_counter_t *dram_counter)
{
	u32 emc_stat = 0;

	/* disable statistics */
	emc_stat = (EMC_STAT_CONTROL_0_DRAM_GATHER_DISABLE <<
			EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT);
	writel(emc_stat, emc.mmio + EMC_STAT_CONTROL_0);

	if (tegra_mc_client_0_enabled && dram_mc_counter->enabled) {
		/* FIXME: should check if mode makes sense for emc stats. */
		if (dram_mc_counter->mode == FILTER_ADDR) {

		} else if (dram_mc_counter->mode == FILTER_CLIENT) {

		} else if (dram_mc_counter->mode == FILTER_NONE) {

		}
	}

	writel(0xFFFFFFFF, emc.mmio + EMC_STAT_DRAM_CLOCK_LIMIT_LO_0);
	writel(0xFF, emc.mmio + EMC_STAT_DRAM_CLOCK_LIMIT_HI_0);

	/* Reset then enable statistics */
	emc_stat = (EMC_STAT_CONTROL_0_DRAM_GATHER_RST <<
			EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT);
	writel(emc_stat, emc.mmio + EMC_STAT_CONTROL_0);

	emc_stat = (EMC_STAT_CONTROL_0_DRAM_GATHER_ENABLE <<
			EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT);
	writel(emc_stat, emc.mmio + EMC_STAT_CONTROL_0);
}

void emc_stat_stop(tegra_mc_counter_t *dram_mc_counter,
	tegra_emc_dram_counter_t *dram_counter)
{
	u32 emc_stat = 0;
	int i;
	int dev0_offsets_lo[] = {
		EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0,
		EMC_STAT_DRAM_DEV0_READ_CNT_LO_0,
		EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0,
		EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0,
		EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0,
		EMC_STAT_DRAM_DEV0_REF_CNT_LO_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0,
		EMC_STAT_DRAM_DEV0_DSR_0
	};
	int dev0_offsets_hi[] = {
		EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0,
		EMC_STAT_DRAM_DEV0_READ_CNT_HI_0,
		EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0,
		EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0,
		EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0,
		EMC_STAT_DRAM_DEV0_REF_CNT_HI_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0,
		EMC_STAT_DRAM_DEV0_DSR_0
	};
	int dev1_offsets_lo[] = {
		EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0,
		EMC_STAT_DRAM_DEV1_READ_CNT_LO_0,
		EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0,
		EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0,
		EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0,
		EMC_STAT_DRAM_DEV1_REF_CNT_LO_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0,
		EMC_STAT_DRAM_DEV1_DSR_0
	};
	int dev1_offsets_hi[] = {
		EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0,
		EMC_STAT_DRAM_DEV1_READ_CNT_HI_0,
		EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0,
		EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0,
		EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0,
		EMC_STAT_DRAM_DEV1_REF_CNT_HI_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0,
		EMC_STAT_DRAM_DEV1_DSR_0
	};

	/* Disable statistics */
	emc_stat |= (EMC_STAT_CONTROL_0_DRAM_GATHER_DISABLE <<
			EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT);
	writel(emc_stat, emc.mmio + EMC_STAT_CONTROL_0);

	//if (tegra_mc_client_0_enabled == true)
	//	dram_mc_counter->value = readl(emc.mmio + EMC_STAT_LLMC_COUNT_0_0);

	for (i = 0; i < EMC_DRAM_STAT_END - EMC_DRAM_STAT_BEGIN; i++) {
		if (dram_counter[i].enabled) {
			dram_counter[i].value = 0;
			if (!(dram_counter[i].device_mask & 0x1)) {
				if (readl(emc.mmio + dev0_offsets_hi[i]) != 0) {
					dram_counter[i].value = 0xFFFFFFFF;
					continue;
				}
				dram_counter[i].value +=
					readl(emc.mmio + dev0_offsets_lo[i]);
			}
			if (!(dram_counter[i].device_mask & 0x2)) {
				if (readl(emc.mmio + dev1_offsets_hi[i]) != 0) {
					dram_counter[i].value = 0xFFFFFFFF;
					continue;
				}
				dram_counter[i].value +=
					readl(emc.mmio + dev1_offsets_lo[i]);
			}
		}
	}
}

static void stat_reschedule(tegra_mc_counter_t *counter0,
	tegra_mc_counter_t *counter1,
	tegra_mc_counter_t *llp)
{
	int i;
	struct tegra_mc_counter *counters[] = {
		counter0,
		counter1,
		llp
	};

	if (!tegra_mc_client_0_enabled)
		return;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	for (i = 0; i < ARRAY_SIZE(counters); i++) {
		struct tegra_mc_counter *c = counters[i];

		c->address_range_change = false;
		if (!c->enabled || !c->reschedule)
			continue;

		c->sample_count++;

		if (c->sample_count < c->period)
			continue;

		c->sample_count = 0;

		if (c->mode == FILTER_CLIENT) {
			c->current_client++;
			if (c->current_client == c->num_clients)
				c->current_client = 0;
			continue;
		}

		c->address_range_change = true;
		c->current_address_low = c->current_address_high+1;

		if (c->current_address_low >= c->address_low+c->address_length_1)
			c->current_address_low = c->address_low;

		c->current_address_high = c->current_address_low +
			c->address_window_size_1;
	}
}

static void stat_start(void)
{
	emc_trace(TRACE_FLOW, "%s\n", __func__);
	mc_stat_start(&mc_counter0, &mc_counter1);
	emc_stat_start(&emc_dram_counter, dram_counters_array);
}

static void stat_stop(void)
{
	emc_trace(TRACE_FLOW, "%s\n", __func__);
	mc_stat_stop(&mc_counter0, &mc_counter1);
	emc_stat_stop(&emc_dram_counter, dram_counters_array);
}

static size_t stat_log_counter(struct tegra_mc_counter *c,
	struct tegra_mc_counter *l, log_event_t *e, u32* value)
{
	size_t size = 0;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	*value = c->value;
	if (l)
		*value += l->value;

	if (!c->enabled || (l && !l->enabled))// || !*value)
		return 0;

	e->word0.enabled = 1;
	e->word0.address_range_change = c->address_range_change;
	e->word0.event_id = (l) ? MC_STAT_OVERALL_AGGREGATE :
		c->clients[c->current_client];
	e->word0.address_range_low_pfn = __phys_to_pfn(c->current_address_low);
	size += sizeof(e->word0);

	if (c->address_range_change) {
		e->word1.address_range_length_pfn =
			__phys_to_pfn(c->address_window_size_1+1);
		size += sizeof(e->word1);
	}

	size += sizeof(*value);
	return size;
}

#define statcpy(_buf, _bufstart, _buflen, _elem)	\
	do {						\
		size_t s = sizeof(_elem);		\
		memcpy(_buf, &_elem, s);		\
		_buf += s;				\
		if (_buf >= _bufstart + _buflen)	\
			_buf = _bufstart;		\
	} while (0);

static void stat_log(void)
{
	log_header_t	header = {0, 0};
	log_event_t	event[LOG_EVENT_NUMBER_MAX];
	u32		value[LOG_EVENT_NUMBER_MAX];
	int		i, count = 0;
	unsigned long	flags;
	size_t elem;
	int	required_log_size = 0;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	required_log_size += sizeof(header);

	if (tegra_mc_client_0_enabled) {
		elem = stat_log_counter(&mc_counter0, NULL, &event[count], &value[count]);
		if (elem) {
			required_log_size += elem;
			count++;
		}

		if (aggregate)
			elem = stat_log_counter(&mc_counter1, &emc_dram_counter, &event[count],
					&value[count]);
		else
			elem = stat_log_counter(&mc_counter1, NULL, &event[count], &value[count]);

		if (elem) {
			required_log_size += elem;
			count++;
		}
	}

	for (i = 0; i < (EMC_DRAM_STAT_END - EMC_DRAM_STAT_BEGIN) &&
		count < LOG_EVENT_NUMBER_MAX; i++) {
		if (dram_counters_array[i].enabled && (dram_counters_array[i].value != 0)) {
			event[count].word0.enabled = 1;
			event[count].word0.address_range_change = false;
			event[count].word0.event_id = i + EMC_DRAM_STAT_BEGIN;
			event[count].word0.address_range_low_pfn = 0;
			required_log_size += sizeof(event[count].word0);

			event[count].word1.address_range_length_pfn =
				0xFFFFFFFFUL >> SHIFT_4K;

			value[count] = dram_counters_array[i].value;
			required_log_size += sizeof(value[count]);

			count++;
		}
	}

	header.time_quantum = sample_quantum * MILLISECONDS_TO_TIME_QUANTUM;
	for (i = 0; i < count; i++) {
		header.event_state_change |= 1 << i;
	}

	if (header.event_state_change != 0) {
		spin_lock_irqsave(&sample_log_lock, flags);
		if (unlikely(required_log_size > sample_log_size)) {
			if (!warned) {
				pr_err("%s: sample log too small!\n", __func__);
				warned = true;
			}
			spin_unlock_irqrestore(&sample_log_lock, flags);
			goto reschedule;
		}

		statcpy(sample_log_wptr, sample_log, SAMPLE_LOG_SIZE, header);

		for (i=0; i<count; i++) {
			statcpy(sample_log_wptr, sample_log,
				SAMPLE_LOG_SIZE, event[i].word0);
			if (!event[i].word0.address_range_change)
				continue;
			statcpy(sample_log_wptr, sample_log,
				SAMPLE_LOG_SIZE, event[i].word1);
		}

		for (i=0; i<count; i++) {
			statcpy(sample_log_wptr, sample_log,
				SAMPLE_LOG_SIZE, value[i]);
		}

		sample_log_size -= required_log_size;
		spin_unlock_irqrestore(&sample_log_lock, flags);
	}

reschedule:
	stat_reschedule(&mc_counter0, &mc_counter1, &emc_dram_counter);
}

static enum hrtimer_restart sample_timer_function(struct hrtimer *handle)
{
	stat_stop();
	stat_log();

	if (!sample_enable)
		return HRTIMER_NORESTART;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	stat_start();

	hrtimer_add_expires_ns(&sample_timer, (u64)sample_quantum * 1000000);
	return HRTIMER_RESTART;
}

/* module init */
#define REGISTER_SYSFS(_name, _val)					\
	tegra_mc_dram_##_name##_kobj =					\
		kobject_create_and_add(#_name, tegra_mc_dram_kobj);	\
	if (sysfs_create_group(tegra_mc_dram_##_name##_kobj,		\
				&tegra_mc_dram_##_name##_attr_group) != 0) { \
		pr_err("\n%s:sysfs_create_group failed",__func__);\
		return -EINVAL; \
	}

static int tegra_mc_init(void)
{
	int i;
	int rc;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	/* /sys/devices/system/tegra_mc */
	rc = sysdev_class_register(&tegra_mc_sysclass);
	if(rc)
		goto out;

	for (i = 0;  i < ARRAY_SIZE(tegra_mc_attrs)-1; i++) {
		rc = sysdev_class_create_file(&tegra_mc_sysclass,
			tegra_mc_attrs[i]);
		if(rc) {
			printk("\n sysdev_class_create_file : failed \n");
			goto out_unreg_class;
		}
	}

	/* /sys/devices/system/tegra_mc/client */
	tegra_mc_client_kobj = kobject_create_and_add("client",
		&tegra_mc_sysclass.kset.kobj);
	if(!tegra_mc_client_kobj)
		goto out_remove_sysdev_files;

	/* /sys/devices/system/tegra_mc/client/0 */
	tegra_mc_client_0_kobj = kobject_create_and_add("0",
		tegra_mc_client_kobj);
	if(!tegra_mc_client_0_kobj)
		goto out_put_kobject_client;

	rc = sysfs_create_group(tegra_mc_client_0_kobj,
		&tegra_mc_client_0_attr_group);
	if(rc)
		goto out_put_kobject_client_0;

	/* /sys/devices/system/tegra_mc/dram */
	tegra_mc_dram_kobj = kobject_create_and_add("dram",
		&tegra_mc_sysclass.kset.kobj);
	if(!tegra_mc_dram_kobj)
		goto out_remove_group_client_0;

	dram_counters(REGISTER_SYSFS)

	/* hrtimer */
	hrtimer_init(&sample_timer, CLOCK_MONOTONIC, HRTIMER_MODE_ABS);
	sample_timer.function = sample_timer_function;

	return 0;

out_remove_group_client_0:
	sysfs_remove_group(tegra_mc_client_0_kobj, &tegra_mc_client_0_attr_group);

out_put_kobject_client_0:
	kobject_put(tegra_mc_client_0_kobj);

out_put_kobject_client:
	kobject_put(tegra_mc_client_kobj);

out_remove_sysdev_files:
	for (i = 0;  i < ARRAY_SIZE(tegra_mc_attrs)-1; i++) {
		sysdev_class_remove_file(&tegra_mc_sysclass, tegra_mc_attrs[i]);
	}

out_unreg_class:
	sysdev_class_unregister(&tegra_mc_sysclass);

out:
	return rc;
}

/* module deinit */
#define REMOVE_SYSFS(_name, _val)					\
	sysfs_remove_group(tegra_mc_dram_##_name##_kobj,		\
			   &tegra_mc_dram_##_name##_attr_group);	\
	kobject_put(tegra_mc_dram_##_name##_kobj);

static void tegra_mc_exit(void)
{
	int i;

	emc_trace(TRACE_FLOW, "%s\n", __func__);
	stat_stop();

	/* hrtimer */
	hrtimer_cancel(&sample_timer);

	/* /sys/devices/system/tegra_mc/client */
	sysfs_remove_group(tegra_mc_client_0_kobj,
		&tegra_mc_client_0_attr_group);
	kobject_put(tegra_mc_client_0_kobj);
	kobject_put(tegra_mc_client_kobj);

	/* /sys/devices/system/tegra_mc/dram */
	dram_counters(REMOVE_SYSFS)
	kobject_put(tegra_mc_dram_kobj);

	/* /sys/devices/system/tegra_mc */
	for (i = 0;  i < ARRAY_SIZE(tegra_mc_attrs)-1; i++) {
		sysdev_class_remove_file(&tegra_mc_sysclass, tegra_mc_attrs[i]);
	}
	sysdev_class_unregister(&tegra_mc_sysclass);
}

module_init(tegra_mc_init);
module_exit(tegra_mc_exit);
MODULE_LICENSE("Dual BSD/GPL");
