Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:03:48 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  185         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (84)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (84)
--------------------------------
 There are 84 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.018        0.000                      0                 3453        0.046        0.000                      0                 3453        3.458        0.000                       0                  1633  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.018        0.000                      0                 3453        0.046        0.000                      0                 3453        3.458        0.000                       0                  1633  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 1.076ns (40.753%)  route 1.564ns (59.247%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[29])
                                                      0.863     0.939 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[29]
                         net (fo=9, routed)           1.090     2.029    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[29]
    SLICE_X64Y63         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     2.152 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_117__0/O
                         net (fo=1, routed)           0.040     2.192    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_16
    SLICE_X64Y63         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.282 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_23__0/O
                         net (fo=1, routed)           0.434     2.716    bd_0_i/hls_inst/inst/word_U/DINADIN[29]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[29])
                                                     -0.269     7.735    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.042ns (44.133%)  route 1.319ns (55.867%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      0.858     0.934 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[26]
                         net (fo=9, routed)           0.830     1.764    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[26]
    SLICE_X64Y60         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     1.799 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_120__0/O
                         net (fo=1, routed)           0.154     1.953    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_19
    SLICE_X64Y60         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     2.102 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_26__0/O
                         net (fo=1, routed)           0.335     2.437    bd_0_i/hls_inst/inst/word_U/DINADIN[26]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                     -0.242     7.762    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.088ns (49.757%)  route 1.099ns (50.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.852     0.928 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[28]
                         net (fo=9, routed)           0.520     1.448    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[28]
    SLICE_X64Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     1.595 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_118__0/O
                         net (fo=1, routed)           0.190     1.785    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_17
    SLICE_X64Y63         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.874 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_24__0/O
                         net (fo=1, routed)           0.389     2.263    bd_0_i/hls_inst/inst/word_U/DINADIN[28]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.242     7.762    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.999ns (46.306%)  route 1.158ns (53.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[27])
                                                      0.875     0.951 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[27]
                         net (fo=9, routed)           0.783     1.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/DOUTBDOUT[27]
    SLICE_X64Y60         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     1.858 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_25__0/O
                         net (fo=1, routed)           0.375     2.233    bd_0_i/hls_inst/inst/word_U/DINADIN[27]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.261     7.743    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/reg_353_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.130ns (5.471%)  route 2.246ns (94.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_clk
    SLICE_X70Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_CS_fsm_reg[2]/Q
                         net (fo=22, routed)          0.353     0.461    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_CS_fsm_state3
    SLICE_X67Y46         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     0.512 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/reg_358[31]_i_1/O
                         net (fo=66, routed)          1.894     2.405    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/reg_3530
    SLICE_X60Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/reg_353_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_clk
    SLICE_X60Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/reg_353_reg[4]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X60Y41         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/reg_353_reg[4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.018ns (47.475%)  route 1.126ns (52.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.876     0.952 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[12]
                         net (fo=9, routed)           0.660     1.612    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[12]
    SLICE_X61Y61         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.664 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_134__0/O
                         net (fo=1, routed)           0.141     1.805    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_33
    SLICE_X61Y61         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     1.895 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_40__0/O
                         net (fo=1, routed)           0.325     2.220    bd_0_i/hls_inst/inst/word_U/DINADIN[12]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.237     7.767    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.093ns (51.365%)  route 1.035ns (48.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.879     0.955 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[13]
                         net (fo=9, routed)           0.610     1.565    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[13]
    SLICE_X61Y60         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     1.689 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_133__0/O
                         net (fo=1, routed)           0.089     1.778    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_32
    SLICE_X61Y60         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     1.868 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_39__0/O
                         net (fo=1, routed)           0.336     2.204    bd_0_i/hls_inst/inst/word_U/DINADIN[13]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244     7.760    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.949ns (44.916%)  route 1.164ns (55.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[18])
                                                      0.859     0.935 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[18]
                         net (fo=9, routed)           0.709     1.644    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[18]
    SLICE_X61Y63         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.695 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_128__0/O
                         net (fo=1, routed)           0.042     1.737    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_27
    SLICE_X61Y63         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     1.776 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_34__0/O
                         net (fo=1, routed)           0.413     2.189    bd_0_i/hls_inst/inst/word_U/DINADIN[18]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[18])
                                                     -0.248     7.756    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -2.189    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.224ns (10.608%)  route 1.888ns (89.392%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_clk
    SLICE_X65Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[4]/Q
                         net (fo=70, routed)          1.086     1.192    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/Q[1]
    SLICE_X68Y51         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     1.242 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0_i_71/O
                         net (fo=1, routed)           0.184     1.426    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0_i_71_n_5
    SLICE_X68Y51         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     1.524 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0_i_3/O
                         net (fo=2, routed)           0.618     2.142    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ret_address1[2]
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.040     8.040    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X4Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.720    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.071ns (51.094%)  route 1.025ns (48.906%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.039 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.882     0.958 r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DOUTBDOUT[11]
                         net (fo=9, routed)           0.621     1.579    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/DOUTBDOUT[11]
    SLICE_X62Y62         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     1.729 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_i_135__0/O
                         net (fo=1, routed)           0.087     1.816    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_34
    SLICE_X61Y62         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     1.855 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ram_reg_bram_0_i_41__0/O
                         net (fo=1, routed)           0.317     2.172    bd_0_i/hls_inst/inst/word_U/DINADIN[11]
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.039     8.039    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     8.039    
                         clock uncertainty           -0.035     8.004    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[11])
                                                     -0.251     7.753    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  5.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_1_2_reg_1235_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.041ns (41.414%)  route 0.058ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ap_clk
    SLICE_X61Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296_reg[11]/Q
                         net (fo=2, routed)           0.058     0.112    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296[11]
    SLICE_X62Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_1_2_reg_1235_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ap_clk
    SLICE_X62Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_1_2_reg_1235_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y62         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_1_2_reg_1235_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_3_reg_1255_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.124%)  route 0.061ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ap_clk
    SLICE_X58Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296_reg[31]/Q
                         net (fo=2, routed)           0.061     0.112    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296[31]
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_3_reg_1255_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ap_clk
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_3_reg_1255_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X58Y47         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_3_reg_1255_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.330%)  route 0.045ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_clk
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/grp_AddRoundKey_fu_64_ap_start_reg
    SLICE_X69Y47         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/grp_AddRoundKey_fu_64_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.015     0.111    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_n_26
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_clk
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y47         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_3_reg_1255_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.417%)  route 0.060ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ap_clk
    SLICE_X58Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296_reg[24]/Q
                         net (fo=2, routed)           0.060     0.113    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/reg_296[24]
    SLICE_X58Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_3_reg_1255_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ap_clk
    SLICE_X58Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_3_reg_1255_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y49         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/temp_3_reg_1255_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.226%)  route 0.041ns (40.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_clk
    SLICE_X69Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_CS_fsm_reg[10]/Q
                         net (fo=25, routed)          0.034     0.085    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_fu_66/Q[7]
    SLICE_X69Y44         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.106 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_fu_66/grp_decrypt_fu_54_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.007     0.113    bd_0_i/hls_inst/inst/grp_decrypt_fu_54_n_144
    SLICE_X69Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54_ap_start_reg_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y44         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decrypt_fu_54_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (52.793%)  route 0.047ns (47.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_clk
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/grp_AddRoundKey_fu_64_ap_start_reg
    SLICE_X69Y47         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.016     0.112    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_NS_fsm[0]
    SLICE_X69Y47         FDSE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X69Y47         FDSE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y47         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.272%)  route 0.048ns (47.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_clk
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/grp_AddRoundKey_fu_64_ap_start_reg
    SLICE_X69Y47         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.017     0.113    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_NS_fsm[1]
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X69Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y47         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.852%)  route 0.049ns (48.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_clk
    SLICE_X68Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[1]/Q
                         net (fo=12, routed)          0.032     0.083    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_state2
    SLICE_X68Y50         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.097 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm[5]_i_1__0/O
                         net (fo=1, routed)           0.017     0.114    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_NS_fsm[5]
    SLICE_X68Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_clk
    SLICE_X68Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y50         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.108%)  route 0.052ns (49.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_clk
    SLICE_X65Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]/Q
                         net (fo=5, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ram_reg_bram_0_0[1]
    SLICE_X65Y46         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.021     0.117    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_NS_fsm[1]
    SLICE_X65Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_clk
    SLICE_X65Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X65Y46         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_1_2_reg_1235_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.787%)  route 0.067ns (63.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ap_clk
    SLICE_X64Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296_reg[27]/Q
                         net (fo=2, routed)           0.067     0.118    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/reg_296[27]
    SLICE_X64Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_1_2_reg_1235_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/ap_clk
    SLICE_X64Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_1_2_reg_1235_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X64Y60         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/temp_1_2_reg_1235_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y15  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/Sbox_1_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y15  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/Sbox_1_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X4Y17  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_KeySchedule_fu_52/Sbox_U/q1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y15  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/Sbox_1_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y15  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/Sbox_1_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_KeySchedule_fu_54/Sbox_U/q1_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y15  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/Sbox_1_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y15  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/Sbox_1_U/q0_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.051ns  (logic 0.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X69Y45         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     0.051 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.051    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X69Y45         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.023    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.978ns  (logic 1.254ns (63.411%)  route 0.724ns (36.589%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTADOUT[3]
                         net (fo=2, routed)           0.360     1.351    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg[3]
    SLICE_X61Y43         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     1.473 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.025     1.498    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[3]_INST_0_i_3_n_5
    SLICE_X61Y43         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.339     1.906    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d0[3]
    SLICE_X59Y43         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.054 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[3]_INST_0/O
                         net (fo=0)                   0.000     2.054    statemt_d0[3]
                                                                      r  statemt_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.929ns  (logic 1.202ns (62.327%)  route 0.727ns (37.673%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTBDOUT[3]
                         net (fo=2, routed)           0.453     1.428    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q1_reg[3]
    SLICE_X61Y42         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     1.518 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     1.532    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[3]_INST_0_i_3_n_5
    SLICE_X61Y42         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.598 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.260     1.858    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d1[3]
    SLICE_X59Y43         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.005 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[3]_INST_0/O
                         net (fo=0)                   0.000     2.005    statemt_d1[3]
                                                                      r  statemt_d1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.900ns  (logic 1.128ns (59.361%)  route 0.772ns (40.639%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTADOUT[7]
                         net (fo=2, routed)           0.397     1.363    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg[7]
    SLICE_X62Y43         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     1.413 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.009     1.422    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[7]_INST_0_i_3_n_5
    SLICE_X62Y43         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     1.485 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.366     1.851    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d0[7]
    SLICE_X60Y43         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.976 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[7]_INST_0/O
                         net (fo=0)                   0.000     1.976    statemt_d0[7]
                                                                      r  statemt_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.877ns  (logic 1.281ns (68.246%)  route 0.596ns (31.754%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTADOUT[0]
                         net (fo=2, routed)           0.390     1.438    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg[0]
    SLICE_X62Y41         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     1.535 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.011     1.546    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[0]_INST_0_i_3_n_5
    SLICE_X62Y41         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.064     1.610 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.195     1.805    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d1[0]
    SLICE_X61Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.953 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[0]_INST_0/O
                         net (fo=0)                   0.000     1.953    statemt_d1[0]
                                                                      r  statemt_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.899ns  (logic 0.327ns (17.217%)  route 1.572ns (82.783%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_clk
    SLICE_X66Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/ap_CS_fsm_reg[5]/Q
                         net (fo=72, routed)          1.341     1.450    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_fu_66/Q[4]
    SLICE_X62Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     1.574 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_fu_66/statemt_d0[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.231     1.805    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0_16_sn_1
    SLICE_X60Y49         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     1.927 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[16]_INST_0/O
                         net (fo=0)                   0.000     1.927    statemt_d0[16]
                                                                      r  statemt_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.837ns  (logic 1.207ns (65.721%)  route 0.630ns (34.279%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTBDOUT[0]
                         net (fo=2, routed)           0.446     1.485    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q1_reg[0]
    SLICE_X62Y41         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.575 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.010     1.585    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[0]_INST_0_i_3_n_5
    SLICE_X62Y41         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     1.649 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.174     1.823    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d0[0]
    SLICE_X61Y41         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.913 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[0]_INST_0/O
                         net (fo=0)                   0.000     1.913    statemt_d0[0]
                                                                      r  statemt_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 1.180ns (64.320%)  route 0.655ns (35.680%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTADOUT[4]
                         net (fo=2, routed)           0.356     1.320    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg[4]
    SLICE_X60Y41         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     1.419 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.025     1.444    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[4]_INST_0_i_3_n_5
    SLICE_X60Y41         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.513 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.274     1.787    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d1[4]
    SLICE_X60Y41         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     1.911 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[4]_INST_0/O
                         net (fo=0)                   0.000     1.911    statemt_d1[4]
                                                                      r  statemt_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.810ns  (logic 1.296ns (71.601%)  route 0.514ns (28.399%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.323     1.325    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg[1]
    SLICE_X61Y40         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     1.477 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     1.491    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[1]_INST_0_i_3_n_5
    SLICE_X61Y40         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.557 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.177     1.734    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d0[1]
    SLICE_X60Y40         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.886 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[1]_INST_0/O
                         net (fo=0)                   0.000     1.886    statemt_d0[1]
                                                                      r  statemt_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.843ns  (logic 0.590ns (32.005%)  route 1.253ns (67.995%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/ap_clk
    SLICE_X70Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/ap_CS_fsm_reg[2]/Q
                         net (fo=23, routed)          0.680     0.788    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/ap_CS_fsm_state3
    SLICE_X68Y39         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/statemt_address0[1]_INST_0_i_12/O
                         net (fo=2, routed)           0.107     1.045    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/statemt_address0[1]_INST_0_i_12_n_5
    SLICE_X68Y41         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     1.169 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_ByteSub_ShiftRow_fu_75/statemt_address0[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.278     1.447    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/statemt_address0[1]
    SLICE_X68Y48         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.595 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/statemt_address0[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.188     1.783    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/grp_encrypt_fu_38_statemt_address0[0]
    SLICE_X70Y49         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     1.872 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_address0[1]_INST_0/O
                         net (fo=0)                   0.000     1.872    statemt_address0[1]
                                                                      r  statemt_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.790ns  (logic 1.144ns (63.902%)  route 0.646ns (36.098%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/ap_clk
    RAMB18_X4Y14         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg/DOUTADOUT[7]
                         net (fo=2, routed)           0.447     1.413    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/q0_reg[7]
    SLICE_X62Y43         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.503 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.010     1.513    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[7]_INST_0_i_3_n_5
    SLICE_X62Y43         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     1.577 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/invSbox_U/statemt_d1[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.189     1.766    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/grp_decrypt_fu_54_statemt_d1[7]
    SLICE_X60Y43         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.866 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[7]_INST_0/O
                         net (fo=0)                   0.000     1.866    statemt_d1[7]
                                                                      r  statemt_d1[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.078ns  (logic 0.053ns (67.949%)  route 0.025ns (32.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X60Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[16]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[31]_0[8]
    SLICE_X60Y49         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[16]_INST_0/O
                         net (fo=0)                   0.000     0.091    statemt_d0[16]
                                                                      r  statemt_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.078ns  (logic 0.053ns (67.949%)  route 0.025ns (32.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X65Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[28]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[31][20]
    SLICE_X65Y51         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[28]_INST_0/O
                         net (fo=0)                   0.000     0.091    statemt_d1[28]
                                                                      r  statemt_d1[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.053ns (67.089%)  route 0.026ns (32.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X61Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[21]/Q
                         net (fo=1, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[31]_0[13]
    SLICE_X61Y55         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[21]_INST_0/O
                         net (fo=0)                   0.000     0.092    statemt_d0[21]
                                                                      r  statemt_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X64Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[14]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[31][6]
    SLICE_X64Y53         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[14]_INST_0/O
                         net (fo=0)                   0.000     0.097    statemt_d1[14]
                                                                      r  statemt_d1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X62Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[29]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[31][21]
    SLICE_X62Y56         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[29]_INST_0/O
                         net (fo=0)                   0.000     0.097    statemt_d1[29]
                                                                      r  statemt_d1[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[8]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[31]_0[0]
    SLICE_X61Y51         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.099    statemt_d0[8]
                                                                      r  statemt_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X61Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[30]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[31][22]
    SLICE_X61Y53         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[30]_INST_0/O
                         net (fo=0)                   0.000     0.099    statemt_d1[30]
                                                                      r  statemt_d1[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.061ns (68.539%)  route 0.028ns (31.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X63Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_165_reg[11]/Q
                         net (fo=1, routed)           0.028     0.080    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[31]_0[3]
    SLICE_X63Y54         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.102 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.102    statemt_d0[11]
                                                                      r  statemt_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.091ns  (logic 0.062ns (68.132%)  route 0.029ns (31.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X61Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[18]/Q
                         net (fo=1, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[31][10]
    SLICE_X61Y49         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     0.104 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[18]_INST_0/O
                         net (fo=0)                   0.000     0.104    statemt_d1[18]
                                                                      r  statemt_d1[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.091ns  (logic 0.062ns (68.132%)  route 0.029ns (31.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/ap_clk
    SLICE_X60Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_AddRoundKey_fu_64/reg_160_reg[24]/Q
                         net (fo=1, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[31][16]
    SLICE_X60Y52         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     0.104 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_38/grp_MixColumn_AddRoundKey_fu_83/ret_U/statemt_d1[24]_INST_0/O
                         net (fo=0)                   0.000     0.104    statemt_d1[24]
                                                                      r  statemt_d1[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           924 Endpoints
Min Delay           924 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 statemt_q1[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.673ns (34.520%)  route 1.277ns (65.480%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[27] (IN)
                         net (fo=24, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1[27]
    SLICE_X67Y57         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.146 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_23/O
                         net (fo=1, routed)           0.292     0.438    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_23_n_5
    SLICE_X64Y54         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     0.562 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_12/O
                         net (fo=3, routed)           0.381     0.943    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1_16_sn_1
    SLICE_X67Y56         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     1.040 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.216     1.256    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1_7_sn_1
    SLICE_X67Y53         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     1.413 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4_i_2/O
                         net (fo=2, routed)           0.136     1.549    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1[1]_0
    SLICE_X66Y53         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     1.698 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.251     1.950    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/DP/CLK

Slack:                    inf
  Source:                 statemt_q1[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.946ns  (logic 0.673ns (34.591%)  route 1.273ns (65.409%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[27] (IN)
                         net (fo=24, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1[27]
    SLICE_X67Y57         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.146 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_23/O
                         net (fo=1, routed)           0.292     0.438    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_23_n_5
    SLICE_X64Y54         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     0.562 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_12/O
                         net (fo=3, routed)           0.381     0.943    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1_16_sn_1
    SLICE_X67Y56         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     1.040 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.216     1.256    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1_7_sn_1
    SLICE_X67Y53         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     1.413 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4_i_2/O
                         net (fo=2, routed)           0.136     1.549    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1[1]_0
    SLICE_X66Y53         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     1.698 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.247     1.946    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_4_4/SP/CLK

Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.455ns (24.496%)  route 1.402ns (75.504%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[11]
    SLICE_X63Y54         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_6_6_i_9/O
                         net (fo=4, routed)           0.341     0.463    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_11_sn_1
    SLICE_X65Y55         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.587 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.147     0.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5_n_5
    SLICE_X65Y55         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     0.859 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_2/O
                         net (fo=10, routed)          0.159     1.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[7]_0
    SLICE_X64Y55         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.053 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=3, routed)           0.331     1.384    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9_n_5
    SLICE_X67Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     1.433 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.425     1.857    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/SP/CLK

Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.764ns  (logic 0.455ns (25.796%)  route 1.309ns (74.204%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[11]
    SLICE_X63Y54         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_6_6_i_9/O
                         net (fo=4, routed)           0.341     0.463    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_11_sn_1
    SLICE_X65Y55         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.587 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.147     0.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5_n_5
    SLICE_X65Y55         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     0.859 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_2/O
                         net (fo=10, routed)          0.159     1.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[7]_0
    SLICE_X64Y55         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.053 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=3, routed)           0.331     1.384    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9_n_5
    SLICE_X67Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     1.433 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.331     1.764    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_3_3/DP/CLK

Slack:                    inf
  Source:                 statemt_q1[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 0.646ns (37.279%)  route 1.087ns (62.721%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q1[27] (IN)
                         net (fo=24, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1[27]
    SLICE_X67Y57         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_13/O
                         net (fo=1, routed)           0.159     0.316    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_13_n_5
    SLICE_X67Y57         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.351 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_11/O
                         net (fo=1, routed)           0.106     0.457    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_11_n_5
    SLICE_X67Y57         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     0.605 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_7/O
                         net (fo=3, routed)           0.275     0.880    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_7_n_5
    SLICE_X67Y53         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     1.038 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_3/O
                         net (fo=2, routed)           0.184     1.222    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[2]_0
    SLICE_X67Y53         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.370 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.363     1.733    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2/D
    SLICE_X65Y53         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2/WCLK
    SLICE_X65Y53         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2/SP/CLK

Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.570ns (33.180%)  route 1.148ns (66.820%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[11]
    SLICE_X63Y54         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_6_6_i_9/O
                         net (fo=4, routed)           0.341     0.463    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_11_sn_1
    SLICE_X65Y55         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.587 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.147     0.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5_n_5
    SLICE_X65Y55         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     0.859 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_2/O
                         net (fo=10, routed)          0.320     1.179    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[7]_0
    SLICE_X67Y53         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     1.229 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5_i_2/O
                         net (fo=2, routed)           0.164     1.394    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_2_sn_1
    SLICE_X67Y51         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.543 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.175     1.718    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/SP/CLK

Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.570ns (33.219%)  route 1.146ns (66.781%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[11]
    SLICE_X63Y54         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_6_6_i_9/O
                         net (fo=4, routed)           0.341     0.463    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_11_sn_1
    SLICE_X65Y55         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.587 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.147     0.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5_n_5
    SLICE_X65Y55         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     0.859 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_2/O
                         net (fo=10, routed)          0.320     1.179    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[7]_0
    SLICE_X67Y53         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     1.229 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5_i_2/O
                         net (fo=2, routed)           0.164     1.394    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_2_sn_1
    SLICE_X67Y51         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.543 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.173     1.716    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_5_5/DP/CLK

Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_8_8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.529ns (30.951%)  route 1.180ns (69.049%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[11]
    SLICE_X63Y54         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_6_6_i_9/O
                         net (fo=4, routed)           0.341     0.463    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_11_sn_1
    SLICE_X65Y55         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.587 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.147     0.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5_n_5
    SLICE_X65Y55         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     0.859 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_2/O
                         net (fo=10, routed)          0.159     1.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[7]_0
    SLICE_X64Y55         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.053 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=3, routed)           0.207     1.260    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9_n_5
    SLICE_X67Y51         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     1.383 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_8_8_i_1/O
                         net (fo=2, routed)           0.326     1.709    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_8_8/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_8_8/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_8_8/SP/CLK

Slack:                    inf
  Source:                 statemt_q1[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_9_9/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.707ns  (logic 0.464ns (27.184%)  route 1.243ns (72.816%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[27] (IN)
                         net (fo=24, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1[27]
    SLICE_X67Y57         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.146 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_23/O
                         net (fo=1, routed)           0.292     0.438    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_23_n_5
    SLICE_X64Y54         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     0.562 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_12/O
                         net (fo=3, routed)           0.381     0.943    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1_16_sn_1
    SLICE_X67Y56         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     1.040 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_1_1_i_3/O
                         net (fo=10, routed)          0.204     1.244    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q1_7_sn_1
    SLICE_X66Y54         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     1.341 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_9_9_i_1/O
                         net (fo=2, routed)           0.366     1.707    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_9_9/D
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_9_9/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_9_9/WCLK
    SLICE_X63Y51         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_9_9/DP/CLK

Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.505ns (29.625%)  route 1.200ns (70.375%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[11]
    SLICE_X63Y54         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_6_6_i_9/O
                         net (fo=4, routed)           0.341     0.463    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0_11_sn_1
    SLICE_X65Y55         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.587 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.147     0.734    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_5_n_5
    SLICE_X65Y55         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     0.859 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_2_2_i_2/O
                         net (fo=10, routed)          0.159     1.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/statemt_q0[7]_0
    SLICE_X64Y55         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.053 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=3, routed)           0.384     1.437    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_9_n_5
    SLICE_X67Y54         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     1.536 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0_i_1/O
                         net (fo=2, routed)           0.169     1.705    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0/D
    SLICE_X65Y54         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0/WCLK
    SLICE_X65Y54         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ret_U/ram_reg_0_31_0_0/DP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 statemt_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[17] (IN)
                         net (fo=21, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_q0[17]
    SLICE_X64Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_clk
    SLICE_X64Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[17]/C

Slack:                    inf
  Source:                 statemt_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[18] (IN)
                         net (fo=22, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_q0[18]
    SLICE_X64Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_clk
    SLICE_X64Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[18]/C

Slack:                    inf
  Source:                 statemt_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[20] (IN)
                         net (fo=16, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_q0[20]
    SLICE_X63Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/ap_clk
    SLICE_X63Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_AddRoundKey_InversMixColumn_fu_85/statemt_load_38_reg_1407_reg[20]/C

Slack:                    inf
  Source:                 statemt_q1[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln222_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[2] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q1[2]
    SLICE_X65Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln222_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X65Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln222_reg_558_reg[2]/C

Slack:                    inf
  Source:                 statemt_q1[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln222_reg_558_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[6] (IN)
                         net (fo=32, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q1[6]
    SLICE_X65Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln222_reg_558_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X65Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln222_reg_558_reg[6]/C

Slack:                    inf
  Source:                 statemt_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln224_reg_578_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[0] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q1[0]
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln224_reg_578_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln224_reg_578_reg[0]/C

Slack:                    inf
  Source:                 statemt_q1[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln224_reg_578_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[6] (IN)
                         net (fo=32, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q1[6]
    SLICE_X65Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln224_reg_578_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X65Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln224_reg_578_reg[6]/C

Slack:                    inf
  Source:                 statemt_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln228_reg_603_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[2] (IN)
                         net (fo=25, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q0[2]
    SLICE_X64Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln228_reg_603_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X64Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln228_reg_603_reg[2]/C

Slack:                    inf
  Source:                 statemt_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln228_reg_603_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[3] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q0[3]
    SLICE_X64Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln228_reg_603_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X64Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln228_reg_603_reg[3]/C

Slack:                    inf
  Source:                 statemt_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln230_reg_618_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[3] (IN)
                         net (fo=25, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/statemt_q1[3]
    SLICE_X64Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln230_reg_618_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1632, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/ap_clk
    SLICE_X64Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_54/grp_InversShiftRow_ByteSub_fu_77/trunc_ln230_reg_618_reg[3]/C





