// Seed: 2321122426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  uwire id_3
);
  reg id_5;
  always @(negedge id_2) id_5 = #1 1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_1) begin : LABEL_0
    assert (1);
    wait (1'h0);
  end
  wire id_6;
  wire id_7 = id_6;
  wor  id_8 = 1;
endmodule
