[2025-09-18 03:46:32] START suite=qualcomm_srv trace=srv734_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv734_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2583860 heartbeat IPC: 3.87 cumulative IPC: 3.87 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5004214 heartbeat IPC: 4.132 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5004214 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5004214 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13323120 heartbeat IPC: 1.202 cumulative IPC: 1.202 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21600161 heartbeat IPC: 1.208 cumulative IPC: 1.205 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29876446 heartbeat IPC: 1.208 cumulative IPC: 1.206 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 38131260 heartbeat IPC: 1.211 cumulative IPC: 1.207 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 46392980 heartbeat IPC: 1.21 cumulative IPC: 1.208 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 54650635 heartbeat IPC: 1.211 cumulative IPC: 1.209 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv734_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 62902386 heartbeat IPC: 1.212 cumulative IPC: 1.209 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 71123179 heartbeat IPC: 1.216 cumulative IPC: 1.21 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 79363916 heartbeat IPC: 1.213 cumulative IPC: 1.21 (Simulation time: 00 hr 11 min 21 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82588206 cumulative IPC: 1.211 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82588206 cumulative IPC: 1.211 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv734_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.211 instructions: 100000002 cycles: 82588206
CPU 0 Branch Prediction Accuracy: 92.69% MPKI: 12.97 Average ROB Occupancy at Mispredict: 29.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08567
BRANCH_INDIRECT: 0.3726
BRANCH_CONDITIONAL: 11.14
BRANCH_DIRECT_CALL: 0.421
BRANCH_INDIRECT_CALL: 0.5451
BRANCH_RETURN: 0.4065


====Backend Stall Breakdown====
ROB_STALL: 1717
LQ_STALL: 0
SQ_STALL: 35099


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.893424

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1717

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 441

cpu0->cpu0_STLB TOTAL        ACCESS:    2128267 HIT:    2127508 MISS:        759 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2128267 HIT:    2127508 MISS:        759 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 118.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9655059 HIT:    8867818 MISS:     787241 MSHR_MERGE:      38745
cpu0->cpu0_L2C LOAD         ACCESS:    7755388 HIT:    7109075 MISS:     646313 MSHR_MERGE:        490
cpu0->cpu0_L2C RFO          ACCESS:     585837 HIT:     508885 MISS:      76952 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     158286 HIT:     103276 MISS:      55010 MSHR_MERGE:      38255
cpu0->cpu0_L2C WRITE        ACCESS:    1154190 HIT:    1146145 MISS:       8045 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1358 HIT:        437 MISS:        921 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     113568 ISSUED:     106189 USEFUL:       1344 USELESS:       4910
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15862283 HIT:    7708401 MISS:    8153882 MSHR_MERGE:    2034339
cpu0->cpu0_L1I LOAD         ACCESS:   15862283 HIT:    7708401 MISS:    8153882 MSHR_MERGE:    2034339
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30951149 HIT:   26938424 MISS:    4012725 MSHR_MERGE:    1737481
cpu0->cpu0_L1D LOAD         ACCESS:   16739047 HIT:   14611602 MISS:    2127445 MSHR_MERGE:     491602
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     326896 HIT:     236518 MISS:      90378 MSHR_MERGE:      38174
cpu0->cpu0_L1D WRITE        ACCESS:   13883674 HIT:   12090155 MISS:    1793519 MSHR_MERGE:    1207680
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1532 HIT:        149 MISS:       1383 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:     521258 ISSUED:     326896 USEFUL:       8981 USELESS:      35798
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13010831 HIT:   10729750 MISS:    2281081 MSHR_MERGE:    1148113
cpu0->cpu0_ITLB LOAD         ACCESS:   13010831 HIT:   10729750 MISS:    2281081 MSHR_MERGE:    1148113
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29110128 HIT:   27775838 MISS:    1334290 MSHR_MERGE:     338991
cpu0->cpu0_DTLB LOAD         ACCESS:   29110128 HIT:   27775838 MISS:    1334290 MSHR_MERGE:     338991
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->LLC TOTAL        ACCESS:     856453 HIT:     845628 MISS:      10825 MSHR_MERGE:        319
cpu0->LLC LOAD         ACCESS:     645823 HIT:     637888 MISS:       7935 MSHR_MERGE:         50
cpu0->LLC RFO          ACCESS:      76952 HIT:      76946 MISS:          6 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      16755 HIT:      14082 MISS:       2673 MSHR_MERGE:        269
cpu0->LLC WRITE        ACCESS:     116002 HIT:     115992 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        921 HIT:        720 MISS:        201 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         17
  ROW_BUFFER_MISS:      10479
  AVG DBUS CONGESTED CYCLE: 2.997
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         17
  FULL:          0
Channel 0 REFRESHES ISSUED:       6882

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544163       554955        56597          591
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           78           71           13
  STLB miss resolved @ L2C                0           47          233          260           24
  STLB miss resolved @ LLC                0           41          245          445           37
  STLB miss resolved @ MEM                0            0           61          143           87

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197703        53871      1548323       128301            9
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            8            2            0
  STLB miss resolved @ L2C                0            0            4            2            0
  STLB miss resolved @ LLC                0           10           36           48            1
  STLB miss resolved @ MEM                0            0            3           20            1
[2025-09-18 03:59:04] END   suite=qualcomm_srv trace=srv734_ap (rc=0)
