<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Functional & timing in-hardware verification of FPGA-based designs using unit testing frameworks</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">Functional & timing in-hardware verification of FPGA-based designs using unit testing frameworks</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    J. Caba; F. Rinc√≥n; J.D. Dondo
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> International Conference on Field Programmable Logic and Applications</div>
    
              <div><b>Location:</b> Gent (Belgium)</div>
      <div><b>Date:</b> 04/09/2017 - 08/09/2017</div>
    
              <div><b>Pages:</b> 1-2</div>
      
      
      
    
                
        
              <div><a class="cv-download-pdf"
      href="http://arco.esi.uclm.es/public/papers/2017-FPL.pdf"
      title="download paper">Download PDF </a></div>
        </div>
    </td>

        <td>
    <a class="cv-first-page"
     href="http://arco.esi.uclm.es/public/papers/2017-FPL.pdf"
     title="download paper"> <img src="http://arco.esi.uclm.es/public/papers/2017-FPL-page1.png" alt="[link]"/></a>
    </td>
  
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    In this PhD dissertation, we propose a new testing approach for effectively managing hardware development risks, producing hardware designs with enough quality and reliability. Our proposal is based on the combination of high-level modelling and a unit testing framework in order to generate real hardware implementations for validating the designer intent, in order to keep a high cycle-accuracy and a low design effort. Such real hardware implementations are based on FPGAs, whose reconfigurability are key to provide a flexible verification environment, whereas unit testing frameworks have been extended to consider new testing requirements beyond pure functionality, such as timing analysis. Moreover, we provide a hardware library with two different types of components: 1) monitors to check internal variables at run time, keeping the errors to later trace them, and 2) double functions to reduce third-party dependencies.
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->