

================================================================
== Vitis HLS Report for 'implement'
================================================================
* Date:           Sun May  5 21:31:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.237 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271                   |implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1                   |      261|      261|   0.870 us|   0.870 us|    261|     261|       no|
        |grp_gesvdj_2D_double_16_1_16_s_fu_284                                       |gesvdj_2D_double_16_1_16_s                                       |    13934|   415008|  46.442 us|   1.383 ms|  13934|  415008|       no|
        |grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291                 |implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2                 |      260|      260|   0.867 us|   0.867 us|    260|     260|       no|
        |grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301                              |implement_Pipeline_VITIS_LOOP_125_1                              |        5|       18|  16.665 ns|  59.994 ns|      5|      18|       no|
        |grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312                          |implement_Pipeline_NSort_shift_buf_Loop                          |        2|        4|   6.666 ns|  13.332 ns|      2|       4|       no|
        |grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318                        |implement_Pipeline_NSort_shift_buf_Loop12                        |        2|        4|   6.666 ns|  13.332 ns|      2|       4|       no|
        |grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324           |implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1           |        ?|        ?|          ?|          ?|      ?|       ?|       no|
        |grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339  |implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1  |        ?|        ?|          ?|          ?|      ?|       ?|       no|
        |grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353                              |implement_Pipeline_VITIS_LOOP_238_2                              |        5|        5|  16.665 ns|  16.665 ns|      5|       5|       no|
        |grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364                              |implement_Pipeline_VITIS_LOOP_244_4                              |        ?|        ?|          ?|          ?|      ?|       ?|       no|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NSort_main_Loop  |        ?|        ?|   10 ~ 28|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      274|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|     42|    39206|    18646|     0|
|Memory               |        2|      -|      520|      529|     2|
|Multiplexer          |        -|      -|        -|     1010|     -|
|Register             |        -|      -|      807|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     42|    40533|    20459|     2|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|        4|        4|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|        1|        1|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U304                                            |dcmp_64ns_64ns_1_2_no_dsp_1                                      |        0|   0|      0|      0|    0|
    |grp_gesvdj_2D_double_16_1_16_s_fu_284                                       |gesvdj_2D_double_16_1_16_s                                       |        2|  40|  31781|  11902|    0|
    |grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271                   |implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1                   |        0|   0|    388|    493|    0|
    |grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291                 |implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2                 |        0|   1|    379|    376|    0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312                          |implement_Pipeline_NSort_shift_buf_Loop                          |        0|   0|      7|     56|    0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318                        |implement_Pipeline_NSort_shift_buf_Loop12                        |        0|   0|      7|     56|    0|
    |grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339  |implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1  |        0|   0|   3444|   2690|    0|
    |grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324           |implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1           |        0|   1|   2955|   2379|    0|
    |grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301                              |implement_Pipeline_VITIS_LOOP_125_1                              |        0|   0|     86|    293|    0|
    |grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353                              |implement_Pipeline_VITIS_LOOP_238_2                              |        0|   0|      4|     59|    0|
    |grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364                              |implement_Pipeline_VITIS_LOOP_244_4                              |        0|   0|    155|    342|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                       |                                                                 |        2|  42|  39206|  18646|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dSortedBuf_U    |implement_dSortedBuf_RAM_AUTO_1R1W    |        0|  64|  65|    0|     3|   64|     1|          192|
    |dataA_2D_U      |implement_dataA_2D_RAM_T2P_URAM_1R1W  |        0|   0|   0|    1|   256|   64|     1|        16384|
    |dataU_2D_U      |implement_dataA_2D_RAM_T2P_URAM_1R1W  |        0|   0|   0|    1|   256|   64|     1|        16384|
    |eigVals_U       |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecs_U        |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecs_1_U      |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecs_2_U      |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecsNorm_U    |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecsNorm_1_U  |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecsNorm_2_U  |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |eigVecs_U       |implement_eigVecs_RAM_AUTO_1R1W       |        2|   0|   0|    0|   225|   64|     1|        14400|
    |iSortedBuf_U    |implement_iSortedBuf_RAM_AUTO_1R1W    |        0|   8|   9|    0|     3|    8|     1|           24|
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                      |        2| 520| 529|    2|   848|  712|    12|        54104|
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_417_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln57_fu_392_p2                |         +|   0|  0|  39|          32|           1|
    |mul56_fu_500_p2                   |         -|   0|  0|  39|          32|          32|
    |sub_ln158_fu_488_p2               |         -|   0|  0|  41|          34|          34|
    |ap_block_state19_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_1_fu_412_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln124_fu_404_p2              |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln57_fu_397_p3             |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 274|         198|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  107|         22|    1|         22|
    |dSortedBuf_address0    |   37|          7|    2|         14|
    |dSortedBuf_address1    |   26|          5|    2|         10|
    |dSortedBuf_ce0         |   20|          4|    1|          4|
    |dSortedBuf_ce1         |   14|          3|    1|          3|
    |dSortedBuf_d0          |   20|          4|   64|        256|
    |dSortedBuf_we0         |   14|          3|    1|          3|
    |dataA_2D_address0      |   20|          4|    8|         32|
    |dataA_2D_ce0           |   20|          4|    1|          4|
    |dataA_2D_ce1           |    9|          2|    1|          2|
    |dataA_2D_d0            |   14|          3|   64|        192|
    |dataA_2D_we0           |   14|          3|    1|          3|
    |dataA_2D_we1           |    9|          2|    1|          2|
    |dataU_2D_address0      |   14|          3|    8|         24|
    |dataU_2D_ce0           |   14|          3|    1|          3|
    |dataU_2D_ce1           |    9|          2|    1|          2|
    |dataU_2D_we0           |    9|          2|    1|          2|
    |dataU_2D_we1           |    9|          2|    1|          2|
    |eigVals_address0       |   20|          4|    4|         16|
    |eigVals_ce0            |   20|          4|    1|          4|
    |eigVals_d0             |   14|          3|   64|        192|
    |eigVals_we0            |   14|          3|    1|          3|
    |eigVecs_address0       |   14|          3|    8|         24|
    |eigVecs_ce0            |   14|          3|    1|          3|
    |eigVecs_we0            |    9|          2|    1|          2|
    |grp_fu_717_ce          |   20|          4|    1|          4|
    |grp_fu_717_opcode      |   20|          4|    5|         20|
    |grp_fu_717_p0          |   20|          4|   64|        256|
    |grp_fu_717_p1          |   20|          4|   64|        256|
    |grp_fu_721_ce          |    9|          2|    1|          2|
    |grp_fu_725_ce          |    9|          2|    1|          2|
    |grp_fu_729_ce          |   14|          3|    1|          3|
    |grp_fu_729_p0          |   14|          3|   32|         96|
    |grp_fu_729_p1          |   14|          3|   34|        102|
    |iSortedBuf_address0    |   31|          6|    2|         12|
    |iSortedBuf_address1    |   26|          5|    2|         10|
    |iSortedBuf_ce0         |   14|          3|    1|          3|
    |iSortedBuf_ce1         |   14|          3|    1|          3|
    |iSortedBuf_d0          |   20|          4|    8|         32|
    |iSortedBuf_we0         |   14|          3|    1|          3|
    |id_fu_70               |    9|          2|   32|         64|
    |pcVecsNorm_1_address0  |   14|          3|    4|         12|
    |pcVecsNorm_1_ce0       |   14|          3|    1|          3|
    |pcVecsNorm_1_we0       |    9|          2|    1|          2|
    |pcVecsNorm_2_address0  |   14|          3|    4|         12|
    |pcVecsNorm_2_ce0       |   14|          3|    1|          3|
    |pcVecsNorm_2_we0       |    9|          2|    1|          2|
    |pcVecsNorm_address0    |   14|          3|    4|         12|
    |pcVecsNorm_ce0         |   14|          3|    1|          3|
    |pcVecsNorm_we0         |    9|          2|    1|          2|
    |pcVecs_1_address0      |   20|          4|    4|         16|
    |pcVecs_1_ce0           |   20|          4|    1|          4|
    |pcVecs_1_we0           |    9|          2|    1|          2|
    |pcVecs_2_address0      |   20|          4|    4|         16|
    |pcVecs_2_ce0           |   20|          4|    1|          4|
    |pcVecs_2_we0           |    9|          2|    1|          2|
    |pcVecs_address0        |   20|          4|    4|         16|
    |pcVecs_ce0             |   20|          4|    1|          4|
    |pcVecs_we0             |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1010|        209|  526|       1809|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln124_reg_593                                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                |  21|   0|   21|          0|
    |eigIndexes_1_reg_661                                                                     |   8|   0|    8|          0|
    |eigIndexes_2_reg_671                                                                     |   8|   0|    8|          0|
    |eigIndexes_reg_651                                                                       |   8|   0|    8|          0|
    |eigVals_load_reg_608                                                                     |  64|   0|   64|          0|
    |empty_86_reg_546                                                                         |   1|   0|    1|          0|
    |empty_87_reg_631                                                                         |   1|   0|    1|          0|
    |empty_reg_539                                                                            |   8|   0|    8|          0|
    |grp_gesvdj_2D_double_16_1_16_s_fu_284_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271_ap_start_reg                   |   1|   0|    1|          0|
    |grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291_ap_start_reg                 |   1|   0|    1|          0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318_ap_start_reg                        |   1|   0|    1|          0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312_ap_start_reg                          |   1|   0|    1|          0|
    |grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339_ap_start_reg  |   1|   0|    1|          0|
    |grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324_ap_start_reg           |   1|   0|    1|          0|
    |grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301_ap_start_reg                              |   1|   0|    1|          0|
    |grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353_ap_start_reg                              |   1|   0|    1|          0|
    |grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364_ap_start_reg                              |   1|   0|    1|          0|
    |icmp_ln124_reg_586                                                                       |   1|   0|    1|          0|
    |id_fu_70                                                                                 |  32|   0|   32|          0|
    |j_2_loc_fu_78                                                                            |   2|   0|    2|          0|
    |mul56_reg_712                                                                            |  32|   0|   32|          0|
    |pcVals_1_reg_656                                                                         |  64|   0|   64|          0|
    |pcVals_2_reg_666                                                                         |  64|   0|   64|          0|
    |pcVals_reg_646                                                                           |  64|   0|   64|          0|
    |pcVecs_1_load_reg_702                                                                    |  64|   0|   64|          0|
    |pcVecs_2_load_reg_707                                                                    |  64|   0|   64|          0|
    |pcVecs_load_reg_697                                                                      |  64|   0|   64|          0|
    |select_ln57_reg_551                                                                      |  32|   0|   32|          0|
    |sub_ln158_reg_676                                                                        |  34|   0|   34|          0|
    |targetBlock_reg_624                                                                      |   1|   0|    1|          0|
    |tmp_reg_642                                                                              |   1|   0|    1|          0|
    |trunc_ln124_reg_598                                                                      |   8|   0|    8|          0|
    |trunc_ln126_1_reg_619                                                                    |  52|   0|   52|          0|
    |trunc_ln126_reg_614                                                                      |  63|   0|   63|          0|
    |zext_ln125_loc_fu_74                                                                     |   2|   0|    2|          0|
    |zext_ln125_reload_cast_reg_637                                                           |   2|   0|   64|         62|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 807|   0|  869|         62|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|        implement|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|        implement|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|        implement|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|        implement|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|        implement|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_din0         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_din1         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_dout0        |   in|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_ce           |  out|    1|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_din0         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_din1         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_dout0        |   in|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_ce           |  out|    1|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_din0         |  out|   32|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_din1         |  out|   34|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_dout0        |   in|   65|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_ce           |  out|    1|  ap_ctrl_hs|        implement|  return value|
|this_m_pcVals_0_address0  |  out|    2|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_0_ce0       |  out|    1|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_0_we0       |  out|    1|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_0_d0        |  out|   64|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_1_address0  |  out|    2|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVals_1_ce0       |  out|    1|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVals_1_we0       |  out|    1|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVals_1_d0        |  out|   64|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVecs_0_address0  |  out|    5|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_ce0       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_we0       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_d0        |  out|   64|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_address1  |  out|    5|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_ce1       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_we1       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_d1        |  out|   64|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_1_address0  |  out|    5|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_ce0       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_we0       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_d0        |  out|   64|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_address1  |  out|    5|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_ce1       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_we1       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_d1        |  out|   64|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_2_address0  |  out|    5|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_ce0       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_we0       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_d0        |  out|   64|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_address1  |  out|    5|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_ce1       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_we1       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_d1        |  out|   64|   ap_memory|  this_m_pcVecs_2|         array|
|noVars                    |   in|   32|     ap_none|           noVars|        scalar|
|standarisedData_address0  |  out|    8|   ap_memory|  standarisedData|         array|
|standarisedData_ce0       |  out|    1|   ap_memory|  standarisedData|         array|
|standarisedData_q0        |   in|   64|   ap_memory|  standarisedData|         array|
+--------------------------+-----+-----+------------+-----------------+--------------+

