Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/sorting_tb_isim_beh.exe -prj C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/sorting_tb_beh.prj work.sorting_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/regifile.vhd" into library work
Parsing VHDL file "C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/PE.vhd" into library work
Parsing VHDL file "C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/sorting.vhd" into library work
Parsing VHDL file "C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/sorting_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity regifile [\regifile(3)\]
Compiling architecture behavioral of entity PE [\PE(3)\]
Compiling architecture behavioral of entity sorting [\sorting(3)\]
Compiling architecture behavior of entity sorting_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/.Xilinx/Spring_2014/Labs/final_project/memory_modified/sorting_tb_isim_beh.exe
Fuse Memory Usage: 33436 KB
Fuse CPU Usage: 498 ms
