{"vcs1":{"timestamp_begin":1701298164.481729122, "rt":0.75, "ut":0.37, "st":0.29}}
{"vcselab":{"timestamp_begin":1701298165.329278856, "rt":0.88, "ut":0.58, "st":0.25}}
{"link":{"timestamp_begin":1701298166.304428758, "rt":0.56, "ut":0.19, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701298163.719717935}
{"VCS_COMP_START_TIME": 1701298163.719717935}
{"VCS_COMP_END_TIME": 1701298167.762517716}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 337656}}
{"stitch_vcselab": {"peak_mem": 222688}}
