Generating HDL for page 16.12.03.1 B CH INPUT TRANSLATOR FOR ADD-ACC at 9/28/2020 7:31:21 PM
Note: DOT Function at 1C has input level(s) of B, and output level(s) of B, Logic Function set to AND
Removed 5 outputs from Dot Function at 1C to ignored block(s) or identical signal names
Generating Statement for block at 4C with output pin(s) of OUT_4C_A
	and inputs of PB_B_CH_NOT_8_BIT,PB_B_CH_2_BIT,PB_B_CH_NOT_4_BIT,PB_TRUE_ADD_B
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_A
	and inputs of PB_TRUE_ADD_B,PB_B_CH_NOT_4_BIT,PB_B_CH_2_BIT,PB_B_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_K
	and inputs of PB_B_CH_2_BIT,PB_COMP_ADD_B,PB_B_CH_4_BIT
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_4C_A,OUT_4E_A,OUT_4G_K
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal MB_ADD_BQ2
	from gate output OUT_DOT_1C
