{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523896707068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523896707072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 13:38:26 2018 " "Processing started: Mon Apr 16 13:38:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523896707072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523896707072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523896707072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523896707479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523896707479 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contador.vhdl " "Can't analyze file -- file contador.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523896715742 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "transf_5bits_8bits.vhdl " "Can't analyze file -- file transf_5bits_8bits.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523896715743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transf_8bits_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transf_8bits_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transf_8bits_5bits-Behavior " "Found design unit 1: transf_8bits_5bits-Behavior" {  } { { "transf_8bits_5bits.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/transf_8bits_5bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716096 ""} { "Info" "ISGN_ENTITY_NAME" "1 transf_8bits_5bits " "Found entity 1: transf_8bits_5bits" {  } { { "transf_8bits_5bits.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/transf_8bits_5bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523896716096 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/confere_set.vhd " "Can't analyze file -- file output_files/confere_set.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523896716096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_board.vhd 2 1 " "Using design file clock_board.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_board-rtl " "Found design unit 1: clock_board-rtl" {  } { { "clock_board.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock_board.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716186 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_board " "Found entity 1: clock_board" {  } { { "clock_board.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523896716186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_board " "Elaborating entity \"clock_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523896716188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.vhd 2 1 " "Using design file clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716201 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523896716201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clock_inst\"" {  } { { "clock_board.vhd" "clock_inst" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock_board.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523896716201 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716216 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clk_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523896716216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clock:clock_inst\|clk_div:clock_divider " "Elaborating entity \"clk_div\" for hierarchy \"clock:clock_inst\|clk_div:clock_divider\"" {  } { { "clock.vhd" "clock_divider" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523896716217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavior " "Found design unit 1: contador-Behavior" {  } { { "contador.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/contador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716259 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523896716259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador clock:clock_inst\|contador:contador_instance " "Elaborating entity \"contador\" for hierarchy \"clock:clock_inst\|contador:contador_instance\"" {  } { { "clock.vhd" "contador_instance" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523896716260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "confere_set.vhd 2 1 " "Using design file confere_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 confere_set-Behavior " "Found design unit 1: confere_set-Behavior" {  } { { "confere_set.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/confere_set.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716293 ""} { "Info" "ISGN_ENTITY_NAME" "1 confere_set " "Found entity 1: confere_set" {  } { { "confere_set.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/confere_set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523896716293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "confere_set clock:clock_inst\|contador:contador_instance\|confere_set:confere_set_instance " "Elaborating entity \"confere_set\" for hierarchy \"clock:clock_inst\|contador:contador_instance\|confere_set:confere_set_instance\"" {  } { { "contador.vhd" "confere_set_instance" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/contador.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523896716294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2hex.vhd 2 1 " "Using design file bin2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716307 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523896716307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523896716307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex clock:clock_inst\|bin2hex:bin2hex_sec_un " "Elaborating entity \"bin2hex\" for hierarchy \"clock:clock_inst\|bin2hex:bin2hex_sec_un\"" {  } { { "clock.vhd" "bin2hex_sec_un" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab07/Clock/clock.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523896716307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523896716981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523896717365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523896717365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523896717516 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523896717516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523896717516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523896717516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1182 " "Peak virtual memory: 1182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523896717540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 13:38:37 2018 " "Processing ended: Mon Apr 16 13:38:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523896717540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523896717540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523896717540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523896717540 ""}
