
AlgoFetBms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a560  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  0800a730  0800a730  0001a730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aaec  0800aaec  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800aaec  0800aaec  0001aaec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aaf4  0800aaf4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aaf4  0800aaf4  0001aaf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aaf8  0800aaf8  0001aaf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800aafc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010214  20000074  0800ab70  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000500  20010288  0800ab70  00020288  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020596  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051bc  00000000  00000000  0004063a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b70  00000000  00000000  000457f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001928  00000000  00000000  00047368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029633  00000000  00000000  00048c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027b73  00000000  00000000  000722c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f139f  00000000  00000000  00099e36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018b1d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007238  00000000  00000000  0018b228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a718 	.word	0x0800a718

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800a718 	.word	0x0800a718

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b974 	b.w	8000510 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468e      	mov	lr, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14d      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024e:	428a      	cmp	r2, r1
 8000250:	4694      	mov	ip, r2
 8000252:	d969      	bls.n	8000328 <__udivmoddi4+0xe8>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b152      	cbz	r2, 8000270 <__udivmoddi4+0x30>
 800025a:	fa01 f302 	lsl.w	r3, r1, r2
 800025e:	f1c2 0120 	rsb	r1, r2, #32
 8000262:	fa20 f101 	lsr.w	r1, r0, r1
 8000266:	fa0c fc02 	lsl.w	ip, ip, r2
 800026a:	ea41 0e03 	orr.w	lr, r1, r3
 800026e:	4094      	lsls	r4, r2
 8000270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000274:	0c21      	lsrs	r1, r4, #16
 8000276:	fbbe f6f8 	udiv	r6, lr, r8
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fb08 e316 	mls	r3, r8, r6, lr
 8000282:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000286:	fb06 f107 	mul.w	r1, r6, r7
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f106 30ff 	add.w	r0, r6, #4294967295
 8000296:	f080 811f 	bcs.w	80004d8 <__udivmoddi4+0x298>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 811c 	bls.w	80004d8 <__udivmoddi4+0x298>
 80002a0:	3e02      	subs	r6, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ac:	fb08 3310 	mls	r3, r8, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 f707 	mul.w	r7, r0, r7
 80002b8:	42a7      	cmp	r7, r4
 80002ba:	d90a      	bls.n	80002d2 <__udivmoddi4+0x92>
 80002bc:	eb1c 0404 	adds.w	r4, ip, r4
 80002c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c4:	f080 810a 	bcs.w	80004dc <__udivmoddi4+0x29c>
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	f240 8107 	bls.w	80004dc <__udivmoddi4+0x29c>
 80002ce:	4464      	add	r4, ip
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d6:	1be4      	subs	r4, r4, r7
 80002d8:	2600      	movs	r6, #0
 80002da:	b11d      	cbz	r5, 80002e4 <__udivmoddi4+0xa4>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c5 4300 	strd	r4, r3, [r5]
 80002e4:	4631      	mov	r1, r6
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xc2>
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	f000 80ef 	beq.w	80004d2 <__udivmoddi4+0x292>
 80002f4:	2600      	movs	r6, #0
 80002f6:	e9c5 0100 	strd	r0, r1, [r5]
 80002fa:	4630      	mov	r0, r6
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f683 	clz	r6, r3
 8000306:	2e00      	cmp	r6, #0
 8000308:	d14a      	bne.n	80003a0 <__udivmoddi4+0x160>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd4>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80f9 	bhi.w	8000506 <__udivmoddi4+0x2c6>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	469e      	mov	lr, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa4>
 8000322:	e9c5 4e00 	strd	r4, lr, [r5]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa4>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xec>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 8092 	bne.w	800045a <__udivmoddi4+0x21a>
 8000336:	eba1 010c 	sub.w	r1, r1, ip
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2601      	movs	r6, #1
 8000344:	0c20      	lsrs	r0, r4, #16
 8000346:	fbb1 f3f7 	udiv	r3, r1, r7
 800034a:	fb07 1113 	mls	r1, r7, r3, r1
 800034e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000352:	fb0e f003 	mul.w	r0, lr, r3
 8000356:	4288      	cmp	r0, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x12c>
 800035a:	eb1c 0101 	adds.w	r1, ip, r1
 800035e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x12a>
 8000364:	4288      	cmp	r0, r1
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2c0>
 800036a:	4643      	mov	r3, r8
 800036c:	1a09      	subs	r1, r1, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb1 f0f7 	udiv	r0, r1, r7
 8000374:	fb07 1110 	mls	r1, r7, r0, r1
 8000378:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x156>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 31ff 	add.w	r1, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x154>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2ca>
 8000394:	4608      	mov	r0, r1
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800039e:	e79c      	b.n	80002da <__udivmoddi4+0x9a>
 80003a0:	f1c6 0720 	rsb	r7, r6, #32
 80003a4:	40b3      	lsls	r3, r6
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa20 f407 	lsr.w	r4, r0, r7
 80003b2:	fa01 f306 	lsl.w	r3, r1, r6
 80003b6:	431c      	orrs	r4, r3
 80003b8:	40f9      	lsrs	r1, r7
 80003ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003be:	fa00 f306 	lsl.w	r3, r0, r6
 80003c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003c6:	0c20      	lsrs	r0, r4, #16
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	fb09 1118 	mls	r1, r9, r8, r1
 80003d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d4:	fb08 f00e 	mul.w	r0, r8, lr
 80003d8:	4288      	cmp	r0, r1
 80003da:	fa02 f206 	lsl.w	r2, r2, r6
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b8>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2bc>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2bc>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4461      	add	r1, ip
 80003f8:	1a09      	subs	r1, r1, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000400:	fb09 1110 	mls	r1, r9, r0, r1
 8000404:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000408:	fb00 fe0e 	mul.w	lr, r0, lr
 800040c:	458e      	cmp	lr, r1
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1e2>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f100 34ff 	add.w	r4, r0, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2b4>
 800041a:	458e      	cmp	lr, r1
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2b4>
 800041e:	3802      	subs	r0, #2
 8000420:	4461      	add	r1, ip
 8000422:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000426:	fba0 9402 	umull	r9, r4, r0, r2
 800042a:	eba1 010e 	sub.w	r1, r1, lr
 800042e:	42a1      	cmp	r1, r4
 8000430:	46c8      	mov	r8, r9
 8000432:	46a6      	mov	lr, r4
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x2a4>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x2a0>
 8000438:	b15d      	cbz	r5, 8000452 <__udivmoddi4+0x212>
 800043a:	ebb3 0208 	subs.w	r2, r3, r8
 800043e:	eb61 010e 	sbc.w	r1, r1, lr
 8000442:	fa01 f707 	lsl.w	r7, r1, r7
 8000446:	fa22 f306 	lsr.w	r3, r2, r6
 800044a:	40f1      	lsrs	r1, r6
 800044c:	431f      	orrs	r7, r3
 800044e:	e9c5 7100 	strd	r7, r1, [r5]
 8000452:	2600      	movs	r6, #0
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d8      	lsrs	r0, r3
 8000460:	fa0c fc02 	lsl.w	ip, ip, r2
 8000464:	fa21 f303 	lsr.w	r3, r1, r3
 8000468:	4091      	lsls	r1, r2
 800046a:	4301      	orrs	r1, r0
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb3 f0f7 	udiv	r0, r3, r7
 8000478:	fb07 3610 	mls	r6, r7, r0, r3
 800047c:	0c0b      	lsrs	r3, r1, #16
 800047e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000482:	fb00 f60e 	mul.w	r6, r0, lr
 8000486:	429e      	cmp	r6, r3
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x260>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b8>
 8000498:	429e      	cmp	r6, r3
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b8>
 800049c:	3802      	subs	r0, #2
 800049e:	4463      	add	r3, ip
 80004a0:	1b9b      	subs	r3, r3, r6
 80004a2:	b289      	uxth	r1, r1
 80004a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b0:	fb06 f30e 	mul.w	r3, r6, lr
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x28a>
 80004b8:	eb1c 0101 	adds.w	r1, ip, r1
 80004bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 80004c2:	428b      	cmp	r3, r1
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 80004c6:	3e02      	subs	r6, #2
 80004c8:	4461      	add	r1, ip
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0x104>
 80004d2:	462e      	mov	r6, r5
 80004d4:	4628      	mov	r0, r5
 80004d6:	e705      	b.n	80002e4 <__udivmoddi4+0xa4>
 80004d8:	4606      	mov	r6, r0
 80004da:	e6e3      	b.n	80002a4 <__udivmoddi4+0x64>
 80004dc:	4618      	mov	r0, r3
 80004de:	e6f8      	b.n	80002d2 <__udivmoddi4+0x92>
 80004e0:	454b      	cmp	r3, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f8>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ec:	3801      	subs	r0, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f8>
 80004f0:	4646      	mov	r6, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x28a>
 80004f4:	4620      	mov	r0, r4
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1e2>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x260>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b8>
 8000500:	3b02      	subs	r3, #2
 8000502:	4461      	add	r1, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x12c>
 8000506:	4630      	mov	r0, r6
 8000508:	e709      	b.n	800031e <__udivmoddi4+0xde>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x156>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <bq76952_init>:

//------------------------------------------------------------------------------
// Static Functions definition

int16_t bq76952_init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 800051a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800051e:	80fb      	strh	r3, [r7, #6]
    do
    {
        uint16_t device_number = 0;
 8000520:	2300      	movs	r3, #0
 8000522:	80bb      	strh	r3, [r7, #4]
        TsBmsPower_cfg_t.power_cfg_reg = PowerConfig;
 8000524:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <bq76952_init+0x4c>)
 8000526:	f249 2234 	movw	r2, #37428	; 0x9234
 800052a:	805a      	strh	r2, [r3, #2]
        TsBmsPower_cfg_t.reg_val = 0x2D80;
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <bq76952_init+0x4c>)
 800052e:	f44f 5236 	mov.w	r2, #11648	; 0x2d80
 8000532:	809a      	strh	r2, [r3, #4]
        TsBmsPower_cfg_t.len = 4;
 8000534:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <bq76952_init+0x4c>)
 8000536:	2204      	movs	r2, #4
 8000538:	701a      	strb	r2, [r3, #0]



        bq76952_get_device_number(&device_number);
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	4618      	mov	r0, r3
 800053e:	f000 f83e 	bl	80005be <bq76952_get_device_number>
        //RESET #Resets the Bq769x2 Registers
        bq76952_afe_reset();
 8000542:	f000 f80f 	bl	8000564 <bq76952_afe_reset>

        // Enter config update mode
        bq76952_set_config_update();
 8000546:	f000 f859 	bl	80005fc <bq76952_set_config_update>

        // TODO: Check if CFGUPDATE bit is SET

        //
        // Leave Reg1 and Reg2 mode in present state when entering deep-sleep state
        bq76952_set_powercfg(&TsBmsPower_cfg_t);
 800054a:	4805      	ldr	r0, [pc, #20]	; (8000560 <bq76952_init+0x4c>)
 800054c:	f000 f81e 	bl	800058c <bq76952_set_powercfg>
        //SCDThreshold --> 0x02				#40mV across 1mohm, i.e, 40A. Refer to TRM page 168
        //SCDDelay --> 0x03					#30us. Enabled with a delay of (value - 1) * 15 us; min value of 1
        //SCDLLatchLimit --> 0x01			#Only with load removal. Refer to TRM page 170


        ret_val = SYS_OK;
 8000550:	2300      	movs	r3, #0
 8000552:	80fb      	strh	r3, [r7, #6]
    } while (false);

    return ret_val;
 8000554:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000090 	.word	0x20000090

08000564 <bq76952_afe_reset>:

static int16_t bq76952_afe_reset(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 800056a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800056e:	80fb      	strh	r3, [r7, #6]
    do
    {
        if (SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, RESET))
 8000570:	2112      	movs	r1, #18
 8000572:	203e      	movs	r0, #62	; 0x3e
 8000574:	f000 f8c0 	bl	80006f8 <bq76952_write_sub_cmd>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
        {
            break;
        }
    } while (false);
    ret_val = SYS_OK;
 800057c:	2300      	movs	r3, #0
 800057e:	80fb      	strh	r3, [r7, #6]
    return ret_val;
 8000580:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000584:	4618      	mov	r0, r3
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}

0800058c <bq76952_set_powercfg>:

static int16_t bq76952_set_powercfg(TsBmsPower_cfg *pTsBmsPower_cfg_t)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    //PowerConfig --> 0x2D80   #DPSLP_LDO bit -> 1

    int16_t ret_val = SYS_ERR;
 8000594:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000598:	81fb      	strh	r3, [r7, #14]
    do
    {
        if(SYS_OK != bq76952_write_to_register(SUB_CMD_REG_LSB_ADDR, pTsBmsPower_cfg_t->buffer, pTsBmsPower_cfg_t->len))
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	1c99      	adds	r1, r3, #2
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	461a      	mov	r2, r3
 80005a4:	203e      	movs	r0, #62	; 0x3e
 80005a6:	f000 f875 	bl	8000694 <bq76952_write_to_register>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
        {
            break;
        }
    } while (false);
    ret_val = SYS_OK;
 80005ae:	2300      	movs	r3, #0
 80005b0:	81fb      	strh	r3, [r7, #14]
    return ret_val;
 80005b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3710      	adds	r7, #16
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}

080005be <bq76952_get_device_number>:

static int16_t bq76952_get_device_number(uint16_t *pDev_num)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	b084      	sub	sp, #16
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
    int16_t ret_val = SYS_ERR;
 80005c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005ca:	81fb      	strh	r3, [r7, #14]
    do
    {
        if (SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, DEVICE_NUMBER))
 80005cc:	2101      	movs	r1, #1
 80005ce:	203e      	movs	r0, #62	; 0x3e
 80005d0:	f000 f892 	bl	80006f8 <bq76952_write_sub_cmd>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d107      	bne.n	80005ea <bq76952_get_device_number+0x2c>
        {
            break;
        }
        if (SYS_OK != bq76952_read_sub_cmd_data_buffer(SUB_CMD_DATA_BUFF_ADDR, (uint8_t*)pDev_num, 2))
 80005da:	2202      	movs	r2, #2
 80005dc:	6879      	ldr	r1, [r7, #4]
 80005de:	2040      	movs	r0, #64	; 0x40
 80005e0:	f000 f904 	bl	80007ec <bq76952_read_sub_cmd_data_buffer>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	e000      	b.n	80005ec <bq76952_get_device_number+0x2e>
            break;
 80005ea:	bf00      	nop
        {
            break;
        }
    } while (false);
    ret_val = SYS_OK;
 80005ec:	2300      	movs	r3, #0
 80005ee:	81fb      	strh	r3, [r7, #14]
    return ret_val;
 80005f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}

080005fc <bq76952_set_config_update>:

static int16_t bq76952_set_config_update(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 8000602:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000606:	80fb      	strh	r3, [r7, #6]
    do
    {
        if (SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, SET_CFGUPDATE))
 8000608:	2190      	movs	r1, #144	; 0x90
 800060a:	203e      	movs	r0, #62	; 0x3e
 800060c:	f000 f874 	bl	80006f8 <bq76952_write_sub_cmd>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
        {
            break;
        }
    } while (false);
    ret_val = SYS_OK;
 8000614:	2300      	movs	r3, #0
 8000616:	80fb      	strh	r3, [r7, #6]
    return ret_val;
 8000618:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}

08000624 <get_crc8>:
    ret_val = SYS_OK;
    return ret_val;
}

static uint8_t get_crc8(uint8_t *pData, uint8_t len)
{
 8000624:	b480      	push	{r7}
 8000626:	b087      	sub	sp, #28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	460b      	mov	r3, r1
 800062e:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0xff;
 8000630:	23ff      	movs	r3, #255	; 0xff
 8000632:	75fb      	strb	r3, [r7, #23]
    size_t i, j;
    for (i = 0; i < len; i++)
 8000634:	2300      	movs	r3, #0
 8000636:	613b      	str	r3, [r7, #16]
 8000638:	e021      	b.n	800067e <get_crc8+0x5a>
    {
        crc ^= pData[i];
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	693b      	ldr	r3, [r7, #16]
 800063e:	4413      	add	r3, r2
 8000640:	781a      	ldrb	r2, [r3, #0]
 8000642:	7dfb      	ldrb	r3, [r7, #23]
 8000644:	4053      	eors	r3, r2
 8000646:	75fb      	strb	r3, [r7, #23]
        for (j = 0; j < 8; j++)
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	e011      	b.n	8000672 <get_crc8+0x4e>
        {
            if ((crc & 0x80) != 0)
 800064e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000652:	2b00      	cmp	r3, #0
 8000654:	da07      	bge.n	8000666 <get_crc8+0x42>
                crc = (uint8_t)((crc << 1) ^ 0x31);
 8000656:	7dfb      	ldrb	r3, [r7, #23]
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	b25b      	sxtb	r3, r3
 800065c:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000660:	b25b      	sxtb	r3, r3
 8000662:	75fb      	strb	r3, [r7, #23]
 8000664:	e002      	b.n	800066c <get_crc8+0x48>
            else
                crc <<= 1;
 8000666:	7dfb      	ldrb	r3, [r7, #23]
 8000668:	005b      	lsls	r3, r3, #1
 800066a:	75fb      	strb	r3, [r7, #23]
        for (j = 0; j < 8; j++)
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	3301      	adds	r3, #1
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	2b07      	cmp	r3, #7
 8000676:	d9ea      	bls.n	800064e <get_crc8+0x2a>
    for (i = 0; i < len; i++)
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	3301      	adds	r3, #1
 800067c:	613b      	str	r3, [r7, #16]
 800067e:	78fb      	ldrb	r3, [r7, #3]
 8000680:	693a      	ldr	r2, [r7, #16]
 8000682:	429a      	cmp	r2, r3
 8000684:	d3d9      	bcc.n	800063a <get_crc8+0x16>
        }
    }
    return crc;
 8000686:	7dfb      	ldrb	r3, [r7, #23]
}
 8000688:	4618      	mov	r0, r3
 800068a:	371c      	adds	r7, #28
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <bq76952_write_to_register>:
static int16_t bq76952_write_to_register(uint8_t reg_address, uint8_t *pdata, uint8_t len)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	6039      	str	r1, [r7, #0]
 800069e:	71fb      	strb	r3, [r7, #7]
 80006a0:	4613      	mov	r3, r2
 80006a2:	71bb      	strb	r3, [r7, #6]
    int16_t ret_val = SYS_ERR;
 80006a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006a8:	81fb      	strh	r3, [r7, #14]
    do
    {
        if(pdata == NULL)
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d01c      	beq.n	80006ea <bq76952_write_to_register+0x56>
        {
            break;
        }
        for(uint8_t i = 0; i < len; i++)
 80006b0:	2300      	movs	r3, #0
 80006b2:	737b      	strb	r3, [r7, #13]
 80006b4:	e010      	b.n	80006d8 <bq76952_write_to_register+0x44>
        {
            if(SYS_OK != bq76952_write_sub_cmd(reg_address+i, pdata[i]))
 80006b6:	79fa      	ldrb	r2, [r7, #7]
 80006b8:	7b7b      	ldrb	r3, [r7, #13]
 80006ba:	4413      	add	r3, r2
 80006bc:	b2d8      	uxtb	r0, r3
 80006be:	7b7b      	ldrb	r3, [r7, #13]
 80006c0:	683a      	ldr	r2, [r7, #0]
 80006c2:	4413      	add	r3, r2
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	4619      	mov	r1, r3
 80006c8:	f000 f816 	bl	80006f8 <bq76952_write_sub_cmd>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d107      	bne.n	80006e2 <bq76952_write_to_register+0x4e>
        for(uint8_t i = 0; i < len; i++)
 80006d2:	7b7b      	ldrb	r3, [r7, #13]
 80006d4:	3301      	adds	r3, #1
 80006d6:	737b      	strb	r3, [r7, #13]
 80006d8:	7b7a      	ldrb	r2, [r7, #13]
 80006da:	79bb      	ldrb	r3, [r7, #6]
 80006dc:	429a      	cmp	r2, r3
 80006de:	d3ea      	bcc.n	80006b6 <bq76952_write_to_register+0x22>
 80006e0:	e000      	b.n	80006e4 <bq76952_write_to_register+0x50>
            {
                break;
 80006e2:	bf00      	nop
            }
        }
        ret_val = SYS_OK;
 80006e4:	2300      	movs	r3, #0
 80006e6:	81fb      	strh	r3, [r7, #14]
 80006e8:	e000      	b.n	80006ec <bq76952_write_to_register+0x58>
            break;
 80006ea:	bf00      	nop
    }while(false);
return ret_val;
 80006ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <bq76952_write_sub_cmd>:

static int16_t bq76952_write_sub_cmd(uint8_t subCmdRegAddr, uint8_t subCmd)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	4603      	mov	r3, r0
 8000700:	460a      	mov	r2, r1
 8000702:	71fb      	strb	r3, [r7, #7]
 8000704:	4613      	mov	r3, r2
 8000706:	71bb      	strb	r3, [r7, #6]
    int16_t ret_val = SYS_ERR;
 8000708:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800070c:	82fb      	strh	r3, [r7, #22]
    uint8_t pTxData[SPI_SUB_CMD_FRAME_LEN] = {0};
 800070e:	4b34      	ldr	r3, [pc, #208]	; (80007e0 <bq76952_write_sub_cmd+0xe8>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	81bb      	strh	r3, [r7, #12]
 8000714:	2300      	movs	r3, #0
 8000716:	73bb      	strb	r3, [r7, #14]
    uint8_t pRxData[SPI_SUB_CMD_FRAME_LEN] = {0};
 8000718:	4b31      	ldr	r3, [pc, #196]	; (80007e0 <bq76952_write_sub_cmd+0xe8>)
 800071a:	881b      	ldrh	r3, [r3, #0]
 800071c:	813b      	strh	r3, [r7, #8]
 800071e:	2300      	movs	r3, #0
 8000720:	72bb      	strb	r3, [r7, #10]
    uint8_t retry_cnt = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	757b      	strb	r3, [r7, #21]
    uint16_t TxByte, RxByte;
    for (uint8_t i = 0; i < SUB_CMD_LEN; i++)
 8000726:	2300      	movs	r3, #0
 8000728:	753b      	strb	r3, [r7, #20]
 800072a:	e050      	b.n	80007ce <bq76952_write_sub_cmd+0xd6>
    {
        pTxData[0] = subCmdRegAddr + i;
 800072c:	79fa      	ldrb	r2, [r7, #7]
 800072e:	7d3b      	ldrb	r3, [r7, #20]
 8000730:	4413      	add	r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	733b      	strb	r3, [r7, #12]
        pTxData[1] = subCmd;
 8000736:	79bb      	ldrb	r3, [r7, #6]
 8000738:	737b      	strb	r3, [r7, #13]
        pTxData[2] = get_crc8(pTxData, SUB_CMD_LEN);
 800073a:	f107 030c 	add.w	r3, r7, #12
 800073e:	2102      	movs	r1, #2
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ff6f 	bl	8000624 <get_crc8>
 8000746:	4603      	mov	r3, r0
 8000748:	73bb      	strb	r3, [r7, #14]
        TxByte = pTxData[0] | (pTxData[1] << 8);
 800074a:	7b3b      	ldrb	r3, [r7, #12]
 800074c:	b21a      	sxth	r2, r3
 800074e:	7b7b      	ldrb	r3, [r7, #13]
 8000750:	021b      	lsls	r3, r3, #8
 8000752:	b21b      	sxth	r3, r3
 8000754:	4313      	orrs	r3, r2
 8000756:	b21b      	sxth	r3, r3
 8000758:	827b      	strh	r3, [r7, #18]
        do
        {
            HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 0);                                          // Enable CS
 800075a:	2200      	movs	r2, #0
 800075c:	2110      	movs	r1, #16
 800075e:	4821      	ldr	r0, [pc, #132]	; (80007e4 <bq76952_write_sub_cmd+0xec>)
 8000760:	f003 fd00 	bl	8004164 <HAL_GPIO_WritePin>
            HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, SPI_SUB_CMD_FRAME_LEN, SPI_WR_TIMEOUT_MS); // Rx & Tx simultaneously (Full Duplex)
 8000764:	f107 0208 	add.w	r2, r7, #8
 8000768:	f107 010c 	add.w	r1, r7, #12
 800076c:	230a      	movs	r3, #10
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	2303      	movs	r3, #3
 8000772:	481d      	ldr	r0, [pc, #116]	; (80007e8 <bq76952_write_sub_cmd+0xf0>)
 8000774:	f007 fbce 	bl	8007f14 <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 1);                                          // Disable CS
 8000778:	2201      	movs	r2, #1
 800077a:	2110      	movs	r1, #16
 800077c:	4819      	ldr	r0, [pc, #100]	; (80007e4 <bq76952_write_sub_cmd+0xec>)
 800077e:	f003 fcf1 	bl	8004164 <HAL_GPIO_WritePin>
            HAL_Delay(2);
 8000782:	2002      	movs	r0, #2
 8000784:	f001 fb70 	bl	8001e68 <HAL_Delay>
            RxByte = pRxData[0] | (pRxData[1] << 8);
 8000788:	7a3b      	ldrb	r3, [r7, #8]
 800078a:	b21a      	sxth	r2, r3
 800078c:	7a7b      	ldrb	r3, [r7, #9]
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	823b      	strh	r3, [r7, #16]
            retry_cnt++;
 8000798:	7d7b      	ldrb	r3, [r7, #21]
 800079a:	3301      	adds	r3, #1
 800079c:	757b      	strb	r3, [r7, #21]
        } while ((TxByte != RxByte) && (retry_cnt > 3));
 800079e:	8a7a      	ldrh	r2, [r7, #18]
 80007a0:	8a3b      	ldrh	r3, [r7, #16]
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d002      	beq.n	80007ac <bq76952_write_sub_cmd+0xb4>
 80007a6:	7d7b      	ldrb	r3, [r7, #21]
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	d8d6      	bhi.n	800075a <bq76952_write_sub_cmd+0x62>
        if ((TxByte == RxByte) && (retry_cnt < 4))
 80007ac:	8a7a      	ldrh	r2, [r7, #18]
 80007ae:	8a3b      	ldrh	r3, [r7, #16]
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d108      	bne.n	80007c6 <bq76952_write_sub_cmd+0xce>
 80007b4:	7d7b      	ldrb	r3, [r7, #21]
 80007b6:	2b03      	cmp	r3, #3
 80007b8:	d805      	bhi.n	80007c6 <bq76952_write_sub_cmd+0xce>
        {
            ret_val = SYS_OK;
 80007ba:	2300      	movs	r3, #0
 80007bc:	82fb      	strh	r3, [r7, #22]
    for (uint8_t i = 0; i < SUB_CMD_LEN; i++)
 80007be:	7d3b      	ldrb	r3, [r7, #20]
 80007c0:	3301      	adds	r3, #1
 80007c2:	753b      	strb	r3, [r7, #20]
 80007c4:	e003      	b.n	80007ce <bq76952_write_sub_cmd+0xd6>
        }
        else
        {
            ret_val = SYS_ERR;
 80007c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007ca:	82fb      	strh	r3, [r7, #22]
            break;
 80007cc:	e002      	b.n	80007d4 <bq76952_write_sub_cmd+0xdc>
    for (uint8_t i = 0; i < SUB_CMD_LEN; i++)
 80007ce:	7d3b      	ldrb	r3, [r7, #20]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d9ab      	bls.n	800072c <bq76952_write_sub_cmd+0x34>
        }
    }
    return ret_val;
 80007d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	0800a730 	.word	0x0800a730
 80007e4:	40020800 	.word	0x40020800
 80007e8:	20000584 	.word	0x20000584

080007ec <bq76952_read_sub_cmd_data_buffer>:

static int16_t bq76952_read_sub_cmd_data_buffer(uint8_t subCmdRegAddr, uint8_t *p_data, uint8_t len)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af02      	add	r7, sp, #8
 80007f2:	4603      	mov	r3, r0
 80007f4:	6039      	str	r1, [r7, #0]
 80007f6:	71fb      	strb	r3, [r7, #7]
 80007f8:	4613      	mov	r3, r2
 80007fa:	71bb      	strb	r3, [r7, #6]
    int16_t ret_val = SYS_ERR;
 80007fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000800:	82fb      	strh	r3, [r7, #22]
    do
    {
        if ((len > SUB_CMD_DATA_BUFF_LEN_MAX) || (len == 0))
 8000802:	79bb      	ldrb	r3, [r7, #6]
 8000804:	2b20      	cmp	r3, #32
 8000806:	d866      	bhi.n	80008d6 <bq76952_read_sub_cmd_data_buffer+0xea>
 8000808:	79bb      	ldrb	r3, [r7, #6]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d063      	beq.n	80008d6 <bq76952_read_sub_cmd_data_buffer+0xea>
        {
            break;
        }
        if (p_data == NULL)
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d05f      	beq.n	80008d4 <bq76952_read_sub_cmd_data_buffer+0xe8>
        {
            break;
        }
        uint8_t pTxData[SPI_SUB_CMD_FRAME_LEN] = {0};
 8000814:	4b33      	ldr	r3, [pc, #204]	; (80008e4 <bq76952_read_sub_cmd_data_buffer+0xf8>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	81bb      	strh	r3, [r7, #12]
 800081a:	2300      	movs	r3, #0
 800081c:	73bb      	strb	r3, [r7, #14]
        uint8_t pRxData[SPI_SUB_CMD_FRAME_LEN] = {0};
 800081e:	4b31      	ldr	r3, [pc, #196]	; (80008e4 <bq76952_read_sub_cmd_data_buffer+0xf8>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	813b      	strh	r3, [r7, #8]
 8000824:	2300      	movs	r3, #0
 8000826:	72bb      	strb	r3, [r7, #10]
        uint8_t retry_cnt = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	757b      	strb	r3, [r7, #21]
        uint8_t TxByte, RxByte;
        for (uint8_t i = 0; i > len; i++)
 800082c:	2300      	movs	r3, #0
 800082e:	753b      	strb	r3, [r7, #20]
 8000830:	e04b      	b.n	80008ca <bq76952_read_sub_cmd_data_buffer+0xde>
        {
            pTxData[0] = subCmdRegAddr + i;
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	7d3b      	ldrb	r3, [r7, #20]
 8000836:	4413      	add	r3, r2
 8000838:	b2db      	uxtb	r3, r3
 800083a:	733b      	strb	r3, [r7, #12]
            pTxData[1] = 0xFF;
 800083c:	23ff      	movs	r3, #255	; 0xff
 800083e:	737b      	strb	r3, [r7, #13]
            pTxData[2] = get_crc8(pTxData, SUB_CMD_LEN);
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2102      	movs	r1, #2
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff feec 	bl	8000624 <get_crc8>
 800084c:	4603      	mov	r3, r0
 800084e:	73bb      	strb	r3, [r7, #14]
            TxByte = pTxData[0];
 8000850:	7b3b      	ldrb	r3, [r7, #12]
 8000852:	74fb      	strb	r3, [r7, #19]
            retry_cnt = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	757b      	strb	r3, [r7, #21]
            do
            {
                HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 0);                                          // Enable CS
 8000858:	2200      	movs	r2, #0
 800085a:	2110      	movs	r1, #16
 800085c:	4822      	ldr	r0, [pc, #136]	; (80008e8 <bq76952_read_sub_cmd_data_buffer+0xfc>)
 800085e:	f003 fc81 	bl	8004164 <HAL_GPIO_WritePin>
                HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, SPI_SUB_CMD_FRAME_LEN, SPI_WR_TIMEOUT_MS); // Rx & Tx simultaneously (Full Duplex)
 8000862:	f107 0208 	add.w	r2, r7, #8
 8000866:	f107 010c 	add.w	r1, r7, #12
 800086a:	230a      	movs	r3, #10
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	2303      	movs	r3, #3
 8000870:	481e      	ldr	r0, [pc, #120]	; (80008ec <bq76952_read_sub_cmd_data_buffer+0x100>)
 8000872:	f007 fb4f 	bl	8007f14 <HAL_SPI_TransmitReceive>
                HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 1);                                          // Disable CS
 8000876:	2201      	movs	r2, #1
 8000878:	2110      	movs	r1, #16
 800087a:	481b      	ldr	r0, [pc, #108]	; (80008e8 <bq76952_read_sub_cmd_data_buffer+0xfc>)
 800087c:	f003 fc72 	bl	8004164 <HAL_GPIO_WritePin>
                HAL_Delay(2);
 8000880:	2002      	movs	r0, #2
 8000882:	f001 faf1 	bl	8001e68 <HAL_Delay>
                RxByte = pRxData[0];
 8000886:	7a3b      	ldrb	r3, [r7, #8]
 8000888:	74bb      	strb	r3, [r7, #18]
                retry_cnt++;
 800088a:	7d7b      	ldrb	r3, [r7, #21]
 800088c:	3301      	adds	r3, #1
 800088e:	757b      	strb	r3, [r7, #21]
            } while ((TxByte != RxByte) && (retry_cnt > 3));
 8000890:	7cfa      	ldrb	r2, [r7, #19]
 8000892:	7cbb      	ldrb	r3, [r7, #18]
 8000894:	429a      	cmp	r2, r3
 8000896:	d002      	beq.n	800089e <bq76952_read_sub_cmd_data_buffer+0xb2>
 8000898:	7d7b      	ldrb	r3, [r7, #21]
 800089a:	2b03      	cmp	r3, #3
 800089c:	d8dc      	bhi.n	8000858 <bq76952_read_sub_cmd_data_buffer+0x6c>
            if ((TxByte == RxByte) && (retry_cnt < 4))
 800089e:	7cfa      	ldrb	r2, [r7, #19]
 80008a0:	7cbb      	ldrb	r3, [r7, #18]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d10d      	bne.n	80008c2 <bq76952_read_sub_cmd_data_buffer+0xd6>
 80008a6:	7d7b      	ldrb	r3, [r7, #21]
 80008a8:	2b03      	cmp	r3, #3
 80008aa:	d80a      	bhi.n	80008c2 <bq76952_read_sub_cmd_data_buffer+0xd6>
            {
                p_data[i] = RxByte;
 80008ac:	7d3b      	ldrb	r3, [r7, #20]
 80008ae:	683a      	ldr	r2, [r7, #0]
 80008b0:	4413      	add	r3, r2
 80008b2:	7cba      	ldrb	r2, [r7, #18]
 80008b4:	701a      	strb	r2, [r3, #0]
                ret_val = SYS_OK;
 80008b6:	2300      	movs	r3, #0
 80008b8:	82fb      	strh	r3, [r7, #22]
        for (uint8_t i = 0; i > len; i++)
 80008ba:	7d3b      	ldrb	r3, [r7, #20]
 80008bc:	3301      	adds	r3, #1
 80008be:	753b      	strb	r3, [r7, #20]
 80008c0:	e003      	b.n	80008ca <bq76952_read_sub_cmd_data_buffer+0xde>
            }
            else
            {
                ret_val = SYS_ERR;
 80008c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008c6:	82fb      	strh	r3, [r7, #22]
                break;
 80008c8:	e005      	b.n	80008d6 <bq76952_read_sub_cmd_data_buffer+0xea>
        for (uint8_t i = 0; i > len; i++)
 80008ca:	7d3a      	ldrb	r2, [r7, #20]
 80008cc:	79bb      	ldrb	r3, [r7, #6]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d8af      	bhi.n	8000832 <bq76952_read_sub_cmd_data_buffer+0x46>
 80008d2:	e000      	b.n	80008d6 <bq76952_read_sub_cmd_data_buffer+0xea>
            break;
 80008d4:	bf00      	nop
            }
        }
    } while (false);
    return ret_val;
 80008d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	0800a730 	.word	0x0800a730
 80008e8:	40020800 	.word	0x40020800
 80008ec:	20000584 	.word	0x20000584

080008f0 <app_afe_init>:
#include "app_afe.h"
#include "app_defines.h"
#include "bq76952.h"

int16_t app_afe_init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
	int16_t ret_val = SYS_ERR;
 80008f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008fa:	80fb      	strh	r3, [r7, #6]
	do
	{
	    bq76952_init();
 80008fc:	f7ff fe0a 	bl	8000514 <bq76952_init>
		ret_val = SYS_OK;
 8000900:	2300      	movs	r3, #0
 8000902:	80fb      	strh	r3, [r7, #6]
	}while(false);

	return ret_val;
 8000904:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <app_bms_sm_init>:
        {.state = eBmsState_Sleep,
         .callback = {sm_state_sleep_entry, sm_state_sleep_main, sm_state_sleep_exit}}};


int16_t app_bms_sm_init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
    int16_t exit_code = SYS_ERR;
 8000916:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800091a:	80fb      	strh	r3, [r7, #6]
    app_bms_state_transition_handler(eBmsState_Idle);
 800091c:	2002      	movs	r0, #2
 800091e:	f000 f809 	bl	8000934 <app_bms_state_transition_handler>

    exit_code = SYS_OK;
 8000922:	2300      	movs	r3, #0
 8000924:	80fb      	strh	r3, [r7, #6]
    return exit_code;
 8000926:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <app_bms_state_transition_handler>:

/* BMS StateMachine State Transition Handler */
int16_t app_bms_state_transition_handler(TeBmsState_t state)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
    int16_t exit_code = SYS_ERR;
 800093e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000942:	81fb      	strh	r3, [r7, #14]

    // 1.Exit current state
    if (NULL != bms_sm[state_machine.curr_state].callback.exit)
 8000944:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 8000946:	799b      	ldrb	r3, [r3, #6]
 8000948:	4a1a      	ldr	r2, [pc, #104]	; (80009b4 <app_bms_state_transition_handler+0x80>)
 800094a:	011b      	lsls	r3, r3, #4
 800094c:	4413      	add	r3, r2
 800094e:	330c      	adds	r3, #12
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d007      	beq.n	8000966 <app_bms_state_transition_handler+0x32>
    {
        bms_sm[state_machine.curr_state].callback.exit();
 8000956:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 8000958:	799b      	ldrb	r3, [r3, #6]
 800095a:	4a16      	ldr	r2, [pc, #88]	; (80009b4 <app_bms_state_transition_handler+0x80>)
 800095c:	011b      	lsls	r3, r3, #4
 800095e:	4413      	add	r3, r2
 8000960:	330c      	adds	r3, #12
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4798      	blx	r3
    }

    // 2. Update State Transition
    state_machine.prev_state = state_machine.curr_state;
 8000966:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 8000968:	799a      	ldrb	r2, [r3, #6]
 800096a:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 800096c:	715a      	strb	r2, [r3, #5]
    state_machine.curr_state = state;
 800096e:	4a10      	ldr	r2, [pc, #64]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	7193      	strb	r3, [r2, #6]

    // 3. Enter New State
    if (NULL != bms_sm[state_machine.curr_state].callback.entry)
 8000974:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 8000976:	799b      	ldrb	r3, [r3, #6]
 8000978:	4a0e      	ldr	r2, [pc, #56]	; (80009b4 <app_bms_state_transition_handler+0x80>)
 800097a:	011b      	lsls	r3, r3, #4
 800097c:	4413      	add	r3, r2
 800097e:	3304      	adds	r3, #4
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d00a      	beq.n	800099c <app_bms_state_transition_handler+0x68>
    {
        bms_sm[state_machine.curr_state].callback.entry();
 8000986:	4b0a      	ldr	r3, [pc, #40]	; (80009b0 <app_bms_state_transition_handler+0x7c>)
 8000988:	799b      	ldrb	r3, [r3, #6]
 800098a:	4a0a      	ldr	r2, [pc, #40]	; (80009b4 <app_bms_state_transition_handler+0x80>)
 800098c:	011b      	lsls	r3, r3, #4
 800098e:	4413      	add	r3, r2
 8000990:	3304      	adds	r3, #4
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4798      	blx	r3
        exit_code = SYS_OK;
 8000996:	2300      	movs	r3, #0
 8000998:	81fb      	strh	r3, [r7, #14]
 800099a:	e002      	b.n	80009a2 <app_bms_state_transition_handler+0x6e>
    }
    else
    {
        exit_code = SYS_FAIL;
 800099c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80009a0:	81fb      	strh	r3, [r7, #14]
    }

    return exit_code;
 80009a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3710      	adds	r7, #16
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000098 	.word	0x20000098
 80009b4:	0800aa0c 	.word	0x0800aa0c

080009b8 <sm_state_drive_entry>:


// ------------------ DRIVE STATE ------------------------------
/* Drive Entry */
static void sm_state_drive_entry(TsStateMachine_t *const sm)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
    //TODO Close FET's
    sm_state_drive_main(sm);
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f000 f804 	bl	80009ce <sm_state_drive_main>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}

080009ce <sm_state_drive_main>:

/* Drive Main */
static void sm_state_drive_main(TsStateMachine_t *const sm)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b084      	sub	sp, #16
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 80009d6:	2300      	movs	r3, #0
 80009d8:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == true) && (sm->inhibit_drive_entry == true))
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	789b      	ldrb	r3, [r3, #2]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d006      	beq.n	80009f0 <sm_state_drive_main+0x22>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d002      	beq.n	80009f0 <sm_state_drive_main+0x22>
    {
        bms_state = eBmsState_Fault;
 80009ea:	2301      	movs	r3, #1
 80009ec:	73fb      	strb	r3, [r7, #15]
 80009ee:	e018      	b.n	8000a22 <sm_state_drive_main+0x54>
    }
    else
    {
        // Update BMS state to Drive
        // Wait for drive exit
        switch(sm->request)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	791b      	ldrb	r3, [r3, #4]
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d002      	beq.n	80009fe <sm_state_drive_main+0x30>
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	d00c      	beq.n	8000a16 <sm_state_drive_main+0x48>
 80009fc:	e00e      	b.n	8000a1c <sm_state_drive_main+0x4e>
        {
        case eBmsStateRequest_Charge:
            bms_state = (sm->inhibit_charge_entry == false) ? eBmsState_Charge : eBmsState_Drive;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	789b      	ldrb	r3, [r3, #2]
 8000a02:	f083 0301 	eor.w	r3, r3, #1
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <sm_state_drive_main+0x42>
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	e000      	b.n	8000a12 <sm_state_drive_main+0x44>
 8000a10:	2303      	movs	r3, #3
 8000a12:	73fb      	strb	r3, [r7, #15]
            break;
 8000a14:	e005      	b.n	8000a22 <sm_state_drive_main+0x54>
//        case eBmsState_Idle:
//            bms_state = eBmsState_Idle;
//            break;
        case eBmsStateRequest_Sleep:
            bms_state = eBmsState_Sleep;
 8000a16:	2305      	movs	r3, #5
 8000a18:	73fb      	strb	r3, [r7, #15]
            break;
 8000a1a:	e002      	b.n	8000a22 <sm_state_drive_main+0x54>
        default: // Continue in Drive State
            bms_state = eBmsState_Drive;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	73fb      	strb	r3, [r7, #15]
            break;
 8000a20:	bf00      	nop
        }
    }
    app_bms_state_transition_handler(bms_state);
 8000a22:	7bfb      	ldrb	r3, [r7, #15]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ff85 	bl	8000934 <app_bms_state_transition_handler>
}
 8000a2a:	bf00      	nop
 8000a2c:	3710      	adds	r7, #16
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <sm_state_drive_exit>:

/* Drive Exit */
static void sm_state_drive_exit(TsStateMachine_t *const sm)
{
 8000a32:	b480      	push	{r7}
 8000a34:	b083      	sub	sp, #12
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
    // If requested Charge Connect to "charge_main"
    // Else Open Fet's and Connect to next State
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <sm_state_charge_entry>:

// ------------------ CHARGE STATE ------------------------------
/* Charge Enter */
static void sm_state_charge_entry(TsStateMachine_t *const sm)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
    // Close FET's
    sm_state_charge_main(sm);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f000 f804 	bl	8000a5c <sm_state_charge_main>
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <sm_state_charge_main>:

/* Charge Main*/
static void sm_state_charge_main(TsStateMachine_t *const sm)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 8000a64:	2300      	movs	r3, #0
 8000a66:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == true) && (sm->inhibit_drive_entry == true))
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	789b      	ldrb	r3, [r3, #2]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d006      	beq.n	8000a7e <sm_state_charge_main+0x22>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d002      	beq.n	8000a7e <sm_state_charge_main+0x22>
    {
        bms_state = eBmsState_Fault;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	73fb      	strb	r3, [r7, #15]
 8000a7c:	e01f      	b.n	8000abe <sm_state_charge_main+0x62>
    }
    else
    {
        switch(sm->request)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	791b      	ldrb	r3, [r3, #4]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d015      	beq.n	8000ab2 <sm_state_charge_main+0x56>
 8000a86:	2b03      	cmp	r3, #3
 8000a88:	dc16      	bgt.n	8000ab8 <sm_state_charge_main+0x5c>
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d002      	beq.n	8000a94 <sm_state_charge_main+0x38>
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d00c      	beq.n	8000aac <sm_state_charge_main+0x50>
 8000a92:	e011      	b.n	8000ab8 <sm_state_charge_main+0x5c>
        {
        case eBmsStateRequest_Drive:
            bms_state = (sm->inhibit_drive_entry == false) ? eBmsState_Drive: eBmsState_Charge;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	f083 0301 	eor.w	r3, r3, #1
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <sm_state_charge_main+0x4a>
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	e000      	b.n	8000aa8 <sm_state_charge_main+0x4c>
 8000aa6:	2304      	movs	r3, #4
 8000aa8:	73fb      	strb	r3, [r7, #15]
            break;
 8000aaa:	e008      	b.n	8000abe <sm_state_charge_main+0x62>
        case eBmsState_Idle:
            bms_state = eBmsState_Idle;
 8000aac:	2302      	movs	r3, #2
 8000aae:	73fb      	strb	r3, [r7, #15]
            break;
 8000ab0:	e005      	b.n	8000abe <sm_state_charge_main+0x62>
        case eBmsStateRequest_Sleep:
            bms_state = eBmsState_Sleep;
 8000ab2:	2305      	movs	r3, #5
 8000ab4:	73fb      	strb	r3, [r7, #15]
            break;
 8000ab6:	e002      	b.n	8000abe <sm_state_charge_main+0x62>
        default: // Continue in Drive State
            bms_state = eBmsState_Charge;
 8000ab8:	2304      	movs	r3, #4
 8000aba:	73fb      	strb	r3, [r7, #15]
            break;
 8000abc:	bf00      	nop
        }
    }
    app_bms_state_transition_handler(bms_state);
 8000abe:	7bfb      	ldrb	r3, [r7, #15]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ff37 	bl	8000934 <app_bms_state_transition_handler>
}
 8000ac6:	bf00      	nop
 8000ac8:	3710      	adds	r7, #16
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}

08000ace <sm_state_charge_exit>:

/* Charge Exit */
static void sm_state_charge_exit(TsStateMachine_t *const sm)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
    // Stop Balancing
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <sm_state_fault_entry>:

// ------------------ FAULT STATE ------------------------------
/* Fault entry */
static void sm_state_fault_entry(TsStateMachine_t *const sm)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
    //TODO Open FET's
    sm_state_fault_main(sm);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f000 f804 	bl	8000af8 <sm_state_fault_main>
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <sm_state_fault_main>:

/* Fault Main */
static void sm_state_fault_main(TsStateMachine_t *const sm)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 8000b00:	2300      	movs	r3, #0
 8000b02:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == false) && (sm->inhibit_drive_entry == false))
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	789b      	ldrb	r3, [r3, #2]
 8000b08:	f083 0301 	eor.w	r3, r3, #1
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d009      	beq.n	8000b26 <sm_state_fault_main+0x2e>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	f083 0301 	eor.w	r3, r3, #1
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d002      	beq.n	8000b26 <sm_state_fault_main+0x2e>
    {
        bms_state = eBmsState_Idle;
 8000b20:	2302      	movs	r3, #2
 8000b22:	73fb      	strb	r3, [r7, #15]
 8000b24:	e008      	b.n	8000b38 <sm_state_fault_main+0x40>
    }
    else if (sm->request == eBmsStateRequest_Sleep)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	791b      	ldrb	r3, [r3, #4]
 8000b2a:	2b03      	cmp	r3, #3
 8000b2c:	d102      	bne.n	8000b34 <sm_state_fault_main+0x3c>
    {
        bms_state = eBmsState_Sleep;
 8000b2e:	2305      	movs	r3, #5
 8000b30:	73fb      	strb	r3, [r7, #15]
 8000b32:	e001      	b.n	8000b38 <sm_state_fault_main+0x40>
    }
    else
    {
        // Continue in fault state
        bms_state = eBmsState_Fault;
 8000b34:	2301      	movs	r3, #1
 8000b36:	73fb      	strb	r3, [r7, #15]
    }
    app_bms_state_transition_handler(bms_state);
 8000b38:	7bfb      	ldrb	r3, [r7, #15]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fefa 	bl	8000934 <app_bms_state_transition_handler>
}
 8000b40:	bf00      	nop
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <sm_state_fault_exit>:

/* Fault exit */
static void sm_state_fault_exit(TsStateMachine_t *const sm)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <sm_state_idle_entry>:

// ------------------ IDLE STATE ------------------------------
/* Idle entry */
static void sm_state_idle_entry(TsStateMachine_t *const sm)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
    //TODO: Command FET's to Open

    // Jump to Idle Main
    sm_state_idle_main(sm);
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f000 f804 	bl	8000b72 <sm_state_idle_main>
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <sm_state_idle_main>:

/* Idle main */
static void sm_state_idle_main(TsStateMachine_t *const sm)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b084      	sub	sp, #16
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == true) && (sm->inhibit_drive_entry == true))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	789b      	ldrb	r3, [r3, #2]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d006      	beq.n	8000b94 <sm_state_idle_main+0x22>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d002      	beq.n	8000b94 <sm_state_idle_main+0x22>
    {
        bms_state = eBmsState_Fault;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	73fb      	strb	r3, [r7, #15]
 8000b92:	e027      	b.n	8000be4 <sm_state_idle_main+0x72>
    }
    else
    {
        switch(sm->request)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	791b      	ldrb	r3, [r3, #4]
 8000b98:	2b03      	cmp	r3, #3
 8000b9a:	d01a      	beq.n	8000bd2 <sm_state_idle_main+0x60>
 8000b9c:	2b03      	cmp	r3, #3
 8000b9e:	dc1b      	bgt.n	8000bd8 <sm_state_idle_main+0x66>
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d002      	beq.n	8000baa <sm_state_idle_main+0x38>
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d00a      	beq.n	8000bbe <sm_state_idle_main+0x4c>
 8000ba8:	e016      	b.n	8000bd8 <sm_state_idle_main+0x66>
        {
        case eBmsStateRequest_Drive:
            if(sm->inhibit_drive_entry == false)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	f083 0301 	eor.w	r3, r3, #1
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d012      	beq.n	8000bde <sm_state_idle_main+0x6c>
            {
                bms_state = eBmsState_Drive;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8000bbc:	e00f      	b.n	8000bde <sm_state_idle_main+0x6c>
        case eBmsStateRequest_Charge:
            if(sm->inhibit_charge_entry == false)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	789b      	ldrb	r3, [r3, #2]
 8000bc2:	f083 0301 	eor.w	r3, r3, #1
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d00a      	beq.n	8000be2 <sm_state_idle_main+0x70>
            {
                bms_state = eBmsState_Charge;
 8000bcc:	2304      	movs	r3, #4
 8000bce:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8000bd0:	e007      	b.n	8000be2 <sm_state_idle_main+0x70>
        case eBmsStateRequest_Sleep:
            // TODO Check for sleep conditions
            bms_state = eBmsState_Sleep;
 8000bd2:	2305      	movs	r3, #5
 8000bd4:	73fb      	strb	r3, [r7, #15]
            break;
 8000bd6:	e005      	b.n	8000be4 <sm_state_idle_main+0x72>
        default: // Continue in Idle State
            bms_state = eBmsState_Idle;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	73fb      	strb	r3, [r7, #15]
        break;
 8000bdc:	e002      	b.n	8000be4 <sm_state_idle_main+0x72>
            break;
 8000bde:	bf00      	nop
 8000be0:	e000      	b.n	8000be4 <sm_state_idle_main+0x72>
            break;
 8000be2:	bf00      	nop
        }
    }
    app_bms_state_transition_handler(bms_state);
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff fea4 	bl	8000934 <app_bms_state_transition_handler>
}
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <sm_state_idle_exit>:

/* Idle exit */
static void sm_state_idle_exit(TsStateMachine_t *const sm)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <sm_state_sleep_entry>:

// ------------------ SLEEP STATE ------------------------------
/* Sleep entry */
static void sm_state_sleep_entry(TsStateMachine_t *const sm)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <sm_state_sleep_main>:
static void sm_state_sleep_main(TsStateMachine_t *const sm)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <sm_state_sleep_exit>:
static void sm_state_sleep_exit(TsStateMachine_t *const sm)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <sm_state_unknown_main>:

static void sm_state_unknown_main(TsStateMachine_t *const sm)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <byte_map>:

static int16_t app_gauge_burst_read(TsDataBlockConfig_t *pDataBlockCfg);
static int16_t app_gauge_map_read_data(uint8_t *pBuff, uint8_t blockIdx);

static inline uint16_t byte_map(uint8_t lsb, uint8_t msb)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	460a      	mov	r2, r1
 8000c62:	71fb      	strb	r3, [r7, #7]
 8000c64:	4613      	mov	r3, r2
 8000c66:	71bb      	strb	r3, [r7, #6]
	return (msb << 8 | lsb);
 8000c68:	79bb      	ldrb	r3, [r7, #6]
 8000c6a:	021b      	lsls	r3, r3, #8
 8000c6c:	b21a      	sxth	r2, r3
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	b21b      	sxth	r3, r3
 8000c72:	4313      	orrs	r3, r2
 8000c74:	b21b      	sxth	r3, r3
 8000c76:	b29b      	uxth	r3, r3
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <app_gauge_burst_read>:

static int16_t app_gauge_burst_read(TsDataBlockConfig_t *pDataBlockCfg)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af02      	add	r7, sp, #8
 8000c8a:	6078      	str	r0, [r7, #4]
	int16_t ret_val = SYS_ERR;
 8000c8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c90:	81fb      	strh	r3, [r7, #14]
	do
	{
		if(NULL == pDataBlockCfg)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d020      	beq.n	8000cda <app_gauge_burst_read+0x56>
		{
			break;
		}
		if (pDataBlockCfg->Len > BQ_RD_BUFFER_LEN)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	785b      	ldrb	r3, [r3, #1]
 8000c9c:	2b14      	cmp	r3, #20
 8000c9e:	d81e      	bhi.n	8000cde <app_gauge_burst_read+0x5a>
		{
			break;
		}
		if(HAL_OK != HAL_I2C_Master_Transmit(&hi2c1, BQ_WR_ADDR, &pDataBlockCfg->Addr, sizeof(pDataBlockCfg->Addr), 500))
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	2301      	movs	r3, #1
 8000caa:	21aa      	movs	r1, #170	; 0xaa
 8000cac:	4811      	ldr	r0, [pc, #68]	; (8000cf4 <app_gauge_burst_read+0x70>)
 8000cae:	f003 fc57 	bl	8004560 <HAL_I2C_Master_Transmit>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d114      	bne.n	8000ce2 <app_gauge_burst_read+0x5e>
		{
			break;
		}

		/* Master request Slave for data */
		if (HAL_OK != HAL_I2C_Master_Receive (&hi2c1, BQ_RD_ADDR, gauge_read_buffer, pDataBlockCfg->Len, 500))
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	785b      	ldrb	r3, [r3, #1]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000cc2:	9200      	str	r2, [sp, #0]
 8000cc4:	4a0c      	ldr	r2, [pc, #48]	; (8000cf8 <app_gauge_burst_read+0x74>)
 8000cc6:	21ab      	movs	r1, #171	; 0xab
 8000cc8:	480a      	ldr	r0, [pc, #40]	; (8000cf4 <app_gauge_burst_read+0x70>)
 8000cca:	f003 fd47 	bl	800475c <HAL_I2C_Master_Receive>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d108      	bne.n	8000ce6 <app_gauge_burst_read+0x62>
		{
			break;
		}

		ret_val = SYS_OK;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	81fb      	strh	r3, [r7, #14]
 8000cd8:	e006      	b.n	8000ce8 <app_gauge_burst_read+0x64>
			break;
 8000cda:	bf00      	nop
 8000cdc:	e004      	b.n	8000ce8 <app_gauge_burst_read+0x64>
			break;
 8000cde:	bf00      	nop
 8000ce0:	e002      	b.n	8000ce8 <app_gauge_burst_read+0x64>
			break;
 8000ce2:	bf00      	nop
 8000ce4:	e000      	b.n	8000ce8 <app_gauge_burst_read+0x64>
			break;
 8000ce6:	bf00      	nop

	}while(false);

	return ret_val;
 8000ce8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000470 	.word	0x20000470
 8000cf8:	200000e8 	.word	0x200000e8

08000cfc <app_gauge_map_read_data>:

static int16_t app_gauge_map_read_data(uint8_t *pBuff, uint8_t blockIdx)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	70fb      	strb	r3, [r7, #3]
	int16_t ret_val = SYS_ERR;
 8000d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d0c:	81fb      	strh	r3, [r7, #14]
	do
	{
		if(NULL == pBuff)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d069      	beq.n	8000de8 <app_gauge_map_read_data+0xec>
		{
			break;
		}
		if(blockIdx > BQ_NUM_BURST_RD_BLOCKS)
 8000d14:	78fb      	ldrb	r3, [r7, #3]
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	d868      	bhi.n	8000dec <app_gauge_map_read_data+0xf0>
		{
			break;
		}
		switch(blockIdx)
 8000d1a:	78fb      	ldrb	r3, [r7, #3]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d15f      	bne.n	8000de0 <app_gauge_map_read_data+0xe4>
		{
		case eAlgoFet_BLOCK0:
			BQ34_GaugeInfo.StateOfCharge = pBuff[0];
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	781a      	ldrb	r2, [r3, #0]
 8000d24:	4b35      	ldr	r3, [pc, #212]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000d26:	709a      	strb	r2, [r3, #2]
			BQ34_GaugeInfo.vStack = byte_map(pBuff[6], pBuff[7]);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	3306      	adds	r3, #6
 8000d2c:	781a      	ldrb	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	3307      	adds	r3, #7
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	4619      	mov	r1, r3
 8000d36:	4610      	mov	r0, r2
 8000d38:	f7ff ff8e 	bl	8000c58 <byte_map>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b2e      	ldr	r3, [pc, #184]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000d42:	811a      	strh	r2, [r3, #8]
			BQ34_GaugeInfo.Current = byte_map(pBuff[14], pBuff[15]);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	330e      	adds	r3, #14
 8000d48:	781a      	ldrb	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	330f      	adds	r3, #15
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	4619      	mov	r1, r3
 8000d52:	4610      	mov	r0, r2
 8000d54:	f7ff ff80 	bl	8000c58 <byte_map>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	4b27      	ldr	r3, [pc, #156]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000d5e:	821a      	strh	r2, [r3, #16]
			BQ34_GaugeInfo.Temperature = byte_map(pBuff[10], pBuff[11]);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	330a      	adds	r3, #10
 8000d64:	781a      	ldrb	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	330b      	adds	r3, #11
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4610      	mov	r0, r2
 8000d70:	f7ff ff72 	bl	8000c58 <byte_map>
 8000d74:	4603      	mov	r3, r0
 8000d76:	461a      	mov	r2, r3
 8000d78:	4b20      	ldr	r3, [pc, #128]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000d7a:	819a      	strh	r2, [r3, #12]

			App_GaugeData.SoC = BQ34_GaugeInfo.StateOfCharge;
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000d7e:	789b      	ldrb	r3, [r3, #2]
 8000d80:	461a      	mov	r2, r3
 8000d82:	4b1f      	ldr	r3, [pc, #124]	; (8000e00 <app_gauge_map_read_data+0x104>)
 8000d84:	601a      	str	r2, [r3, #0]
			App_GaugeData.vStack = (float)BQ34_GaugeInfo.vStack/1000;
 8000d86:	4b1d      	ldr	r3, [pc, #116]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000d88:	891b      	ldrh	r3, [r3, #8]
 8000d8a:	ee07 3a90 	vmov	s15, r3
 8000d8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d92:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8000e04 <app_gauge_map_read_data+0x108>
 8000d96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d9a:	4b19      	ldr	r3, [pc, #100]	; (8000e00 <app_gauge_map_read_data+0x104>)
 8000d9c:	edc3 7a03 	vstr	s15, [r3, #12]
			App_GaugeData.BatTemp = (float)(BQ34_GaugeInfo.Temperature / 10) - 273.15f;
 8000da0:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000da2:	899b      	ldrh	r3, [r3, #12]
 8000da4:	4a18      	ldr	r2, [pc, #96]	; (8000e08 <app_gauge_map_read_data+0x10c>)
 8000da6:	fba2 2303 	umull	r2, r3, r2, r3
 8000daa:	08db      	lsrs	r3, r3, #3
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	ee07 3a90 	vmov	s15, r3
 8000db2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000db6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000e0c <app_gauge_map_read_data+0x110>
 8000dba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000dbe:	4b10      	ldr	r3, [pc, #64]	; (8000e00 <app_gauge_map_read_data+0x104>)
 8000dc0:	edc3 7a05 	vstr	s15, [r3, #20]
			App_GaugeData.InstCurrent = (float)BQ34_GaugeInfo.Current/1000;
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	; (8000dfc <app_gauge_map_read_data+0x100>)
 8000dc6:	8a1b      	ldrh	r3, [r3, #16]
 8000dc8:	ee07 3a90 	vmov	s15, r3
 8000dcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dd0:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000e04 <app_gauge_map_read_data+0x108>
 8000dd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dd8:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <app_gauge_map_read_data+0x104>)
 8000dda:	edc3 7a06 	vstr	s15, [r3, #24]
			break;
 8000dde:	e000      	b.n	8000de2 <app_gauge_map_read_data+0xe6>
		default:
			break;
 8000de0:	bf00      	nop
		}

		ret_val = SYS_OK;
 8000de2:	2300      	movs	r3, #0
 8000de4:	81fb      	strh	r3, [r7, #14]
 8000de6:	e002      	b.n	8000dee <app_gauge_map_read_data+0xf2>
			break;
 8000de8:	bf00      	nop
 8000dea:	e000      	b.n	8000dee <app_gauge_map_read_data+0xf2>
			break;
 8000dec:	bf00      	nop
	}while(false);

	return ret_val;
 8000dee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	200000b0 	.word	0x200000b0
 8000e00:	200000c4 	.word	0x200000c4
 8000e04:	447a0000 	.word	0x447a0000
 8000e08:	cccccccd 	.word	0xcccccccd
 8000e0c:	43889333 	.word	0x43889333

08000e10 <app_gauge_init>:

int16_t app_gauge_init(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 8000e16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e1a:	80fb      	strh	r3, [r7, #6]

    // Config block reads
    block_read_cfg[eAlgoFet_BLOCK0].Addr = 0x02u;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <app_gauge_init+0x2c>)
 8000e1e:	2202      	movs	r2, #2
 8000e20:	701a      	strb	r2, [r3, #0]
    block_read_cfg[eAlgoFet_BLOCK0].Len = 18u;
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <app_gauge_init+0x2c>)
 8000e24:	2212      	movs	r2, #18
 8000e26:	705a      	strb	r2, [r3, #1]

    ret_val = SYS_OK;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	80fb      	strh	r3, [r7, #6]

    return ret_val;
 8000e2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	200000e0 	.word	0x200000e0

08000e40 <app_gauge_tick>:

int16_t app_gauge_tick(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 8000e46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e4a:	80fb      	strh	r3, [r7, #6]
    do
    {
    	// Read SoC
    	if(SYS_OK != app_gauge_burst_read(&block_read_cfg[eAlgoFet_BLOCK0]))
 8000e4c:	480c      	ldr	r0, [pc, #48]	; (8000e80 <app_gauge_tick+0x40>)
 8000e4e:	f7ff ff19 	bl	8000c84 <app_gauge_burst_read>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d109      	bne.n	8000e6c <app_gauge_tick+0x2c>
    	{
    		break;
    	}
    	if(SYS_OK != app_gauge_map_read_data(gauge_read_buffer, eAlgoFet_BLOCK0))
 8000e58:	2100      	movs	r1, #0
 8000e5a:	480a      	ldr	r0, [pc, #40]	; (8000e84 <app_gauge_tick+0x44>)
 8000e5c:	f7ff ff4e 	bl	8000cfc <app_gauge_map_read_data>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d104      	bne.n	8000e70 <app_gauge_tick+0x30>
    	{
    	    break;
    	}
    	ret_val = SYS_OK;
 8000e66:	2300      	movs	r3, #0
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	e002      	b.n	8000e72 <app_gauge_tick+0x32>
    		break;
 8000e6c:	bf00      	nop
 8000e6e:	e000      	b.n	8000e72 <app_gauge_tick+0x32>
    	    break;
 8000e70:	bf00      	nop
    }while(false);
    return ret_val;
 8000e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200000e0 	.word	0x200000e0
 8000e84:	200000e8 	.word	0x200000e8

08000e88 <app_sys_init>:

#include "app_afe.h"
#include "app_fuel_gauge.h"

int16_t app_sys_init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	int16_t ret_val = SYS_ERR;
 8000e8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e92:	80fb      	strh	r3, [r7, #6]
	do
	{
		// TODO:
		// IO Init
		(void) MX_GPIO_Init();
 8000e94:	f000 fa58 	bl	8001348 <MX_GPIO_Init>
		// I2C Init
		(void) MX_I2C1_Init();
 8000e98:	f000 fb32 	bl	8001500 <MX_I2C1_Init>
		// SPI Init
		(void) MX_SPI1_Init();
 8000e9c:	f000 fcc0 	bl	8001820 <MX_SPI1_Init>
		// CAN Init
		(void) MX_CAN1_Init();
 8000ea0:	f000 f8c4 	bl	800102c <MX_CAN1_Init>
		// PWM Init
		(void) MX_DMA_Init();
 8000ea4:	f000 f960 	bl	8001168 <MX_DMA_Init>
		// ADC Init
		(void) MX_ADC1_Init();
 8000ea8:	f000 f82a 	bl	8000f00 <MX_ADC1_Init>

	}while(false);

	return ret_val;
 8000eac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <app_sys_peripheral_init>:

int16_t app_sys_peripheral_init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
	int16_t ret_val = SYS_ERR;
 8000ebe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ec2:	80fb      	strh	r3, [r7, #6]
	do
	{
		// TODO:
		// AFE Init
		if(SYS_OK != app_afe_init())
 8000ec4:	f7ff fd14 	bl	80008f0 <app_afe_init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10c      	bne.n	8000ee8 <app_sys_peripheral_init+0x30>
		{
			break;
		}
		// Fuel Gauge Init
		if(SYS_OK != app_gauge_init())
 8000ece:	f7ff ff9f 	bl	8000e10 <app_gauge_init>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d109      	bne.n	8000eec <app_sys_peripheral_init+0x34>
		{
			break;
		}
		//State Machine Init
		if(SYS_OK != app_bms_sm_init())
 8000ed8:	f7ff fd1a 	bl	8000910 <app_bms_sm_init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d106      	bne.n	8000ef0 <app_sys_peripheral_init+0x38>
		{
		    break;
		}
		// CAN NW Init

		ret_val = SYS_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	80fb      	strh	r3, [r7, #6]
 8000ee6:	e004      	b.n	8000ef2 <app_sys_peripheral_init+0x3a>
			break;
 8000ee8:	bf00      	nop
 8000eea:	e002      	b.n	8000ef2 <app_sys_peripheral_init+0x3a>
			break;
 8000eec:	bf00      	nop
 8000eee:	e000      	b.n	8000ef2 <app_sys_peripheral_init+0x3a>
		    break;
 8000ef0:	bf00      	nop
	}while(false);

	return ret_val;
 8000ef2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f06:	463b      	mov	r3, r7
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f12:	4b21      	ldr	r3, [pc, #132]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f14:	4a21      	ldr	r2, [pc, #132]	; (8000f9c <MX_ADC1_Init+0x9c>)
 8000f16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f18:	4b1f      	ldr	r3, [pc, #124]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f20:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f26:	4b1c      	ldr	r3, [pc, #112]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f2c:	4b1a      	ldr	r3, [pc, #104]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f32:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f3a:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f40:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f42:	4a17      	ldr	r2, [pc, #92]	; (8000fa0 <MX_ADC1_Init+0xa0>)
 8000f44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f46:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f4c:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f60:	480d      	ldr	r0, [pc, #52]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f62:	f000 ffa5 	bl	8001eb0 <HAL_ADC_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f6c:	f000 fc48 	bl	8001800 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f70:	230a      	movs	r3, #10
 8000f72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f74:	2301      	movs	r3, #1
 8000f76:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <MX_ADC1_Init+0x98>)
 8000f82:	f001 f901 	bl	8002188 <HAL_ADC_ConfigChannel>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f8c:	f000 fc38 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	200000fc 	.word	0x200000fc
 8000f9c:	40012000 	.word	0x40012000
 8000fa0:	0f000001 	.word	0x0f000001

08000fa4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	; 0x28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a17      	ldr	r2, [pc, #92]	; (8001020 <HAL_ADC_MspInit+0x7c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d127      	bne.n	8001016 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <HAL_ADC_MspInit+0x80>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fce:	4a15      	ldr	r2, [pc, #84]	; (8001024 <HAL_ADC_MspInit+0x80>)
 8000fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd6:	4b13      	ldr	r3, [pc, #76]	; (8001024 <HAL_ADC_MspInit+0x80>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fde:	613b      	str	r3, [r7, #16]
 8000fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <HAL_ADC_MspInit+0x80>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <HAL_ADC_MspInit+0x80>)
 8000fec:	f043 0304 	orr.w	r3, r3, #4
 8000ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <HAL_ADC_MspInit+0x80>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f003 0304 	and.w	r3, r3, #4
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = TEMP1_IN_Pin|TEMP2_IN_Pin;
 8000ffe:	2303      	movs	r3, #3
 8001000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001002:	2303      	movs	r3, #3
 8001004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	4805      	ldr	r0, [pc, #20]	; (8001028 <HAL_ADC_MspInit+0x84>)
 8001012:	f002 fd83 	bl	8003b1c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001016:	bf00      	nop
 8001018:	3728      	adds	r7, #40	; 0x28
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40012000 	.word	0x40012000
 8001024:	40023800 	.word	0x40023800
 8001028:	40020800 	.word	0x40020800

0800102c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001030:	4b17      	ldr	r3, [pc, #92]	; (8001090 <MX_CAN1_Init+0x64>)
 8001032:	4a18      	ldr	r2, [pc, #96]	; (8001094 <MX_CAN1_Init+0x68>)
 8001034:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001036:	4b16      	ldr	r3, [pc, #88]	; (8001090 <MX_CAN1_Init+0x64>)
 8001038:	2205      	movs	r2, #5
 800103a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_CAN1_Init+0x64>)
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001042:	4b13      	ldr	r3, [pc, #76]	; (8001090 <MX_CAN1_Init+0x64>)
 8001044:	2200      	movs	r2, #0
 8001046:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_CAN1_Init+0x64>)
 800104a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800104e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001050:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_CAN1_Init+0x64>)
 8001052:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001056:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001058:	4b0d      	ldr	r3, [pc, #52]	; (8001090 <MX_CAN1_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800105e:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MX_CAN1_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001064:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <MX_CAN1_Init+0x64>)
 8001066:	2200      	movs	r2, #0
 8001068:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MX_CAN1_Init+0x64>)
 800106c:	2200      	movs	r2, #0
 800106e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001070:	4b07      	ldr	r3, [pc, #28]	; (8001090 <MX_CAN1_Init+0x64>)
 8001072:	2200      	movs	r2, #0
 8001074:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <MX_CAN1_Init+0x64>)
 8001078:	2200      	movs	r2, #0
 800107a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800107c:	4804      	ldr	r0, [pc, #16]	; (8001090 <MX_CAN1_Init+0x64>)
 800107e:	f001 fb03 	bl	8002688 <HAL_CAN_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001088:	f000 fbba 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000144 	.word	0x20000144
 8001094:	40006400 	.word	0x40006400

08001098 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08a      	sub	sp, #40	; 0x28
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a29      	ldr	r2, [pc, #164]	; (800115c <HAL_CAN_MspInit+0xc4>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d14c      	bne.n	8001154 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
 80010be:	4b28      	ldr	r3, [pc, #160]	; (8001160 <HAL_CAN_MspInit+0xc8>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	4a27      	ldr	r2, [pc, #156]	; (8001160 <HAL_CAN_MspInit+0xc8>)
 80010c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010c8:	6413      	str	r3, [r2, #64]	; 0x40
 80010ca:	4b25      	ldr	r3, [pc, #148]	; (8001160 <HAL_CAN_MspInit+0xc8>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	4b21      	ldr	r3, [pc, #132]	; (8001160 <HAL_CAN_MspInit+0xc8>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	4a20      	ldr	r2, [pc, #128]	; (8001160 <HAL_CAN_MspInit+0xc8>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	6313      	str	r3, [r2, #48]	; 0x30
 80010e6:	4b1e      	ldr	r3, [pc, #120]	; (8001160 <HAL_CAN_MspInit+0xc8>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80010f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f8:	2302      	movs	r3, #2
 80010fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001100:	2303      	movs	r3, #3
 8001102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001104:	2309      	movs	r3, #9
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	4619      	mov	r1, r3
 800110e:	4815      	ldr	r0, [pc, #84]	; (8001164 <HAL_CAN_MspInit+0xcc>)
 8001110:	f002 fd04 	bl	8003b1c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2105      	movs	r1, #5
 8001118:	2013      	movs	r0, #19
 800111a:	f002 f835 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800111e:	2013      	movs	r0, #19
 8001120:	f002 f85e 	bl	80031e0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2105      	movs	r1, #5
 8001128:	2014      	movs	r0, #20
 800112a:	f002 f82d 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800112e:	2014      	movs	r0, #20
 8001130:	f002 f856 	bl	80031e0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2105      	movs	r1, #5
 8001138:	2015      	movs	r0, #21
 800113a:	f002 f825 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800113e:	2015      	movs	r0, #21
 8001140:	f002 f84e 	bl	80031e0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001144:	2200      	movs	r2, #0
 8001146:	2105      	movs	r1, #5
 8001148:	2016      	movs	r0, #22
 800114a:	f002 f81d 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800114e:	2016      	movs	r0, #22
 8001150:	f002 f846 	bl	80031e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001154:	bf00      	nop
 8001156:	3728      	adds	r7, #40	; 0x28
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40006400 	.word	0x40006400
 8001160:	40023800 	.word	0x40023800
 8001164:	40020000 	.word	0x40020000

08001168 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <MX_DMA_Init+0x88>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a1e      	ldr	r2, [pc, #120]	; (80011f0 <MX_DMA_Init+0x88>)
 8001178:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <MX_DMA_Init+0x88>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <MX_DMA_Init+0x88>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a17      	ldr	r2, [pc, #92]	; (80011f0 <MX_DMA_Init+0x88>)
 8001194:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <MX_DMA_Init+0x88>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2105      	movs	r1, #5
 80011aa:	200b      	movs	r0, #11
 80011ac:	f001 ffec 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80011b0:	200b      	movs	r0, #11
 80011b2:	f002 f815 	bl	80031e0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2105      	movs	r1, #5
 80011ba:	2011      	movs	r0, #17
 80011bc:	f001 ffe4 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80011c0:	2011      	movs	r0, #17
 80011c2:	f002 f80d 	bl	80031e0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2105      	movs	r1, #5
 80011ca:	2038      	movs	r0, #56	; 0x38
 80011cc:	f001 ffdc 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011d0:	2038      	movs	r0, #56	; 0x38
 80011d2:	f002 f805 	bl	80031e0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2105      	movs	r1, #5
 80011da:	203b      	movs	r0, #59	; 0x3b
 80011dc:	f001 ffd4 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80011e0:	203b      	movs	r0, #59	; 0x3b
 80011e2:	f001 fffd 	bl	80031e0 <HAL_NVIC_EnableIRQ>

}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800

080011f4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	4a07      	ldr	r2, [pc, #28]	; (8001220 <vApplicationGetIdleTaskMemory+0x2c>)
 8001204:	601a      	str	r2, [r3, #0]
    *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	4a06      	ldr	r2, [pc, #24]	; (8001224 <vApplicationGetIdleTaskMemory+0x30>)
 800120a:	601a      	str	r2, [r3, #0]
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2280      	movs	r2, #128	; 0x80
 8001210:	601a      	str	r2, [r3, #0]
    /* place for user code */
}
 8001212:	bf00      	nop
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	200001bc 	.word	0x200001bc
 8001224:	20000270 	.word	0x20000270

08001228 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8001228:	b5b0      	push	{r4, r5, r7, lr}
 800122a:	b09e      	sub	sp, #120	; 0x78
 800122c:	af00      	add	r7, sp, #0
    /* start timers, add new ones, ... */
    /* USER CODE END RTOS_TIMERS */

    /* Create the queue(s) */
    /* definition and creation of can_tx_queue */
    osMessageQDef(can_tx_queue, 512, uint8_t);
 800122e:	4b2c      	ldr	r3, [pc, #176]	; (80012e0 <MX_FREERTOS_Init+0xb8>)
 8001230:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8001234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    can_tx_queueHandle = osMessageCreate(osMessageQ(can_tx_queue), NULL);
 800123a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800123e:	2100      	movs	r1, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f007 fe7d 	bl	8008f40 <osMessageCreate>
 8001246:	4603      	mov	r3, r0
 8001248:	4a26      	ldr	r2, [pc, #152]	; (80012e4 <MX_FREERTOS_Init+0xbc>)
 800124a:	6013      	str	r3, [r2, #0]

    /* definition and creation of can_rx_queue */
    osMessageQDef(can_rx_queue, 512, uint8_t);
 800124c:	4b24      	ldr	r3, [pc, #144]	; (80012e0 <MX_FREERTOS_Init+0xb8>)
 800124e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001252:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001254:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    can_rx_queueHandle = osMessageCreate(osMessageQ(can_rx_queue), NULL);
 8001258:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f007 fe6e 	bl	8008f40 <osMessageCreate>
 8001264:	4603      	mov	r3, r0
 8001266:	4a20      	ldr	r2, [pc, #128]	; (80012e8 <MX_FREERTOS_Init+0xc0>)
 8001268:	6013      	str	r3, [r2, #0]
    /* add queues, ... */
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* definition and creation of APP_1HZ_TASK */
    osThreadDef(APP_1HZ_TASK, app_task_1Hz, osPriorityNormal, 0, 128);
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <MX_FREERTOS_Init+0xc4>)
 800126c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001270:	461d      	mov	r5, r3
 8001272:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001274:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001276:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800127a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    APP_1HZ_TASKHandle = osThreadCreate(osThread(APP_1HZ_TASK), NULL);
 800127e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f007 fe0f 	bl	8008ea8 <osThreadCreate>
 800128a:	4603      	mov	r3, r0
 800128c:	4a18      	ldr	r2, [pc, #96]	; (80012f0 <MX_FREERTOS_Init+0xc8>)
 800128e:	6013      	str	r3, [r2, #0]

    /* definition and creation of APP_10HZ_TASK */
    osThreadDef(APP_10HZ_TASK, app_task_10hz, osPriorityAboveNormal, 0, 128);
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <MX_FREERTOS_Init+0xcc>)
 8001292:	f107 0420 	add.w	r4, r7, #32
 8001296:	461d      	mov	r5, r3
 8001298:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800129a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800129c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    APP_10HZ_TASKHandle = osThreadCreate(osThread(APP_10HZ_TASK), NULL);
 80012a4:	f107 0320 	add.w	r3, r7, #32
 80012a8:	2100      	movs	r1, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f007 fdfc 	bl	8008ea8 <osThreadCreate>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4a11      	ldr	r2, [pc, #68]	; (80012f8 <MX_FREERTOS_Init+0xd0>)
 80012b4:	6013      	str	r3, [r2, #0]

    /* definition and creation of APP_100HZ_TASK */
    osThreadDef(APP_100HZ_TASK, app_task_100hz, osPriorityHigh, 0, 128);
 80012b6:	4b11      	ldr	r3, [pc, #68]	; (80012fc <MX_FREERTOS_Init+0xd4>)
 80012b8:	1d3c      	adds	r4, r7, #4
 80012ba:	461d      	mov	r5, r3
 80012bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    APP_100HZ_TASKHandle = osThreadCreate(osThread(APP_100HZ_TASK), NULL);
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f007 fdeb 	bl	8008ea8 <osThreadCreate>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a0a      	ldr	r2, [pc, #40]	; (8001300 <MX_FREERTOS_Init+0xd8>)
 80012d6:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    /* USER CODE END RTOS_THREADS */
}
 80012d8:	bf00      	nop
 80012da:	3778      	adds	r7, #120	; 0x78
 80012dc:	46bd      	mov	sp, r7
 80012de:	bdb0      	pop	{r4, r5, r7, pc}
 80012e0:	0800a764 	.word	0x0800a764
 80012e4:	200001b4 	.word	0x200001b4
 80012e8:	200001b8 	.word	0x200001b8
 80012ec:	0800a774 	.word	0x0800a774
 80012f0:	200001a8 	.word	0x200001a8
 80012f4:	0800a790 	.word	0x0800a790
 80012f8:	200001ac 	.word	0x200001ac
 80012fc:	0800a7ac 	.word	0x0800a7ac
 8001300:	200001b0 	.word	0x200001b0

08001304 <app_task_1Hz>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_app_task_1Hz */
void app_task_1Hz(void const *argument)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN app_task_1Hz */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 1000;
 800130c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001310:	60fb      	str	r3, [r7, #12]
    xLastWakeTime = xTaskGetTickCount();
 8001312:	f008 fab1 	bl	8009878 <xTaskGetTickCount>
 8001316:	60b8      	str	r0, [r7, #8]
    /* Infinite loop */
    for (;;)
    {
        app_gauge_tick();
 8001318:	f7ff fd92 	bl	8000e40 <app_gauge_tick>
    {
 800131c:	e7fc      	b.n	8001318 <app_task_1Hz+0x14>

0800131e <app_task_10hz>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_app_task_10hz */
void app_task_10hz(void const *argument)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN app_task_10hz */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 100;
 8001326:	2364      	movs	r3, #100	; 0x64
 8001328:	60fb      	str	r3, [r7, #12]
    xLastWakeTime = xTaskGetTickCount();
 800132a:	f008 faa5 	bl	8009878 <xTaskGetTickCount>
 800132e:	60b8      	str	r0, [r7, #8]
    /* Infinite loop */
    for (;;)
 8001330:	e7fe      	b.n	8001330 <app_task_10hz+0x12>

08001332 <app_task_100hz>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_app_task_100hz */
void app_task_100hz(void const *argument)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b084      	sub	sp, #16
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN app_task_100hz */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 10;
 800133a:	230a      	movs	r3, #10
 800133c:	60fb      	str	r3, [r7, #12]
    xLastWakeTime = xTaskGetTickCount();
 800133e:	f008 fa9b 	bl	8009878 <xTaskGetTickCount>
 8001342:	60b8      	str	r0, [r7, #8]
    /* Infinite loop */
    for (;;)
 8001344:	e7fe      	b.n	8001344 <app_task_100hz+0x12>
	...

08001348 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	; 0x28
 800134c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	609a      	str	r2, [r3, #8]
 800135a:	60da      	str	r2, [r3, #12]
 800135c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
 8001362:	4b62      	ldr	r3, [pc, #392]	; (80014ec <MX_GPIO_Init+0x1a4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a61      	ldr	r2, [pc, #388]	; (80014ec <MX_GPIO_Init+0x1a4>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b5f      	ldr	r3, [pc, #380]	; (80014ec <MX_GPIO_Init+0x1a4>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	4b5b      	ldr	r3, [pc, #364]	; (80014ec <MX_GPIO_Init+0x1a4>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a5a      	ldr	r2, [pc, #360]	; (80014ec <MX_GPIO_Init+0x1a4>)
 8001384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b58      	ldr	r3, [pc, #352]	; (80014ec <MX_GPIO_Init+0x1a4>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	4b54      	ldr	r3, [pc, #336]	; (80014ec <MX_GPIO_Init+0x1a4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a53      	ldr	r2, [pc, #332]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b51      	ldr	r3, [pc, #324]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	4b4d      	ldr	r3, [pc, #308]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a4c      	ldr	r2, [pc, #304]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013bc:	f043 0302 	orr.w	r3, r3, #2
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b4a      	ldr	r3, [pc, #296]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0302 	and.w	r3, r3, #2
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	4b46      	ldr	r3, [pc, #280]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a45      	ldr	r2, [pc, #276]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013d8:	f043 0308 	orr.w	r3, r3, #8
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b43      	ldr	r3, [pc, #268]	; (80014ec <MX_GPIO_Init+0x1a4>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_SHUT_Pin|AFE_WAKE_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2106      	movs	r1, #6
 80013ee:	4840      	ldr	r0, [pc, #256]	; (80014f0 <MX_GPIO_Init+0x1a8>)
 80013f0:	f002 feb8 	bl	8004164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SP1_CS_Pin|DFETOFF_OUT_Pin|LED3_OUT_Pin|LED2_OUT_Pin
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 611f 	mov.w	r1, #2544	; 0x9f0
 80013fa:	483e      	ldr	r0, [pc, #248]	; (80014f4 <MX_GPIO_Init+0x1ac>)
 80013fc:	f002 feb2 	bl	8004164 <HAL_GPIO_WritePin>
                          |LED1_OUT_Pin|PWR5V_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DDSG_IN_Pin|LED5_OUT_BLUE_Pin|LED5_OUT_GREEN_Pin|LED5_OUT_RED_Pin
 8001400:	2200      	movs	r2, #0
 8001402:	f24f 0104 	movw	r1, #61444	; 0xf004
 8001406:	483c      	ldr	r0, [pc, #240]	; (80014f8 <MX_GPIO_Init+0x1b0>)
 8001408:	f002 feac 	bl	8004164 <HAL_GPIO_WritePin>
                          |LED4_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 PC2
                           PC3 PC9 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2
 800140c:	f24f 630c 	movw	r3, #62988	; 0xf60c
 8001410:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001412:	2303      	movs	r3, #3
 8001414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	4834      	ldr	r0, [pc, #208]	; (80014f4 <MX_GPIO_Init+0x1ac>)
 8001422:	f002 fb7b 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA4 PA8
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8
 8001426:	f248 1319 	movw	r3, #33049	; 0x8119
 800142a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142c:	2303      	movs	r3, #3
 800142e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	4619      	mov	r1, r3
 800143a:	482d      	ldr	r0, [pc, #180]	; (80014f0 <MX_GPIO_Init+0x1a8>)
 800143c:	f002 fb6e 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RST_SHUT_Pin|AFE_WAKE_Pin;
 8001440:	2306      	movs	r3, #6
 8001442:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	4826      	ldr	r0, [pc, #152]	; (80014f0 <MX_GPIO_Init+0x1a8>)
 8001458:	f002 fb60 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = SP1_CS_Pin|DFETOFF_OUT_Pin|LED3_OUT_Pin|LED2_OUT_Pin
 800145c:	f44f 631f 	mov.w	r3, #2544	; 0x9f0
 8001460:	617b      	str	r3, [r7, #20]
                          |LED1_OUT_Pin|PWR5V_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001462:	2301      	movs	r3, #1
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	481f      	ldr	r0, [pc, #124]	; (80014f4 <MX_GPIO_Init+0x1ac>)
 8001476:	f002 fb51 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = AFE_ALERT_IN_Pin|DCHG_IN_Pin;
 800147a:	2303      	movs	r3, #3
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	481a      	ldr	r0, [pc, #104]	; (80014f8 <MX_GPIO_Init+0x1b0>)
 800148e:	f002 fb45 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = DDSG_IN_Pin|LED5_OUT_BLUE_Pin|LED5_OUT_GREEN_Pin|LED5_OUT_RED_Pin
 8001492:	f24f 0304 	movw	r3, #61444	; 0xf004
 8001496:	617b      	str	r3, [r7, #20]
                          |LED4_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001498:	2301      	movs	r3, #1
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4619      	mov	r1, r3
 80014aa:	4813      	ldr	r0, [pc, #76]	; (80014f8 <MX_GPIO_Init+0x1b0>)
 80014ac:	f002 fb36 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 80014b0:	f44f 63e6 	mov.w	r3, #1840	; 0x730
 80014b4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014b6:	2303      	movs	r3, #3
 80014b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	480c      	ldr	r0, [pc, #48]	; (80014f8 <MX_GPIO_Init+0x1b0>)
 80014c6:	f002 fb29 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_IN_Pin;
 80014ca:	2304      	movs	r3, #4
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_IN_GPIO_Port, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	4807      	ldr	r0, [pc, #28]	; (80014fc <MX_GPIO_Init+0x1b4>)
 80014de:	f002 fb1d 	bl	8003b1c <HAL_GPIO_Init>

}
 80014e2:	bf00      	nop
 80014e4:	3728      	adds	r7, #40	; 0x28
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	40020000 	.word	0x40020000
 80014f4:	40020800 	.word	0x40020800
 80014f8:	40020400 	.word	0x40020400
 80014fc:	40020c00 	.word	0x40020c00

08001500 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <MX_I2C1_Init+0x50>)
 8001506:	4a13      	ldr	r2, [pc, #76]	; (8001554 <MX_I2C1_Init+0x54>)
 8001508:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_I2C1_Init+0x50>)
 800150c:	4a12      	ldr	r2, [pc, #72]	; (8001558 <MX_I2C1_Init+0x58>)
 800150e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001510:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 168;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_I2C1_Init+0x50>)
 8001518:	22a8      	movs	r2, #168	; 0xa8
 800151a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_I2C1_Init+0x50>)
 800151e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001522:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <MX_I2C1_Init+0x50>)
 8001532:	2200      	movs	r2, #0
 8001534:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_I2C1_Init+0x50>)
 8001538:	2200      	movs	r2, #0
 800153a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800153c:	4804      	ldr	r0, [pc, #16]	; (8001550 <MX_I2C1_Init+0x50>)
 800153e:	f002 fe43 	bl	80041c8 <HAL_I2C_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001548:	f000 f95a 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000470 	.word	0x20000470
 8001554:	40005400 	.word	0x40005400
 8001558:	000186a0 	.word	0x000186a0

0800155c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08a      	sub	sp, #40	; 0x28
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a50      	ldr	r2, [pc, #320]	; (80016bc <HAL_I2C_MspInit+0x160>)
 800157a:	4293      	cmp	r3, r2
 800157c:	f040 809a 	bne.w	80016b4 <HAL_I2C_MspInit+0x158>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001580:	2300      	movs	r3, #0
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	4b4e      	ldr	r3, [pc, #312]	; (80016c0 <HAL_I2C_MspInit+0x164>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	4a4d      	ldr	r2, [pc, #308]	; (80016c0 <HAL_I2C_MspInit+0x164>)
 800158a:	f043 0302 	orr.w	r3, r3, #2
 800158e:	6313      	str	r3, [r2, #48]	; 0x30
 8001590:	4b4b      	ldr	r3, [pc, #300]	; (80016c0 <HAL_I2C_MspInit+0x164>)
 8001592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800159c:	23c0      	movs	r3, #192	; 0xc0
 800159e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015a0:	2312      	movs	r3, #18
 80015a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a8:	2303      	movs	r3, #3
 80015aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ac:	2304      	movs	r3, #4
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	4619      	mov	r1, r3
 80015b6:	4843      	ldr	r0, [pc, #268]	; (80016c4 <HAL_I2C_MspInit+0x168>)
 80015b8:	f002 fab0 	bl	8003b1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	4b3f      	ldr	r3, [pc, #252]	; (80016c0 <HAL_I2C_MspInit+0x164>)
 80015c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c4:	4a3e      	ldr	r2, [pc, #248]	; (80016c0 <HAL_I2C_MspInit+0x164>)
 80015c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ca:	6413      	str	r3, [r2, #64]	; 0x40
 80015cc:	4b3c      	ldr	r3, [pc, #240]	; (80016c0 <HAL_I2C_MspInit+0x164>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80015d8:	4b3b      	ldr	r3, [pc, #236]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 80015da:	4a3c      	ldr	r2, [pc, #240]	; (80016cc <HAL_I2C_MspInit+0x170>)
 80015dc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80015de:	4b3a      	ldr	r3, [pc, #232]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 80015e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015e4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015e6:	4b38      	ldr	r3, [pc, #224]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ec:	4b36      	ldr	r3, [pc, #216]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015f2:	4b35      	ldr	r3, [pc, #212]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 80015f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015f8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015fa:	4b33      	ldr	r3, [pc, #204]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001600:	4b31      	ldr	r3, [pc, #196]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001606:	4b30      	ldr	r3, [pc, #192]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 8001608:	2200      	movs	r2, #0
 800160a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800160c:	4b2e      	ldr	r3, [pc, #184]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 800160e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001612:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001614:	4b2c      	ldr	r3, [pc, #176]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 8001616:	2200      	movs	r2, #0
 8001618:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800161a:	482b      	ldr	r0, [pc, #172]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 800161c:	f001 fdf8 	bl	8003210 <HAL_DMA_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001626:	f000 f8eb 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a26      	ldr	r2, [pc, #152]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 800162e:	639a      	str	r2, [r3, #56]	; 0x38
 8001630:	4a25      	ldr	r2, [pc, #148]	; (80016c8 <HAL_I2C_MspInit+0x16c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001636:	4b26      	ldr	r3, [pc, #152]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001638:	4a26      	ldr	r2, [pc, #152]	; (80016d4 <HAL_I2C_MspInit+0x178>)
 800163a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800163c:	4b24      	ldr	r3, [pc, #144]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 800163e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001642:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001644:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001646:	2240      	movs	r2, #64	; 0x40
 8001648:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 800164c:	2200      	movs	r2, #0
 800164e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001652:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001656:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001658:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 800165a:	2200      	movs	r2, #0
 800165c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800165e:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001666:	2200      	movs	r2, #0
 8001668:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800166a:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 800166c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001670:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001672:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001674:	2200      	movs	r2, #0
 8001676:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001678:	4815      	ldr	r0, [pc, #84]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 800167a:	f001 fdc9 	bl	8003210 <HAL_DMA_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 8001684:	f000 f8bc 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 800168c:	635a      	str	r2, [r3, #52]	; 0x34
 800168e:	4a10      	ldr	r2, [pc, #64]	; (80016d0 <HAL_I2C_MspInit+0x174>)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001694:	2200      	movs	r2, #0
 8001696:	2105      	movs	r1, #5
 8001698:	201f      	movs	r0, #31
 800169a:	f001 fd75 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800169e:	201f      	movs	r0, #31
 80016a0:	f001 fd9e 	bl	80031e0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2105      	movs	r1, #5
 80016a8:	2020      	movs	r0, #32
 80016aa:	f001 fd6d 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80016ae:	2020      	movs	r0, #32
 80016b0:	f001 fd96 	bl	80031e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016b4:	bf00      	nop
 80016b6:	3728      	adds	r7, #40	; 0x28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40005400 	.word	0x40005400
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020400 	.word	0x40020400
 80016c8:	200004c4 	.word	0x200004c4
 80016cc:	40026010 	.word	0x40026010
 80016d0:	20000524 	.word	0x20000524
 80016d4:	400260a0 	.word	0x400260a0

080016d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016dc:	f000 fb82 	bl	8001de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* USER CODE BEGIN SysInit */
  (void)SystemClock_Config();
 80016e0:	f000 f80a 	bl	80016f8 <SystemClock_Config>
  // TODO: Sys_Init - HW
  (void)app_sys_init();
 80016e4:	f7ff fbd0 	bl	8000e88 <app_sys_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  // TODO: Sys_Init - SW Modules
  (void)app_sys_peripheral_init();
 80016e8:	f7ff fbe6 	bl	8000eb8 <app_sys_peripheral_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80016ec:	f7ff fd9c 	bl	8001228 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80016f0:	f007 fbd3 	bl	8008e9a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <main+0x1c>
	...

080016f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b094      	sub	sp, #80	; 0x50
 80016fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	2234      	movs	r2, #52	; 0x34
 8001704:	2100      	movs	r1, #0
 8001706:	4618      	mov	r0, r3
 8001708:	f008 ff3c 	bl	800a584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800170c:	f107 0308 	add.w	r3, r7, #8
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	4b2c      	ldr	r3, [pc, #176]	; (80017d4 <SystemClock_Config+0xdc>)
 8001722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001724:	4a2b      	ldr	r2, [pc, #172]	; (80017d4 <SystemClock_Config+0xdc>)
 8001726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800172a:	6413      	str	r3, [r2, #64]	; 0x40
 800172c:	4b29      	ldr	r3, [pc, #164]	; (80017d4 <SystemClock_Config+0xdc>)
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001734:	607b      	str	r3, [r7, #4]
 8001736:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001738:	2300      	movs	r3, #0
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	4b26      	ldr	r3, [pc, #152]	; (80017d8 <SystemClock_Config+0xe0>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a25      	ldr	r2, [pc, #148]	; (80017d8 <SystemClock_Config+0xe0>)
 8001742:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001746:	6013      	str	r3, [r2, #0]
 8001748:	4b23      	ldr	r3, [pc, #140]	; (80017d8 <SystemClock_Config+0xe0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001750:	603b      	str	r3, [r7, #0]
 8001752:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001754:	2301      	movs	r3, #1
 8001756:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001758:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800175c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800175e:	2302      	movs	r3, #2
 8001760:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001762:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001766:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001768:	2304      	movs	r3, #4
 800176a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800176c:	23b4      	movs	r3, #180	; 0xb4
 800176e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001770:	2302      	movs	r3, #2
 8001772:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001774:	2302      	movs	r3, #2
 8001776:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001778:	2302      	movs	r3, #2
 800177a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800177c:	f107 031c 	add.w	r3, r7, #28
 8001780:	4618      	mov	r0, r3
 8001782:	f005 fea5 	bl	80074d0 <HAL_RCC_OscConfig>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800178c:	f000 f838 	bl	8001800 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001790:	f005 fa12 	bl	8006bb8 <HAL_PWREx_EnableOverDrive>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800179a:	f000 f831 	bl	8001800 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800179e:	230f      	movs	r3, #15
 80017a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017a2:	2302      	movs	r3, #2
 80017a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017b6:	f107 0308 	add.w	r3, r7, #8
 80017ba:	2105      	movs	r1, #5
 80017bc:	4618      	mov	r0, r3
 80017be:	f005 fa4b 	bl	8006c58 <HAL_RCC_ClockConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80017c8:	f000 f81a 	bl	8001800 <Error_Handler>
  }
}
 80017cc:	bf00      	nop
 80017ce:	3750      	adds	r7, #80	; 0x50
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40007000 	.word	0x40007000

080017dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a04      	ldr	r2, [pc, #16]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d101      	bne.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017ee:	f000 fb1b 	bl	8001e28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40010000 	.word	0x40010000

08001800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001804:	b672      	cpsid	i
}
 8001806:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001808:	e7fe      	b.n	8001808 <Error_Handler+0x8>

0800180a <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001824:	4b17      	ldr	r3, [pc, #92]	; (8001884 <MX_SPI1_Init+0x64>)
 8001826:	4a18      	ldr	r2, [pc, #96]	; (8001888 <MX_SPI1_Init+0x68>)
 8001828:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800182a:	4b16      	ldr	r3, [pc, #88]	; (8001884 <MX_SPI1_Init+0x64>)
 800182c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001830:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001832:	4b14      	ldr	r3, [pc, #80]	; (8001884 <MX_SPI1_Init+0x64>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001838:	4b12      	ldr	r3, [pc, #72]	; (8001884 <MX_SPI1_Init+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800183e:	4b11      	ldr	r3, [pc, #68]	; (8001884 <MX_SPI1_Init+0x64>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <MX_SPI1_Init+0x64>)
 8001846:	2200      	movs	r2, #0
 8001848:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <MX_SPI1_Init+0x64>)
 800184c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001850:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001852:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <MX_SPI1_Init+0x64>)
 8001854:	2238      	movs	r2, #56	; 0x38
 8001856:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001858:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <MX_SPI1_Init+0x64>)
 800185a:	2200      	movs	r2, #0
 800185c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800185e:	4b09      	ldr	r3, [pc, #36]	; (8001884 <MX_SPI1_Init+0x64>)
 8001860:	2200      	movs	r2, #0
 8001862:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001864:	4b07      	ldr	r3, [pc, #28]	; (8001884 <MX_SPI1_Init+0x64>)
 8001866:	2200      	movs	r2, #0
 8001868:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800186a:	4b06      	ldr	r3, [pc, #24]	; (8001884 <MX_SPI1_Init+0x64>)
 800186c:	220a      	movs	r2, #10
 800186e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001870:	4804      	ldr	r0, [pc, #16]	; (8001884 <MX_SPI1_Init+0x64>)
 8001872:	f006 f989 	bl	8007b88 <HAL_SPI_Init>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800187c:	f7ff ffc0 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000584 	.word	0x20000584
 8001888:	40013000 	.word	0x40013000

0800188c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	; 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a4c      	ldr	r2, [pc, #304]	; (80019dc <HAL_SPI_MspInit+0x150>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	f040 8092 	bne.w	80019d4 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018b0:	2300      	movs	r3, #0
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	4b4a      	ldr	r3, [pc, #296]	; (80019e0 <HAL_SPI_MspInit+0x154>)
 80018b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b8:	4a49      	ldr	r2, [pc, #292]	; (80019e0 <HAL_SPI_MspInit+0x154>)
 80018ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018be:	6453      	str	r3, [r2, #68]	; 0x44
 80018c0:	4b47      	ldr	r3, [pc, #284]	; (80019e0 <HAL_SPI_MspInit+0x154>)
 80018c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <HAL_SPI_MspInit+0x154>)
 80018d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d4:	4a42      	ldr	r2, [pc, #264]	; (80019e0 <HAL_SPI_MspInit+0x154>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6313      	str	r3, [r2, #48]	; 0x30
 80018dc:	4b40      	ldr	r3, [pc, #256]	; (80019e0 <HAL_SPI_MspInit+0x154>)
 80018de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80018e8:	23e0      	movs	r3, #224	; 0xe0
 80018ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018f8:	2305      	movs	r3, #5
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4838      	ldr	r0, [pc, #224]	; (80019e4 <HAL_SPI_MspInit+0x158>)
 8001904:	f002 f90a 	bl	8003b1c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001908:	4b37      	ldr	r3, [pc, #220]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 800190a:	4a38      	ldr	r2, [pc, #224]	; (80019ec <HAL_SPI_MspInit+0x160>)
 800190c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800190e:	4b36      	ldr	r3, [pc, #216]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001910:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001914:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001916:	4b34      	ldr	r3, [pc, #208]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800191c:	4b32      	ldr	r3, [pc, #200]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 800191e:	2200      	movs	r2, #0
 8001920:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001922:	4b31      	ldr	r3, [pc, #196]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001924:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001928:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800192a:	4b2f      	ldr	r3, [pc, #188]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 800192c:	2200      	movs	r2, #0
 800192e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001930:	4b2d      	ldr	r3, [pc, #180]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001932:	2200      	movs	r2, #0
 8001934:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001936:	4b2c      	ldr	r3, [pc, #176]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001938:	2200      	movs	r2, #0
 800193a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800193c:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 800193e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001942:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001944:	4b28      	ldr	r3, [pc, #160]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001946:	2200      	movs	r2, #0
 8001948:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800194a:	4827      	ldr	r0, [pc, #156]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 800194c:	f001 fc60 	bl	8003210 <HAL_DMA_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001956:	f7ff ff53 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a22      	ldr	r2, [pc, #136]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 800195e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001960:	4a21      	ldr	r2, [pc, #132]	; (80019e8 <HAL_SPI_MspInit+0x15c>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 8001968:	4a22      	ldr	r2, [pc, #136]	; (80019f4 <HAL_SPI_MspInit+0x168>)
 800196a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800196c:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 800196e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001972:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001974:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 8001976:	2240      	movs	r2, #64	; 0x40
 8001978:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800197a:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 800197c:	2200      	movs	r2, #0
 800197e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 8001982:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001986:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001988:	4b19      	ldr	r3, [pc, #100]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 800198a:	2200      	movs	r2, #0
 800198c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001994:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 800199c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80019a0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80019a8:	4811      	ldr	r0, [pc, #68]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 80019aa:	f001 fc31 	bl	8003210 <HAL_DMA_Init>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 80019b4:	f7ff ff24 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a0d      	ldr	r2, [pc, #52]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 80019bc:	649a      	str	r2, [r3, #72]	; 0x48
 80019be:	4a0c      	ldr	r2, [pc, #48]	; (80019f0 <HAL_SPI_MspInit+0x164>)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80019c4:	2200      	movs	r2, #0
 80019c6:	2105      	movs	r1, #5
 80019c8:	2023      	movs	r0, #35	; 0x23
 80019ca:	f001 fbdd 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80019ce:	2023      	movs	r0, #35	; 0x23
 80019d0:	f001 fc06 	bl	80031e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019d4:	bf00      	nop
 80019d6:	3728      	adds	r7, #40	; 0x28
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40013000 	.word	0x40013000
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40020000 	.word	0x40020000
 80019e8:	20000604 	.word	0x20000604
 80019ec:	40026410 	.word	0x40026410
 80019f0:	20000664 	.word	0x20000664
 80019f4:	40026458 	.word	0x40026458

080019f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <HAL_MspInit+0x54>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a11      	ldr	r2, [pc, #68]	; (8001a4c <HAL_MspInit+0x54>)
 8001a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <HAL_MspInit+0x54>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	603b      	str	r3, [r7, #0]
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_MspInit+0x54>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <HAL_MspInit+0x54>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <HAL_MspInit+0x54>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	210f      	movs	r1, #15
 8001a3a:	f06f 0001 	mvn.w	r0, #1
 8001a3e:	f001 fba3 	bl	8003188 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	; 0x30
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	4b2f      	ldr	r3, [pc, #188]	; (8001b24 <HAL_InitTick+0xd4>)
 8001a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a68:	4a2e      	ldr	r2, [pc, #184]	; (8001b24 <HAL_InitTick+0xd4>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	6453      	str	r3, [r2, #68]	; 0x44
 8001a70:	4b2c      	ldr	r3, [pc, #176]	; (8001b24 <HAL_InitTick+0xd4>)
 8001a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a7c:	f107 020c 	add.w	r2, r7, #12
 8001a80:	f107 0310 	add.w	r3, r7, #16
 8001a84:	4611      	mov	r1, r2
 8001a86:	4618      	mov	r0, r3
 8001a88:	f005 fac0 	bl	800700c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001a8c:	f005 faaa 	bl	8006fe4 <HAL_RCC_GetPCLK2Freq>
 8001a90:	4603      	mov	r3, r0
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a98:	4a23      	ldr	r2, [pc, #140]	; (8001b28 <HAL_InitTick+0xd8>)
 8001a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9e:	0c9b      	lsrs	r3, r3, #18
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001aa4:	4b21      	ldr	r3, [pc, #132]	; (8001b2c <HAL_InitTick+0xdc>)
 8001aa6:	4a22      	ldr	r2, [pc, #136]	; (8001b30 <HAL_InitTick+0xe0>)
 8001aa8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001aaa:	4b20      	ldr	r3, [pc, #128]	; (8001b2c <HAL_InitTick+0xdc>)
 8001aac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ab0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001ab2:	4a1e      	ldr	r2, [pc, #120]	; (8001b2c <HAL_InitTick+0xdc>)
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ab8:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <HAL_InitTick+0xdc>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abe:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <HAL_InitTick+0xdc>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ac4:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <HAL_InitTick+0xdc>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001aca:	4818      	ldr	r0, [pc, #96]	; (8001b2c <HAL_InitTick+0xdc>)
 8001acc:	f006 fe00 	bl	80086d0 <HAL_TIM_Base_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d11b      	bne.n	8001b16 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ade:	4813      	ldr	r0, [pc, #76]	; (8001b2c <HAL_InitTick+0xdc>)
 8001ae0:	f006 fef0 	bl	80088c4 <HAL_TIM_Base_Start_IT>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001aea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d111      	bne.n	8001b16 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001af2:	2019      	movs	r0, #25
 8001af4:	f001 fb74 	bl	80031e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b0f      	cmp	r3, #15
 8001afc:	d808      	bhi.n	8001b10 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001afe:	2200      	movs	r2, #0
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	2019      	movs	r0, #25
 8001b04:	f001 fb40 	bl	8003188 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b08:	4a0a      	ldr	r2, [pc, #40]	; (8001b34 <HAL_InitTick+0xe4>)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	e002      	b.n	8001b16 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3730      	adds	r7, #48	; 0x30
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40023800 	.word	0x40023800
 8001b28:	431bde83 	.word	0x431bde83
 8001b2c:	200006c4 	.word	0x200006c4
 8001b30:	40010000 	.word	0x40010000
 8001b34:	20000004 	.word	0x20000004

08001b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <NMI_Handler+0x4>

08001b3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b42:	e7fe      	b.n	8001b42 <HardFault_Handler+0x4>

08001b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <MemManage_Handler+0x4>

08001b4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b4e:	e7fe      	b.n	8001b4e <BusFault_Handler+0x4>

08001b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <UsageFault_Handler+0x4>

08001b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <WWDG_IRQHandler>:

/**
  * @brief This function handles Window watchdog interrupt.
  */
void WWDG_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WWDG_IRQn 0 */

  /* USER CODE END WWDG_IRQn 0 */
  HAL_WWDG_IRQHandler(&hwwdg);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <WWDG_IRQHandler+0x10>)
 8001b6a:	f007 f955 	bl	8008e18 <HAL_WWDG_IRQHandler>
  /* USER CODE BEGIN WWDG_IRQn 1 */

  /* USER CODE END WWDG_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000070c 	.word	0x2000070c

08001b78 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001b7c:	4802      	ldr	r0, [pc, #8]	; (8001b88 <DMA1_Stream0_IRQHandler+0x10>)
 8001b7e:	f001 fd83 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200004c4 	.word	0x200004c4

08001b8c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001b90:	4802      	ldr	r0, [pc, #8]	; (8001b9c <DMA1_Stream6_IRQHandler+0x10>)
 8001b92:	f001 fd79 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000524 	.word	0x20000524

08001ba0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <CAN1_TX_IRQHandler+0x10>)
 8001ba6:	f000 ffd9 	bl	8002b5c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000144 	.word	0x20000144

08001bb4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <CAN1_RX0_IRQHandler+0x10>)
 8001bba:	f000 ffcf 	bl	8002b5c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000144 	.word	0x20000144

08001bc8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <CAN1_RX1_IRQHandler+0x10>)
 8001bce:	f000 ffc5 	bl	8002b5c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000144 	.word	0x20000144

08001bdc <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001be0:	4802      	ldr	r0, [pc, #8]	; (8001bec <CAN1_SCE_IRQHandler+0x10>)
 8001be2:	f000 ffbb 	bl	8002b5c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000144 	.word	0x20000144

08001bf0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bf4:	4802      	ldr	r0, [pc, #8]	; (8001c00 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001bf6:	f006 ff2b 	bl	8008a50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200006c4 	.word	0x200006c4

08001c04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001c08:	4802      	ldr	r0, [pc, #8]	; (8001c14 <I2C1_EV_IRQHandler+0x10>)
 8001c0a:	f002 ffcd 	bl	8004ba8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000470 	.word	0x20000470

08001c18 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001c1c:	4802      	ldr	r0, [pc, #8]	; (8001c28 <I2C1_ER_IRQHandler+0x10>)
 8001c1e:	f003 f934 	bl	8004e8a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000470 	.word	0x20000470

08001c2c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001c30:	4802      	ldr	r0, [pc, #8]	; (8001c3c <SPI1_IRQHandler+0x10>)
 8001c32:	f006 fb1d 	bl	8008270 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000584 	.word	0x20000584

08001c40 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <DMA2_Stream0_IRQHandler+0x10>)
 8001c46:	f001 fd1f 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000604 	.word	0x20000604

08001c54 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <DMA2_Stream3_IRQHandler+0x10>)
 8001c5a:	f001 fd15 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000664 	.word	0x20000664

08001c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <SystemInit+0x20>)
 8001c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c72:	4a05      	ldr	r2, [pc, #20]	; (8001c88 <SystemInit+0x20>)
 8001c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c90:	480d      	ldr	r0, [pc, #52]	; (8001cc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c92:	490e      	ldr	r1, [pc, #56]	; (8001ccc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c94:	4a0e      	ldr	r2, [pc, #56]	; (8001cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c98:	e002      	b.n	8001ca0 <LoopCopyDataInit>

08001c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9e:	3304      	adds	r3, #4

08001ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca4:	d3f9      	bcc.n	8001c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca6:	4a0b      	ldr	r2, [pc, #44]	; (8001cd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ca8:	4c0b      	ldr	r4, [pc, #44]	; (8001cd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cac:	e001      	b.n	8001cb2 <LoopFillZerobss>

08001cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb0:	3204      	adds	r2, #4

08001cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb4:	d3fb      	bcc.n	8001cae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cb6:	f7ff ffd7 	bl	8001c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cba:	f008 fc3f 	bl	800a53c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cbe:	f7ff fd0b 	bl	80016d8 <main>
  bx  lr    
 8001cc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ccc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001cd0:	0800aafc 	.word	0x0800aafc
  ldr r2, =_sbss
 8001cd4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001cd8:	20010288 	.word	0x20010288

08001cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cdc:	e7fe      	b.n	8001cdc <ADC_IRQHandler>

08001cde <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b084      	sub	sp, #16
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d104      	bne.n	8001cf6 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001cec:	b672      	cpsid	i
}
 8001cee:	bf00      	nop
 8001cf0:	f7ff fd86 	bl	8001800 <Error_Handler>
 8001cf4:	e7fe      	b.n	8001cf4 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	7a1b      	ldrb	r3, [r3, #8]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d904      	bls.n	8001d08 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001cfe:	b672      	cpsid	i
}
 8001d00:	bf00      	nop
 8001d02:	f7ff fd7d 	bl	8001800 <Error_Handler>
 8001d06:	e7fe      	b.n	8001d06 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7a1b      	ldrb	r3, [r3, #8]
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	b2d1      	uxtb	r1, r2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	7211      	strb	r1, [r2, #8]
 8001d14:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001d16:	f3ef 8211 	mrs	r2, BASEPRI
 8001d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d1e:	f383 8811 	msr	BASEPRI, r3
 8001d22:	f3bf 8f6f 	isb	sy
 8001d26:	f3bf 8f4f 	dsb	sy
 8001d2a:	60fa      	str	r2, [r7, #12]
 8001d2c:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b084      	sub	sp, #16
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d104      	bne.n	8001d56 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d4c:	b672      	cpsid	i
}
 8001d4e:	bf00      	nop
 8001d50:	f7ff fd56 	bl	8001800 <Error_Handler>
 8001d54:	e7fe      	b.n	8001d54 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7a1b      	ldrb	r3, [r3, #8]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	7a1b      	ldrb	r3, [r3, #8]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d904      	bls.n	8001d74 <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d6a:	b672      	cpsid	i
}
 8001d6c:	bf00      	nop
 8001d6e:	f7ff fd47 	bl	8001800 <Error_Handler>
 8001d72:	e7fe      	b.n	8001d72 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	7a1b      	ldrb	r3, [r3, #8]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d80:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001d88:	bf00      	nop
}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d104      	bne.n	8001daa <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001da0:	b672      	cpsid	i
}
 8001da2:	bf00      	nop
 8001da4:	f7ff fd2c 	bl	8001800 <Error_Handler>
 8001da8:	e7fe      	b.n	8001da8 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff96 	bl	8001cde <stm32_lock_acquire>
}
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d104      	bne.n	8001dd2 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc8:	b672      	cpsid	i
}
 8001dca:	bf00      	nop
 8001dcc:	f7ff fd18 	bl	8001800 <Error_Handler>
 8001dd0:	e7fe      	b.n	8001dd0 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ffb2 	bl	8001d3e <stm32_lock_release>
}
 8001dda:	bf00      	nop
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001de8:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <HAL_Init+0x40>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0d      	ldr	r2, [pc, #52]	; (8001e24 <HAL_Init+0x40>)
 8001dee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_Init+0x40>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <HAL_Init+0x40>)
 8001dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e00:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <HAL_Init+0x40>)
 8001e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e0c:	2003      	movs	r0, #3
 8001e0e:	f001 f99b 	bl	8003148 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e12:	200f      	movs	r0, #15
 8001e14:	f7ff fe1c 	bl	8001a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e18:	f7ff fdee 	bl	80019f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023c00 	.word	0x40023c00

08001e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <HAL_IncTick+0x20>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <HAL_IncTick+0x24>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4413      	add	r3, r2
 8001e38:	4a04      	ldr	r2, [pc, #16]	; (8001e4c <HAL_IncTick+0x24>)
 8001e3a:	6013      	str	r3, [r2, #0]
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000008 	.word	0x20000008
 8001e4c:	2000072c 	.word	0x2000072c

08001e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return uwTick;
 8001e54:	4b03      	ldr	r3, [pc, #12]	; (8001e64 <HAL_GetTick+0x14>)
 8001e56:	681b      	ldr	r3, [r3, #0]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	2000072c 	.word	0x2000072c

08001e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e70:	f7ff ffee 	bl	8001e50 <HAL_GetTick>
 8001e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e80:	d005      	beq.n	8001e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e82:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <HAL_Delay+0x44>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e8e:	bf00      	nop
 8001e90:	f7ff ffde 	bl	8001e50 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d8f7      	bhi.n	8001e90 <HAL_Delay+0x28>
  {
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000008 	.word	0x20000008

08001eb0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e15c      	b.n	8002180 <HAL_ADC_Init+0x2d0>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a8e      	ldr	r2, [pc, #568]	; (8002104 <HAL_ADC_Init+0x254>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d00e      	beq.n	8001eee <HAL_ADC_Init+0x3e>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a8c      	ldr	r2, [pc, #560]	; (8002108 <HAL_ADC_Init+0x258>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d009      	beq.n	8001eee <HAL_ADC_Init+0x3e>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a8b      	ldr	r2, [pc, #556]	; (800210c <HAL_ADC_Init+0x25c>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d004      	beq.n	8001eee <HAL_ADC_Init+0x3e>
 8001ee4:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8001ee8:	4889      	ldr	r0, [pc, #548]	; (8002110 <HAL_ADC_Init+0x260>)
 8001eea:	f7ff fc8e 	bl	800180a <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d013      	beq.n	8001f1e <HAL_ADC_Init+0x6e>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001efe:	d00e      	beq.n	8001f1e <HAL_ADC_Init+0x6e>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f08:	d009      	beq.n	8001f1e <HAL_ADC_Init+0x6e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001f12:	d004      	beq.n	8001f1e <HAL_ADC_Init+0x6e>
 8001f14:	f240 1143 	movw	r1, #323	; 0x143
 8001f18:	487d      	ldr	r0, [pc, #500]	; (8002110 <HAL_ADC_Init+0x260>)
 8001f1a:	f7ff fc76 	bl	800180a <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d013      	beq.n	8001f4e <HAL_ADC_Init+0x9e>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f2e:	d00e      	beq.n	8001f4e <HAL_ADC_Init+0x9e>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f38:	d009      	beq.n	8001f4e <HAL_ADC_Init+0x9e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f42:	d004      	beq.n	8001f4e <HAL_ADC_Init+0x9e>
 8001f44:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8001f48:	4871      	ldr	r0, [pc, #452]	; (8002110 <HAL_ADC_Init+0x260>)
 8001f4a:	f7ff fc5e 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d008      	beq.n	8001f68 <HAL_ADC_Init+0xb8>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d004      	beq.n	8001f68 <HAL_ADC_Init+0xb8>
 8001f5e:	f240 1145 	movw	r1, #325	; 0x145
 8001f62:	486b      	ldr	r0, [pc, #428]	; (8002110 <HAL_ADC_Init+0x260>)
 8001f64:	f7ff fc51 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	7e1b      	ldrb	r3, [r3, #24]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d008      	beq.n	8001f82 <HAL_ADC_Init+0xd2>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	7e1b      	ldrb	r3, [r3, #24]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d004      	beq.n	8001f82 <HAL_ADC_Init+0xd2>
 8001f78:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8001f7c:	4864      	ldr	r0, [pc, #400]	; (8002110 <HAL_ADC_Init+0x260>)
 8001f7e:	f7ff fc44 	bl	800180a <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d054      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f92:	d04f      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f9c:	d04a      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001fa6:	d045      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001fb0:	d040      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb6:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8001fba:	d03b      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc0:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8001fc4:	d036      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8001fce:	d031      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fd8:	d02c      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fde:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8001fe2:	d027      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe8:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8001fec:	d022      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff2:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8001ff6:	d01d      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002000:	d018      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002006:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 800200a:	d013      	beq.n	8002034 <HAL_ADC_Init+0x184>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002010:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002014:	d00e      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800201e:	d009      	beq.n	8002034 <HAL_ADC_Init+0x184>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	4a3b      	ldr	r2, [pc, #236]	; (8002114 <HAL_ADC_Init+0x264>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_ADC_Init+0x184>
 800202a:	f240 1147 	movw	r1, #327	; 0x147
 800202e:	4838      	ldr	r0, [pc, #224]	; (8002110 <HAL_ADC_Init+0x260>)
 8002030:	f7ff fbeb 	bl	800180a <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d009      	beq.n	8002050 <HAL_ADC_Init+0x1a0>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002044:	d004      	beq.n	8002050 <HAL_ADC_Init+0x1a0>
 8002046:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800204a:	4831      	ldr	r0, [pc, #196]	; (8002110 <HAL_ADC_Init+0x260>)
 800204c:	f7ff fbdd 	bl	800180a <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <HAL_ADC_Init+0x1b0>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	2b10      	cmp	r3, #16
 800205e:	d904      	bls.n	800206a <HAL_ADC_Init+0x1ba>
 8002060:	f240 1149 	movw	r1, #329	; 0x149
 8002064:	482a      	ldr	r0, [pc, #168]	; (8002110 <HAL_ADC_Init+0x260>)
 8002066:	f7ff fbd0 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002070:	2b00      	cmp	r3, #0
 8002072:	d009      	beq.n	8002088 <HAL_ADC_Init+0x1d8>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800207a:	2b01      	cmp	r3, #1
 800207c:	d004      	beq.n	8002088 <HAL_ADC_Init+0x1d8>
 800207e:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8002082:	4823      	ldr	r0, [pc, #140]	; (8002110 <HAL_ADC_Init+0x260>)
 8002084:	f7ff fbc1 	bl	800180a <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d00c      	beq.n	80020aa <HAL_ADC_Init+0x1fa>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <HAL_ADC_Init+0x1fa>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	695b      	ldr	r3, [r3, #20]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d004      	beq.n	80020aa <HAL_ADC_Init+0x1fa>
 80020a0:	f240 114b 	movw	r1, #331	; 0x14b
 80020a4:	481a      	ldr	r0, [pc, #104]	; (8002110 <HAL_ADC_Init+0x260>)
 80020a6:	f7ff fbb0 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d009      	beq.n	80020c8 <HAL_ADC_Init+0x218>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d004      	beq.n	80020c8 <HAL_ADC_Init+0x218>
 80020be:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80020c2:	4813      	ldr	r0, [pc, #76]	; (8002110 <HAL_ADC_Init+0x260>)
 80020c4:	f7ff fba1 	bl	800180a <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	4a11      	ldr	r2, [pc, #68]	; (8002114 <HAL_ADC_Init+0x264>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d022      	beq.n	8002118 <HAL_ADC_Init+0x268>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d01e      	beq.n	8002118 <HAL_ADC_Init+0x268>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020e2:	d019      	beq.n	8002118 <HAL_ADC_Init+0x268>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020ec:	d014      	beq.n	8002118 <HAL_ADC_Init+0x268>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80020f6:	d00f      	beq.n	8002118 <HAL_ADC_Init+0x268>
 80020f8:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80020fc:	4804      	ldr	r0, [pc, #16]	; (8002110 <HAL_ADC_Init+0x260>)
 80020fe:	f7ff fb84 	bl	800180a <assert_failed>
 8002102:	e009      	b.n	8002118 <HAL_ADC_Init+0x268>
 8002104:	40012000 	.word	0x40012000
 8002108:	40012100 	.word	0x40012100
 800210c:	40012200 	.word	0x40012200
 8002110:	0800a7c8 	.word	0x0800a7c8
 8002114:	0f000001 	.word	0x0f000001
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211c:	2b00      	cmp	r3, #0
 800211e:	d109      	bne.n	8002134 <HAL_ADC_Init+0x284>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7fe ff3f 	bl	8000fa4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	2b00      	cmp	r3, #0
 800213e:	d118      	bne.n	8002172 <HAL_ADC_Init+0x2c2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002148:	f023 0302 	bic.w	r3, r3, #2
 800214c:	f043 0202 	orr.w	r2, r3, #2
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f98d 	bl	8002474 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002164:	f023 0303 	bic.w	r3, r3, #3
 8002168:	f043 0201 	orr.w	r2, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	641a      	str	r2, [r3, #64]	; 0x40
 8002170:	e001      	b.n	8002176 <HAL_ADC_Init+0x2c6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800217e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2b12      	cmp	r3, #18
 800219c:	d909      	bls.n	80021b2 <HAL_ADC_ConfigChannel+0x2a>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a72      	ldr	r2, [pc, #456]	; (800236c <HAL_ADC_ConfigChannel+0x1e4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d004      	beq.n	80021b2 <HAL_ADC_ConfigChannel+0x2a>
 80021a8:	f240 618b 	movw	r1, #1675	; 0x68b
 80021ac:	4870      	ldr	r0, [pc, #448]	; (8002370 <HAL_ADC_ConfigChannel+0x1e8>)
 80021ae:	f7ff fb2c 	bl	800180a <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d003      	beq.n	80021c2 <HAL_ADC_ConfigChannel+0x3a>
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b10      	cmp	r3, #16
 80021c0:	d904      	bls.n	80021cc <HAL_ADC_ConfigChannel+0x44>
 80021c2:	f240 618c 	movw	r1, #1676	; 0x68c
 80021c6:	486a      	ldr	r0, [pc, #424]	; (8002370 <HAL_ADC_ConfigChannel+0x1e8>)
 80021c8:	f7ff fb1f 	bl	800180a <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d020      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d01c      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d018      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d014      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d010      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d00c      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	2b06      	cmp	r3, #6
 8002202:	d008      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2b07      	cmp	r3, #7
 800220a:	d004      	beq.n	8002216 <HAL_ADC_ConfigChannel+0x8e>
 800220c:	f240 618d 	movw	r1, #1677	; 0x68d
 8002210:	4857      	ldr	r0, [pc, #348]	; (8002370 <HAL_ADC_ConfigChannel+0x1e8>)
 8002212:	f7ff fafa 	bl	800180a <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800221c:	2b01      	cmp	r3, #1
 800221e:	d101      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x9c>
 8002220:	2302      	movs	r3, #2
 8002222:	e118      	b.n	8002456 <HAL_ADC_ConfigChannel+0x2ce>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b09      	cmp	r3, #9
 8002232:	d925      	bls.n	8002280 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68d9      	ldr	r1, [r3, #12]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	b29b      	uxth	r3, r3
 8002240:	461a      	mov	r2, r3
 8002242:	4613      	mov	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	4413      	add	r3, r2
 8002248:	3b1e      	subs	r3, #30
 800224a:	2207      	movs	r2, #7
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43da      	mvns	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	400a      	ands	r2, r1
 8002258:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68d9      	ldr	r1, [r3, #12]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	b29b      	uxth	r3, r3
 800226a:	4618      	mov	r0, r3
 800226c:	4603      	mov	r3, r0
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	4403      	add	r3, r0
 8002272:	3b1e      	subs	r3, #30
 8002274:	409a      	lsls	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	e022      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6919      	ldr	r1, [r3, #16]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	b29b      	uxth	r3, r3
 800228c:	461a      	mov	r2, r3
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	2207      	movs	r2, #7
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	43da      	mvns	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	400a      	ands	r2, r1
 80022a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6919      	ldr	r1, [r3, #16]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	4618      	mov	r0, r3
 80022b6:	4603      	mov	r3, r0
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4403      	add	r3, r0
 80022bc:	409a      	lsls	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b06      	cmp	r3, #6
 80022cc:	d824      	bhi.n	8002318 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	3b05      	subs	r3, #5
 80022e0:	221f      	movs	r2, #31
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43da      	mvns	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	400a      	ands	r2, r1
 80022ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	4618      	mov	r0, r3
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	3b05      	subs	r3, #5
 800230a:	fa00 f203 	lsl.w	r2, r0, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	635a      	str	r2, [r3, #52]	; 0x34
 8002316:	e051      	b.n	80023bc <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b0c      	cmp	r3, #12
 800231e:	d829      	bhi.n	8002374 <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b23      	subs	r3, #35	; 0x23
 8002332:	221f      	movs	r2, #31
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43da      	mvns	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	400a      	ands	r2, r1
 8002340:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	b29b      	uxth	r3, r3
 800234e:	4618      	mov	r0, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	3b23      	subs	r3, #35	; 0x23
 800235c:	fa00 f203 	lsl.w	r2, r0, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	631a      	str	r2, [r3, #48]	; 0x30
 8002368:	e028      	b.n	80023bc <HAL_ADC_ConfigChannel+0x234>
 800236a:	bf00      	nop
 800236c:	10000012 	.word	0x10000012
 8002370:	0800a7c8 	.word	0x0800a7c8
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4413      	add	r3, r2
 8002384:	3b41      	subs	r3, #65	; 0x41
 8002386:	221f      	movs	r2, #31
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43da      	mvns	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	400a      	ands	r2, r1
 8002394:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	4618      	mov	r0, r3
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	3b41      	subs	r3, #65	; 0x41
 80023b0:	fa00 f203 	lsl.w	r2, r0, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023bc:	4b28      	ldr	r3, [pc, #160]	; (8002460 <HAL_ADC_ConfigChannel+0x2d8>)
 80023be:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a27      	ldr	r2, [pc, #156]	; (8002464 <HAL_ADC_ConfigChannel+0x2dc>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d10f      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x262>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b12      	cmp	r3, #18
 80023d0:	d10b      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a1d      	ldr	r2, [pc, #116]	; (8002464 <HAL_ADC_ConfigChannel+0x2dc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d12b      	bne.n	800244c <HAL_ADC_ConfigChannel+0x2c4>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a1b      	ldr	r2, [pc, #108]	; (8002468 <HAL_ADC_ConfigChannel+0x2e0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d003      	beq.n	8002406 <HAL_ADC_ConfigChannel+0x27e>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2b11      	cmp	r3, #17
 8002404:	d122      	bne.n	800244c <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a11      	ldr	r2, [pc, #68]	; (8002468 <HAL_ADC_ConfigChannel+0x2e0>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d111      	bne.n	800244c <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002428:	4b10      	ldr	r3, [pc, #64]	; (800246c <HAL_ADC_ConfigChannel+0x2e4>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a10      	ldr	r2, [pc, #64]	; (8002470 <HAL_ADC_ConfigChannel+0x2e8>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	0c9a      	lsrs	r2, r3, #18
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800243e:	e002      	b.n	8002446 <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	3b01      	subs	r3, #1
 8002444:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f9      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40012300 	.word	0x40012300
 8002464:	40012000 	.word	0x40012000
 8002468:	10000012 	.word	0x10000012
 800246c:	20000000 	.word	0x20000000
 8002470:	431bde83 	.word	0x431bde83

08002474 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800247c:	4b7f      	ldr	r3, [pc, #508]	; (800267c <ADC_Init+0x208>)
 800247e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	431a      	orrs	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6859      	ldr	r1, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	021a      	lsls	r2, r3, #8
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6859      	ldr	r1, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6899      	ldr	r1, [r3, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	4a5e      	ldr	r2, [pc, #376]	; (8002680 <ADC_Init+0x20c>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d022      	beq.n	8002552 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800251a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6899      	ldr	r1, [r3, #8]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800253c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6899      	ldr	r1, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	e00f      	b.n	8002572 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002560:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002570:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0202 	bic.w	r2, r2, #2
 8002580:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6899      	ldr	r1, [r3, #8]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7e1b      	ldrb	r3, [r3, #24]
 800258c:	005a      	lsls	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3020 	ldrb.w	r3, [r3, #32]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d028      	beq.n	80025f2 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <ADC_Init+0x13c>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	2b08      	cmp	r3, #8
 80025ae:	d904      	bls.n	80025ba <ADC_Init+0x146>
 80025b0:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 80025b4:	4833      	ldr	r0, [pc, #204]	; (8002684 <ADC_Init+0x210>)
 80025b6:	f7ff f928 	bl	800180a <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025c8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80025d8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6859      	ldr	r1, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e4:	3b01      	subs	r3, #1
 80025e6:	035a      	lsls	r2, r3, #13
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	430a      	orrs	r2, r1
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	e007      	b.n	8002602 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002600:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002610:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	3b01      	subs	r3, #1
 800261e:	051a      	lsls	r2, r3, #20
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002636:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6899      	ldr	r1, [r3, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002644:	025a      	lsls	r2, r3, #9
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800265c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6899      	ldr	r1, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	029a      	lsls	r2, r3, #10
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	609a      	str	r2, [r3, #8]
}
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40012300 	.word	0x40012300
 8002680:	0f000001 	.word	0x0f000001
 8002684:	0800a7c8 	.word	0x0800a7c8

08002688 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e243      	b.n	8002b22 <HAL_CAN_Init+0x49a>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a93      	ldr	r2, [pc, #588]	; (80028ec <HAL_CAN_Init+0x264>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d009      	beq.n	80026b8 <HAL_CAN_Init+0x30>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a91      	ldr	r2, [pc, #580]	; (80028f0 <HAL_CAN_Init+0x268>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d004      	beq.n	80026b8 <HAL_CAN_Init+0x30>
 80026ae:	f240 111d 	movw	r1, #285	; 0x11d
 80026b2:	4890      	ldr	r0, [pc, #576]	; (80028f4 <HAL_CAN_Init+0x26c>)
 80026b4:	f7ff f8a9 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	7e1b      	ldrb	r3, [r3, #24]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d008      	beq.n	80026d2 <HAL_CAN_Init+0x4a>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7e1b      	ldrb	r3, [r3, #24]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d004      	beq.n	80026d2 <HAL_CAN_Init+0x4a>
 80026c8:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80026cc:	4889      	ldr	r0, [pc, #548]	; (80028f4 <HAL_CAN_Init+0x26c>)
 80026ce:	f7ff f89c 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	7e5b      	ldrb	r3, [r3, #25]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d008      	beq.n	80026ec <HAL_CAN_Init+0x64>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	7e5b      	ldrb	r3, [r3, #25]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d004      	beq.n	80026ec <HAL_CAN_Init+0x64>
 80026e2:	f240 111f 	movw	r1, #287	; 0x11f
 80026e6:	4883      	ldr	r0, [pc, #524]	; (80028f4 <HAL_CAN_Init+0x26c>)
 80026e8:	f7ff f88f 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	7e9b      	ldrb	r3, [r3, #26]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d008      	beq.n	8002706 <HAL_CAN_Init+0x7e>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	7e9b      	ldrb	r3, [r3, #26]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d004      	beq.n	8002706 <HAL_CAN_Init+0x7e>
 80026fc:	f44f 7190 	mov.w	r1, #288	; 0x120
 8002700:	487c      	ldr	r0, [pc, #496]	; (80028f4 <HAL_CAN_Init+0x26c>)
 8002702:	f7ff f882 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	7edb      	ldrb	r3, [r3, #27]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d008      	beq.n	8002720 <HAL_CAN_Init+0x98>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	7edb      	ldrb	r3, [r3, #27]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d004      	beq.n	8002720 <HAL_CAN_Init+0x98>
 8002716:	f240 1121 	movw	r1, #289	; 0x121
 800271a:	4876      	ldr	r0, [pc, #472]	; (80028f4 <HAL_CAN_Init+0x26c>)
 800271c:	f7ff f875 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	7f1b      	ldrb	r3, [r3, #28]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_CAN_Init+0xb2>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	7f1b      	ldrb	r3, [r3, #28]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d004      	beq.n	800273a <HAL_CAN_Init+0xb2>
 8002730:	f44f 7191 	mov.w	r1, #290	; 0x122
 8002734:	486f      	ldr	r0, [pc, #444]	; (80028f4 <HAL_CAN_Init+0x26c>)
 8002736:	f7ff f868 	bl	800180a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	7f5b      	ldrb	r3, [r3, #29]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d008      	beq.n	8002754 <HAL_CAN_Init+0xcc>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	7f5b      	ldrb	r3, [r3, #29]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d004      	beq.n	8002754 <HAL_CAN_Init+0xcc>
 800274a:	f240 1123 	movw	r1, #291	; 0x123
 800274e:	4869      	ldr	r0, [pc, #420]	; (80028f4 <HAL_CAN_Init+0x26c>)
 8002750:	f7ff f85b 	bl	800180a <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d013      	beq.n	8002784 <HAL_CAN_Init+0xfc>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002764:	d00e      	beq.n	8002784 <HAL_CAN_Init+0xfc>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800276e:	d009      	beq.n	8002784 <HAL_CAN_Init+0xfc>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002778:	d004      	beq.n	8002784 <HAL_CAN_Init+0xfc>
 800277a:	f44f 7192 	mov.w	r1, #292	; 0x124
 800277e:	485d      	ldr	r0, [pc, #372]	; (80028f4 <HAL_CAN_Init+0x26c>)
 8002780:	f7ff f843 	bl	800180a <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <HAL_CAN_Init+0x12c>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002794:	d00e      	beq.n	80027b4 <HAL_CAN_Init+0x12c>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800279e:	d009      	beq.n	80027b4 <HAL_CAN_Init+0x12c>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80027a8:	d004      	beq.n	80027b4 <HAL_CAN_Init+0x12c>
 80027aa:	f240 1125 	movw	r1, #293	; 0x125
 80027ae:	4851      	ldr	r0, [pc, #324]	; (80028f4 <HAL_CAN_Init+0x26c>)
 80027b0:	f7ff f82b 	bl	800180a <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d04f      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c4:	d04a      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027ce:	d045      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80027d8:	d040      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80027e2:	d03b      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027ec:	d036      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80027f6:	d031      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8002800:	d02c      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800280a:	d027      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8002814:	d022      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 800281e:	d01d      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8002828:	d018      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002832:	d013      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 800283c:	d00e      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002846:	d009      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8002850:	d004      	beq.n	800285c <HAL_CAN_Init+0x1d4>
 8002852:	f44f 7193 	mov.w	r1, #294	; 0x126
 8002856:	4827      	ldr	r0, [pc, #156]	; (80028f4 <HAL_CAN_Init+0x26c>)
 8002858:	f7fe ffd7 	bl	800180a <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d027      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800286c:	d022      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002876:	d01d      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002880:	d018      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800288a:	d013      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	695b      	ldr	r3, [r3, #20]
 8002890:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8002894:	d00e      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800289e:	d009      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 80028a8:	d004      	beq.n	80028b4 <HAL_CAN_Init+0x22c>
 80028aa:	f240 1127 	movw	r1, #295	; 0x127
 80028ae:	4811      	ldr	r0, [pc, #68]	; (80028f4 <HAL_CAN_Init+0x26c>)
 80028b0:	f7fe ffab 	bl	800180a <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d004      	beq.n	80028c6 <HAL_CAN_Init+0x23e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c4:	d904      	bls.n	80028d0 <HAL_CAN_Init+0x248>
 80028c6:	f44f 7194 	mov.w	r1, #296	; 0x128
 80028ca:	480a      	ldr	r0, [pc, #40]	; (80028f4 <HAL_CAN_Init+0x26c>)
 80028cc:	f7fe ff9d 	bl	800180a <assert_failed>

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d13d      	bne.n	8002958 <HAL_CAN_Init+0x2d0>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a06      	ldr	r2, [pc, #24]	; (80028f8 <HAL_CAN_Init+0x270>)
 80028e0:	641a      	str	r2, [r3, #64]	; 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a05      	ldr	r2, [pc, #20]	; (80028fc <HAL_CAN_Init+0x274>)
 80028e6:	645a      	str	r2, [r3, #68]	; 0x44
 80028e8:	e00a      	b.n	8002900 <HAL_CAN_Init+0x278>
 80028ea:	bf00      	nop
 80028ec:	40006400 	.word	0x40006400
 80028f0:	40006800 	.word	0x40006800
 80028f4:	0800a800 	.word	0x0800a800
 80028f8:	08002f5f 	.word	0x08002f5f
 80028fc:	08002f73 	.word	0x08002f73
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a8a      	ldr	r2, [pc, #552]	; (8002b2c <HAL_CAN_Init+0x4a4>)
 8002904:	649a      	str	r2, [r3, #72]	; 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a89      	ldr	r2, [pc, #548]	; (8002b30 <HAL_CAN_Init+0x4a8>)
 800290a:	64da      	str	r2, [r3, #76]	; 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a89      	ldr	r2, [pc, #548]	; (8002b34 <HAL_CAN_Init+0x4ac>)
 8002910:	629a      	str	r2, [r3, #40]	; 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a88      	ldr	r2, [pc, #544]	; (8002b38 <HAL_CAN_Init+0x4b0>)
 8002916:	62da      	str	r2, [r3, #44]	; 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a88      	ldr	r2, [pc, #544]	; (8002b3c <HAL_CAN_Init+0x4b4>)
 800291c:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a87      	ldr	r2, [pc, #540]	; (8002b40 <HAL_CAN_Init+0x4b8>)
 8002922:	635a      	str	r2, [r3, #52]	; 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a87      	ldr	r2, [pc, #540]	; (8002b44 <HAL_CAN_Init+0x4bc>)
 8002928:	639a      	str	r2, [r3, #56]	; 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a86      	ldr	r2, [pc, #536]	; (8002b48 <HAL_CAN_Init+0x4c0>)
 800292e:	63da      	str	r2, [r3, #60]	; 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a86      	ldr	r2, [pc, #536]	; (8002b4c <HAL_CAN_Init+0x4c4>)
 8002934:	651a      	str	r2, [r3, #80]	; 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a85      	ldr	r2, [pc, #532]	; (8002b50 <HAL_CAN_Init+0x4c8>)
 800293a:	655a      	str	r2, [r3, #84]	; 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a85      	ldr	r2, [pc, #532]	; (8002b54 <HAL_CAN_Init+0x4cc>)
 8002940:	659a      	str	r2, [r3, #88]	; 0x58

    if (hcan->MspInitCallback == NULL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002946:	2b00      	cmp	r3, #0
 8002948:	d102      	bne.n	8002950 <HAL_CAN_Init+0x2c8>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a82      	ldr	r2, [pc, #520]	; (8002b58 <HAL_CAN_Init+0x4d0>)
 800294e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0201 	orr.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002968:	f7ff fa72 	bl	8001e50 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800296e:	e012      	b.n	8002996 <HAL_CAN_Init+0x30e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002970:	f7ff fa6e 	bl	8001e50 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b0a      	cmp	r3, #10
 800297c:	d90b      	bls.n	8002996 <HAL_CAN_Init+0x30e>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2205      	movs	r2, #5
 800298e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e0c5      	b.n	8002b22 <HAL_CAN_Init+0x49a>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0e5      	beq.n	8002970 <HAL_CAN_Init+0x2e8>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0202 	bic.w	r2, r2, #2
 80029b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029b4:	f7ff fa4c 	bl	8001e50 <HAL_GetTick>
 80029b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029ba:	e012      	b.n	80029e2 <HAL_CAN_Init+0x35a>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029bc:	f7ff fa48 	bl	8001e50 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b0a      	cmp	r3, #10
 80029c8:	d90b      	bls.n	80029e2 <HAL_CAN_Init+0x35a>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2205      	movs	r2, #5
 80029da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e09f      	b.n	8002b22 <HAL_CAN_Init+0x49a>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1e5      	bne.n	80029bc <HAL_CAN_Init+0x334>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	7e1b      	ldrb	r3, [r3, #24]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d108      	bne.n	8002a0a <HAL_CAN_Init+0x382>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	e007      	b.n	8002a1a <HAL_CAN_Init+0x392>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	7e5b      	ldrb	r3, [r3, #25]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d108      	bne.n	8002a34 <HAL_CAN_Init+0x3ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	e007      	b.n	8002a44 <HAL_CAN_Init+0x3bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a42:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	7e9b      	ldrb	r3, [r3, #26]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d108      	bne.n	8002a5e <HAL_CAN_Init+0x3d6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0220 	orr.w	r2, r2, #32
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	e007      	b.n	8002a6e <HAL_CAN_Init+0x3e6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 0220 	bic.w	r2, r2, #32
 8002a6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7edb      	ldrb	r3, [r3, #27]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d108      	bne.n	8002a88 <HAL_CAN_Init+0x400>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0210 	bic.w	r2, r2, #16
 8002a84:	601a      	str	r2, [r3, #0]
 8002a86:	e007      	b.n	8002a98 <HAL_CAN_Init+0x410>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0210 	orr.w	r2, r2, #16
 8002a96:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	7f1b      	ldrb	r3, [r3, #28]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d108      	bne.n	8002ab2 <HAL_CAN_Init+0x42a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f042 0208 	orr.w	r2, r2, #8
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	e007      	b.n	8002ac2 <HAL_CAN_Init+0x43a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0208 	bic.w	r2, r2, #8
 8002ac0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	7f5b      	ldrb	r3, [r3, #29]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d108      	bne.n	8002adc <HAL_CAN_Init+0x454>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f042 0204 	orr.w	r2, r2, #4
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	e007      	b.n	8002aec <HAL_CAN_Init+0x464>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0204 	bic.w	r2, r2, #4
 8002aea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	ea42 0103 	orr.w	r1, r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	1e5a      	subs	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	08002f87 	.word	0x08002f87
 8002b30:	08002f9b 	.word	0x08002f9b
 8002b34:	08002ee7 	.word	0x08002ee7
 8002b38:	08002efb 	.word	0x08002efb
 8002b3c:	08002f0f 	.word	0x08002f0f
 8002b40:	08002f23 	.word	0x08002f23
 8002b44:	08002f37 	.word	0x08002f37
 8002b48:	08002f4b 	.word	0x08002f4b
 8002b4c:	08002faf 	.word	0x08002faf
 8002b50:	08002fc3 	.word	0x08002fc3
 8002b54:	08002fd7 	.word	0x08002fd7
 8002b58:	08001099 	.word	0x08001099

08002b5c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08a      	sub	sp, #40	; 0x28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002b64:	2300      	movs	r3, #0
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002b98:	6a3b      	ldr	r3, [r7, #32]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 8083 	beq.w	8002caa <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d025      	beq.n	8002bfa <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d004      	beq.n	8002bca <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	4798      	blx	r3
 8002bc8:	e017      	b.n	8002bfa <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d004      	beq.n	8002bde <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
 8002bdc:	e00d      	b.n	8002bfa <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d004      	beq.n	8002bf2 <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf0:	e003      	b.n	8002bfa <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d026      	beq.n	8002c52 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c0c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d004      	beq.n	8002c22 <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	4798      	blx	r3
 8002c20:	e017      	b.n	8002c52 <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d004      	beq.n	8002c36 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
 8002c34:	e00d      	b.n	8002c52 <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d004      	beq.n	8002c4a <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
 8002c48:	e003      	b.n	8002c52 <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d026      	beq.n	8002caa <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	4798      	blx	r3
 8002c78:	e017      	b.n	8002caa <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d004      	beq.n	8002c8e <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c8c:	e00d      	b.n	8002caa <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d004      	beq.n	8002ca2 <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca0:	e003      	b.n	8002caa <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00c      	beq.n	8002cce <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2210      	movs	r2, #16
 8002ccc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00c      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d007      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2208      	movs	r2, #8
 8002ce8:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00a      	beq.n	8002d12 <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	f003 0303 	and.w	r3, r3, #3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d12:	6a3b      	ldr	r3, [r7, #32]
 8002d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00c      	beq.n	8002d36 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	f003 0310 	and.w	r3, r3, #16
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d007      	beq.n	8002d36 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d2c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2210      	movs	r2, #16
 8002d34:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	f003 0320 	and.w	r3, r3, #32
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00c      	beq.n	8002d5a <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d007      	beq.n	8002d5a <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2208      	movs	r2, #8
 8002d50:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
 8002d5c:	f003 0310 	and.w	r3, r3, #16
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00a      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
 8002d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00c      	beq.n	8002d9e <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f003 0310 	and.w	r3, r3, #16
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d007      	beq.n	8002d9e <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2210      	movs	r2, #16
 8002d94:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00c      	beq.n	8002dc2 <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d007      	beq.n	8002dc2 <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2208      	movs	r2, #8
 8002db8:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002dc2:	6a3b      	ldr	r3, [r7, #32]
 8002dc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d07b      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d072      	beq.n	8002ebc <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d008      	beq.n	8002df2 <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	f043 0304 	orr.w	r3, r3, #4
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d043      	beq.n	8002ebc <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d03e      	beq.n	8002ebc <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e44:	2b60      	cmp	r3, #96	; 0x60
 8002e46:	d02b      	beq.n	8002ea0 <HAL_CAN_IRQHandler+0x344>
 8002e48:	2b60      	cmp	r3, #96	; 0x60
 8002e4a:	d82e      	bhi.n	8002eaa <HAL_CAN_IRQHandler+0x34e>
 8002e4c:	2b50      	cmp	r3, #80	; 0x50
 8002e4e:	d022      	beq.n	8002e96 <HAL_CAN_IRQHandler+0x33a>
 8002e50:	2b50      	cmp	r3, #80	; 0x50
 8002e52:	d82a      	bhi.n	8002eaa <HAL_CAN_IRQHandler+0x34e>
 8002e54:	2b40      	cmp	r3, #64	; 0x40
 8002e56:	d019      	beq.n	8002e8c <HAL_CAN_IRQHandler+0x330>
 8002e58:	2b40      	cmp	r3, #64	; 0x40
 8002e5a:	d826      	bhi.n	8002eaa <HAL_CAN_IRQHandler+0x34e>
 8002e5c:	2b30      	cmp	r3, #48	; 0x30
 8002e5e:	d010      	beq.n	8002e82 <HAL_CAN_IRQHandler+0x326>
 8002e60:	2b30      	cmp	r3, #48	; 0x30
 8002e62:	d822      	bhi.n	8002eaa <HAL_CAN_IRQHandler+0x34e>
 8002e64:	2b10      	cmp	r3, #16
 8002e66:	d002      	beq.n	8002e6e <HAL_CAN_IRQHandler+0x312>
 8002e68:	2b20      	cmp	r3, #32
 8002e6a:	d005      	beq.n	8002e78 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002e6c:	e01d      	b.n	8002eaa <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	f043 0308 	orr.w	r3, r3, #8
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e76:	e019      	b.n	8002eac <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7a:	f043 0310 	orr.w	r3, r3, #16
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e80:	e014      	b.n	8002eac <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e84:	f043 0320 	orr.w	r3, r3, #32
 8002e88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e8a:	e00f      	b.n	8002eac <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e94:	e00a      	b.n	8002eac <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 8002e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e9e:	e005      	b.n	8002eac <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ea8:	e000      	b.n	8002eac <HAL_CAN_IRQHandler+0x350>
            break;
 8002eaa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699a      	ldr	r2, [r3, #24]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002eba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2204      	movs	r2, #4
 8002ec2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ede:	bf00      	nop
 8002ee0:	3728      	adds	r7, #40	; 0x28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b083      	sub	sp, #12
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <__NVIC_SetPriorityGrouping+0x44>)
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003008:	4013      	ands	r3, r2
 800300a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003014:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800301c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800301e:	4a04      	ldr	r2, [pc, #16]	; (8003030 <__NVIC_SetPriorityGrouping+0x44>)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	60d3      	str	r3, [r2, #12]
}
 8003024:	bf00      	nop
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003038:	4b04      	ldr	r3, [pc, #16]	; (800304c <__NVIC_GetPriorityGrouping+0x18>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	0a1b      	lsrs	r3, r3, #8
 800303e:	f003 0307 	and.w	r3, r3, #7
}
 8003042:	4618      	mov	r0, r3
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305e:	2b00      	cmp	r3, #0
 8003060:	db0b      	blt.n	800307a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	f003 021f 	and.w	r2, r3, #31
 8003068:	4907      	ldr	r1, [pc, #28]	; (8003088 <__NVIC_EnableIRQ+0x38>)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	095b      	lsrs	r3, r3, #5
 8003070:	2001      	movs	r0, #1
 8003072:	fa00 f202 	lsl.w	r2, r0, r2
 8003076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	e000e100 	.word	0xe000e100

0800308c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	6039      	str	r1, [r7, #0]
 8003096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309c:	2b00      	cmp	r3, #0
 800309e:	db0a      	blt.n	80030b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	490c      	ldr	r1, [pc, #48]	; (80030d8 <__NVIC_SetPriority+0x4c>)
 80030a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030aa:	0112      	lsls	r2, r2, #4
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	440b      	add	r3, r1
 80030b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030b4:	e00a      	b.n	80030cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	4908      	ldr	r1, [pc, #32]	; (80030dc <__NVIC_SetPriority+0x50>)
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	3b04      	subs	r3, #4
 80030c4:	0112      	lsls	r2, r2, #4
 80030c6:	b2d2      	uxtb	r2, r2
 80030c8:	440b      	add	r3, r1
 80030ca:	761a      	strb	r2, [r3, #24]
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	e000e100 	.word	0xe000e100
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b089      	sub	sp, #36	; 0x24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f1c3 0307 	rsb	r3, r3, #7
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	bf28      	it	cs
 80030fe:	2304      	movcs	r3, #4
 8003100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3304      	adds	r3, #4
 8003106:	2b06      	cmp	r3, #6
 8003108:	d902      	bls.n	8003110 <NVIC_EncodePriority+0x30>
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	3b03      	subs	r3, #3
 800310e:	e000      	b.n	8003112 <NVIC_EncodePriority+0x32>
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003114:	f04f 32ff 	mov.w	r2, #4294967295
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	43da      	mvns	r2, r3
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	401a      	ands	r2, r3
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003128:	f04f 31ff 	mov.w	r1, #4294967295
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	fa01 f303 	lsl.w	r3, r1, r3
 8003132:	43d9      	mvns	r1, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003138:	4313      	orrs	r3, r2
         );
}
 800313a:	4618      	mov	r0, r3
 800313c:	3724      	adds	r7, #36	; 0x24
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
	...

08003148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b07      	cmp	r3, #7
 8003154:	d00f      	beq.n	8003176 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b06      	cmp	r3, #6
 800315a:	d00c      	beq.n	8003176 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b05      	cmp	r3, #5
 8003160:	d009      	beq.n	8003176 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b04      	cmp	r3, #4
 8003166:	d006      	beq.n	8003176 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d003      	beq.n	8003176 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800316e:	2190      	movs	r1, #144	; 0x90
 8003170:	4804      	ldr	r0, [pc, #16]	; (8003184 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003172:	f7fe fb4a 	bl	800180a <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff ff38 	bl	8002fec <__NVIC_SetPriorityGrouping>
}
 800317c:	bf00      	nop
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	0800a838 	.word	0x0800a838

08003188 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b0f      	cmp	r3, #15
 800319e:	d903      	bls.n	80031a8 <HAL_NVIC_SetPriority+0x20>
 80031a0:	21a8      	movs	r1, #168	; 0xa8
 80031a2:	480e      	ldr	r0, [pc, #56]	; (80031dc <HAL_NVIC_SetPriority+0x54>)
 80031a4:	f7fe fb31 	bl	800180a <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b0f      	cmp	r3, #15
 80031ac:	d903      	bls.n	80031b6 <HAL_NVIC_SetPriority+0x2e>
 80031ae:	21a9      	movs	r1, #169	; 0xa9
 80031b0:	480a      	ldr	r0, [pc, #40]	; (80031dc <HAL_NVIC_SetPriority+0x54>)
 80031b2:	f7fe fb2a 	bl	800180a <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031b6:	f7ff ff3d 	bl	8003034 <__NVIC_GetPriorityGrouping>
 80031ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	68b9      	ldr	r1, [r7, #8]
 80031c0:	6978      	ldr	r0, [r7, #20]
 80031c2:	f7ff ff8d 	bl	80030e0 <NVIC_EncodePriority>
 80031c6:	4602      	mov	r2, r0
 80031c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031cc:	4611      	mov	r1, r2
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff ff5c 	bl	800308c <__NVIC_SetPriority>
}
 80031d4:	bf00      	nop
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	0800a838 	.word	0x0800a838

080031e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4603      	mov	r3, r0
 80031e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	da03      	bge.n	80031fa <HAL_NVIC_EnableIRQ+0x1a>
 80031f2:	21bc      	movs	r1, #188	; 0xbc
 80031f4:	4805      	ldr	r0, [pc, #20]	; (800320c <HAL_NVIC_EnableIRQ+0x2c>)
 80031f6:	f7fe fb08 	bl	800180a <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff26 	bl	8003050 <__NVIC_EnableIRQ>
}
 8003204:	bf00      	nop
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	0800a838 	.word	0x0800a838

08003210 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800321c:	f7fe fe18 	bl	8001e50 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e203      	b.n	8003634 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a8b      	ldr	r2, [pc, #556]	; (8003460 <HAL_DMA_Init+0x250>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d04e      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a8a      	ldr	r2, [pc, #552]	; (8003464 <HAL_DMA_Init+0x254>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d049      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a88      	ldr	r2, [pc, #544]	; (8003468 <HAL_DMA_Init+0x258>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d044      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a87      	ldr	r2, [pc, #540]	; (800346c <HAL_DMA_Init+0x25c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d03f      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a85      	ldr	r2, [pc, #532]	; (8003470 <HAL_DMA_Init+0x260>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d03a      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a84      	ldr	r2, [pc, #528]	; (8003474 <HAL_DMA_Init+0x264>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d035      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a82      	ldr	r2, [pc, #520]	; (8003478 <HAL_DMA_Init+0x268>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d030      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a81      	ldr	r2, [pc, #516]	; (800347c <HAL_DMA_Init+0x26c>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d02b      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a7f      	ldr	r2, [pc, #508]	; (8003480 <HAL_DMA_Init+0x270>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d026      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a7e      	ldr	r2, [pc, #504]	; (8003484 <HAL_DMA_Init+0x274>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d021      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a7c      	ldr	r2, [pc, #496]	; (8003488 <HAL_DMA_Init+0x278>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d01c      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a7b      	ldr	r2, [pc, #492]	; (800348c <HAL_DMA_Init+0x27c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d017      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a79      	ldr	r2, [pc, #484]	; (8003490 <HAL_DMA_Init+0x280>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d012      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a78      	ldr	r2, [pc, #480]	; (8003494 <HAL_DMA_Init+0x284>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d00d      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a76      	ldr	r2, [pc, #472]	; (8003498 <HAL_DMA_Init+0x288>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d008      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a75      	ldr	r2, [pc, #468]	; (800349c <HAL_DMA_Init+0x28c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d003      	beq.n	80032d4 <HAL_DMA_Init+0xc4>
 80032cc:	21b7      	movs	r1, #183	; 0xb7
 80032ce:	4874      	ldr	r0, [pc, #464]	; (80034a0 <HAL_DMA_Init+0x290>)
 80032d0:	f7fe fa9b 	bl	800180a <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d026      	beq.n	800332a <HAL_DMA_Init+0x11a>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032e4:	d021      	beq.n	800332a <HAL_DMA_Init+0x11a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032ee:	d01c      	beq.n	800332a <HAL_DMA_Init+0x11a>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80032f8:	d017      	beq.n	800332a <HAL_DMA_Init+0x11a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003302:	d012      	beq.n	800332a <HAL_DMA_Init+0x11a>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 800330c:	d00d      	beq.n	800332a <HAL_DMA_Init+0x11a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003316:	d008      	beq.n	800332a <HAL_DMA_Init+0x11a>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8003320:	d003      	beq.n	800332a <HAL_DMA_Init+0x11a>
 8003322:	21b8      	movs	r1, #184	; 0xb8
 8003324:	485e      	ldr	r0, [pc, #376]	; (80034a0 <HAL_DMA_Init+0x290>)
 8003326:	f7fe fa70 	bl	800180a <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00b      	beq.n	800334a <HAL_DMA_Init+0x13a>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b40      	cmp	r3, #64	; 0x40
 8003338:	d007      	beq.n	800334a <HAL_DMA_Init+0x13a>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	2b80      	cmp	r3, #128	; 0x80
 8003340:	d003      	beq.n	800334a <HAL_DMA_Init+0x13a>
 8003342:	21b9      	movs	r1, #185	; 0xb9
 8003344:	4856      	ldr	r0, [pc, #344]	; (80034a0 <HAL_DMA_Init+0x290>)
 8003346:	f7fe fa60 	bl	800180a <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003352:	d007      	beq.n	8003364 <HAL_DMA_Init+0x154>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_DMA_Init+0x154>
 800335c:	21ba      	movs	r1, #186	; 0xba
 800335e:	4850      	ldr	r0, [pc, #320]	; (80034a0 <HAL_DMA_Init+0x290>)
 8003360:	f7fe fa53 	bl	800180a <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800336c:	d007      	beq.n	800337e <HAL_DMA_Init+0x16e>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_DMA_Init+0x16e>
 8003376:	21bb      	movs	r1, #187	; 0xbb
 8003378:	4849      	ldr	r0, [pc, #292]	; (80034a0 <HAL_DMA_Init+0x290>)
 800337a:	f7fe fa46 	bl	800180a <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00d      	beq.n	80033a2 <HAL_DMA_Init+0x192>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800338e:	d008      	beq.n	80033a2 <HAL_DMA_Init+0x192>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003398:	d003      	beq.n	80033a2 <HAL_DMA_Init+0x192>
 800339a:	21bc      	movs	r1, #188	; 0xbc
 800339c:	4840      	ldr	r0, [pc, #256]	; (80034a0 <HAL_DMA_Init+0x290>)
 800339e:	f7fe fa34 	bl	800180a <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00d      	beq.n	80033c6 <HAL_DMA_Init+0x1b6>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033b2:	d008      	beq.n	80033c6 <HAL_DMA_Init+0x1b6>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033bc:	d003      	beq.n	80033c6 <HAL_DMA_Init+0x1b6>
 80033be:	21bd      	movs	r1, #189	; 0xbd
 80033c0:	4837      	ldr	r0, [pc, #220]	; (80034a0 <HAL_DMA_Init+0x290>)
 80033c2:	f7fe fa22 	bl	800180a <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00c      	beq.n	80033e8 <HAL_DMA_Init+0x1d8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033d6:	d007      	beq.n	80033e8 <HAL_DMA_Init+0x1d8>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	69db      	ldr	r3, [r3, #28]
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d003      	beq.n	80033e8 <HAL_DMA_Init+0x1d8>
 80033e0:	21be      	movs	r1, #190	; 0xbe
 80033e2:	482f      	ldr	r0, [pc, #188]	; (80034a0 <HAL_DMA_Init+0x290>)
 80033e4:	f7fe fa11 	bl	800180a <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d012      	beq.n	8003416 <HAL_DMA_Init+0x206>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f8:	d00d      	beq.n	8003416 <HAL_DMA_Init+0x206>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003402:	d008      	beq.n	8003416 <HAL_DMA_Init+0x206>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800340c:	d003      	beq.n	8003416 <HAL_DMA_Init+0x206>
 800340e:	21bf      	movs	r1, #191	; 0xbf
 8003410:	4823      	ldr	r0, [pc, #140]	; (80034a0 <HAL_DMA_Init+0x290>)
 8003412:	f7fe f9fa 	bl	800180a <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	2b00      	cmp	r3, #0
 800341c:	d007      	beq.n	800342e <HAL_DMA_Init+0x21e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003422:	2b04      	cmp	r3, #4
 8003424:	d003      	beq.n	800342e <HAL_DMA_Init+0x21e>
 8003426:	21c0      	movs	r1, #192	; 0xc0
 8003428:	481d      	ldr	r0, [pc, #116]	; (80034a0 <HAL_DMA_Init+0x290>)
 800342a:	f7fe f9ee 	bl	800180a <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003432:	2b00      	cmp	r3, #0
 8003434:	d064      	beq.n	8003500 <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343a:	2b00      	cmp	r3, #0
 800343c:	d032      	beq.n	80034a4 <HAL_DMA_Init+0x294>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003442:	2b01      	cmp	r3, #1
 8003444:	d02e      	beq.n	80034a4 <HAL_DMA_Init+0x294>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800344a:	2b02      	cmp	r3, #2
 800344c:	d02a      	beq.n	80034a4 <HAL_DMA_Init+0x294>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003452:	2b03      	cmp	r3, #3
 8003454:	d026      	beq.n	80034a4 <HAL_DMA_Init+0x294>
 8003456:	21c5      	movs	r1, #197	; 0xc5
 8003458:	4811      	ldr	r0, [pc, #68]	; (80034a0 <HAL_DMA_Init+0x290>)
 800345a:	f7fe f9d6 	bl	800180a <assert_failed>
 800345e:	e021      	b.n	80034a4 <HAL_DMA_Init+0x294>
 8003460:	40026010 	.word	0x40026010
 8003464:	40026028 	.word	0x40026028
 8003468:	40026040 	.word	0x40026040
 800346c:	40026058 	.word	0x40026058
 8003470:	40026070 	.word	0x40026070
 8003474:	40026088 	.word	0x40026088
 8003478:	400260a0 	.word	0x400260a0
 800347c:	400260b8 	.word	0x400260b8
 8003480:	40026410 	.word	0x40026410
 8003484:	40026428 	.word	0x40026428
 8003488:	40026440 	.word	0x40026440
 800348c:	40026458 	.word	0x40026458
 8003490:	40026470 	.word	0x40026470
 8003494:	40026488 	.word	0x40026488
 8003498:	400264a0 	.word	0x400264a0
 800349c:	400264b8 	.word	0x400264b8
 80034a0:	0800a874 	.word	0x0800a874
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d012      	beq.n	80034d2 <HAL_DMA_Init+0x2c2>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034b4:	d00d      	beq.n	80034d2 <HAL_DMA_Init+0x2c2>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034be:	d008      	beq.n	80034d2 <HAL_DMA_Init+0x2c2>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034c8:	d003      	beq.n	80034d2 <HAL_DMA_Init+0x2c2>
 80034ca:	21c6      	movs	r1, #198	; 0xc6
 80034cc:	485b      	ldr	r0, [pc, #364]	; (800363c <HAL_DMA_Init+0x42c>)
 80034ce:	f7fe f99c 	bl	800180a <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d012      	beq.n	8003500 <HAL_DMA_Init+0x2f0>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034e2:	d00d      	beq.n	8003500 <HAL_DMA_Init+0x2f0>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034ec:	d008      	beq.n	8003500 <HAL_DMA_Init+0x2f0>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80034f6:	d003      	beq.n	8003500 <HAL_DMA_Init+0x2f0>
 80034f8:	21c7      	movs	r1, #199	; 0xc7
 80034fa:	4850      	ldr	r0, [pc, #320]	; (800363c <HAL_DMA_Init+0x42c>)
 80034fc:	f7fe f985 	bl	800180a <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003520:	e00f      	b.n	8003542 <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003522:	f7fe fc95 	bl	8001e50 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b05      	cmp	r3, #5
 800352e:	d908      	bls.n	8003542 <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2203      	movs	r2, #3
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e078      	b.n	8003634 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e8      	bne.n	8003522 <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4b39      	ldr	r3, [pc, #228]	; (8003640 <HAL_DMA_Init+0x430>)
 800355c:	4013      	ands	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800356e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800357a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	2b04      	cmp	r3, #4
 800359a:	d107      	bne.n	80035ac <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	4313      	orrs	r3, r2
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f023 0307 	bic.w	r3, r3, #7
 80035c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d117      	bne.n	8003606 <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00e      	beq.n	8003606 <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fa1b 	bl	8003a24 <DMA_CheckFifoParam>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2240      	movs	r2, #64	; 0x40
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003602:	2301      	movs	r3, #1
 8003604:	e016      	b.n	8003634 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f9d2 	bl	80039b8 <DMA_CalcBaseAndBitshift>
 8003614:	4603      	mov	r3, r0
 8003616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361c:	223f      	movs	r2, #63	; 0x3f
 800361e:	409a      	lsls	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	0800a874 	.word	0x0800a874
 8003640:	f010803f 	.word	0xf010803f

08003644 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d004      	beq.n	8003662 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2280      	movs	r2, #128	; 0x80
 800365c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e00c      	b.n	800367c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2205      	movs	r2, #5
 8003666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0201 	bic.w	r2, r2, #1
 8003678:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003694:	4b8e      	ldr	r3, [pc, #568]	; (80038d0 <HAL_DMA_IRQHandler+0x248>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a8e      	ldr	r2, [pc, #568]	; (80038d4 <HAL_DMA_IRQHandler+0x24c>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0a9b      	lsrs	r3, r3, #10
 80036a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b2:	2208      	movs	r2, #8
 80036b4:	409a      	lsls	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4013      	ands	r3, r2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d01a      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0304 	and.w	r3, r3, #4
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d013      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0204 	bic.w	r2, r2, #4
 80036da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e0:	2208      	movs	r2, #8
 80036e2:	409a      	lsls	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	f043 0201 	orr.w	r2, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f8:	2201      	movs	r2, #1
 80036fa:	409a      	lsls	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d012      	beq.n	800372a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00b      	beq.n	800372a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003716:	2201      	movs	r2, #1
 8003718:	409a      	lsls	r2, r3
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003722:	f043 0202 	orr.w	r2, r3, #2
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372e:	2204      	movs	r2, #4
 8003730:	409a      	lsls	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	4013      	ands	r3, r2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d012      	beq.n	8003760 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00b      	beq.n	8003760 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374c:	2204      	movs	r2, #4
 800374e:	409a      	lsls	r2, r3
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003758:	f043 0204 	orr.w	r2, r3, #4
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003764:	2210      	movs	r2, #16
 8003766:	409a      	lsls	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4013      	ands	r3, r2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d043      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d03c      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003782:	2210      	movs	r2, #16
 8003784:	409a      	lsls	r2, r3
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d018      	beq.n	80037ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d108      	bne.n	80037b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d024      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	4798      	blx	r3
 80037b6:	e01f      	b.n	80037f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d01b      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	4798      	blx	r3
 80037c8:	e016      	b.n	80037f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d107      	bne.n	80037e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0208 	bic.w	r2, r2, #8
 80037e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037fc:	2220      	movs	r2, #32
 80037fe:	409a      	lsls	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 808f 	beq.w	8003928 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0310 	and.w	r3, r3, #16
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8087 	beq.w	8003928 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381e:	2220      	movs	r2, #32
 8003820:	409a      	lsls	r2, r3
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b05      	cmp	r3, #5
 8003830:	d136      	bne.n	80038a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0216 	bic.w	r2, r2, #22
 8003840:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695a      	ldr	r2, [r3, #20]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003850:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <HAL_DMA_IRQHandler+0x1da>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0208 	bic.w	r2, r2, #8
 8003870:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003876:	223f      	movs	r2, #63	; 0x3f
 8003878:	409a      	lsls	r2, r3
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003892:	2b00      	cmp	r3, #0
 8003894:	d07e      	beq.n	8003994 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4798      	blx	r3
        }
        return;
 800389e:	e079      	b.n	8003994 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d01d      	beq.n	80038ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10d      	bne.n	80038d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d031      	beq.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	4798      	blx	r3
 80038cc:	e02c      	b.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
 80038ce:	bf00      	nop
 80038d0:	20000000 	.word	0x20000000
 80038d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d023      	beq.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	4798      	blx	r3
 80038e8:	e01e      	b.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10f      	bne.n	8003918 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0210 	bic.w	r2, r2, #16
 8003906:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800392c:	2b00      	cmp	r3, #0
 800392e:	d032      	beq.n	8003996 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b00      	cmp	r3, #0
 800393a:	d022      	beq.n	8003982 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2205      	movs	r2, #5
 8003940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 0201 	bic.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	3301      	adds	r3, #1
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	429a      	cmp	r2, r3
 800395e:	d307      	bcc.n	8003970 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f2      	bne.n	8003954 <HAL_DMA_IRQHandler+0x2cc>
 800396e:	e000      	b.n	8003972 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003970:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	4798      	blx	r3
 8003992:	e000      	b.n	8003996 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003994:	bf00      	nop
    }
  }
}
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039aa:	b2db      	uxtb	r3, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	3b10      	subs	r3, #16
 80039c8:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <DMA_CalcBaseAndBitshift+0x64>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	091b      	lsrs	r3, r3, #4
 80039d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039d2:	4a13      	ldr	r2, [pc, #76]	; (8003a20 <DMA_CalcBaseAndBitshift+0x68>)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4413      	add	r3, r2
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	461a      	mov	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2b03      	cmp	r3, #3
 80039e4:	d909      	bls.n	80039fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ee:	f023 0303 	bic.w	r3, r3, #3
 80039f2:	1d1a      	adds	r2, r3, #4
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	659a      	str	r2, [r3, #88]	; 0x58
 80039f8:	e007      	b.n	8003a0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a02:	f023 0303 	bic.w	r3, r3, #3
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	aaaaaaab 	.word	0xaaaaaaab
 8003a20:	0800aa84 	.word	0x0800aa84

08003a24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d11f      	bne.n	8003a7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2b03      	cmp	r3, #3
 8003a42:	d856      	bhi.n	8003af2 <DMA_CheckFifoParam+0xce>
 8003a44:	a201      	add	r2, pc, #4	; (adr r2, 8003a4c <DMA_CheckFifoParam+0x28>)
 8003a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4a:	bf00      	nop
 8003a4c:	08003a5d 	.word	0x08003a5d
 8003a50:	08003a6f 	.word	0x08003a6f
 8003a54:	08003a5d 	.word	0x08003a5d
 8003a58:	08003af3 	.word	0x08003af3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d046      	beq.n	8003af6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a6c:	e043      	b.n	8003af6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a76:	d140      	bne.n	8003afa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a7c:	e03d      	b.n	8003afa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a86:	d121      	bne.n	8003acc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b03      	cmp	r3, #3
 8003a8c:	d837      	bhi.n	8003afe <DMA_CheckFifoParam+0xda>
 8003a8e:	a201      	add	r2, pc, #4	; (adr r2, 8003a94 <DMA_CheckFifoParam+0x70>)
 8003a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a94:	08003aa5 	.word	0x08003aa5
 8003a98:	08003aab 	.word	0x08003aab
 8003a9c:	08003aa5 	.word	0x08003aa5
 8003aa0:	08003abd 	.word	0x08003abd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa8:	e030      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d025      	beq.n	8003b02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aba:	e022      	b.n	8003b02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ac4:	d11f      	bne.n	8003b06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003aca:	e01c      	b.n	8003b06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d903      	bls.n	8003ada <DMA_CheckFifoParam+0xb6>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d003      	beq.n	8003ae0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ad8:	e018      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	73fb      	strb	r3, [r7, #15]
      break;
 8003ade:	e015      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00e      	beq.n	8003b0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	73fb      	strb	r3, [r7, #15]
      break;
 8003af0:	e00b      	b.n	8003b0a <DMA_CheckFifoParam+0xe6>
      break;
 8003af2:	bf00      	nop
 8003af4:	e00a      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      break;
 8003af6:	bf00      	nop
 8003af8:	e008      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      break;
 8003afa:	bf00      	nop
 8003afc:	e006      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      break;
 8003afe:	bf00      	nop
 8003b00:	e004      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      break;
 8003b02:	bf00      	nop
 8003b04:	e002      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      break;   
 8003b06:	bf00      	nop
 8003b08:	e000      	b.n	8003b0c <DMA_CheckFifoParam+0xe8>
      break;
 8003b0a:	bf00      	nop
    }
  } 
  
  return status; 
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop

08003b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a37      	ldr	r2, [pc, #220]	; (8003c14 <HAL_GPIO_Init+0xf8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d01f      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a36      	ldr	r2, [pc, #216]	; (8003c18 <HAL_GPIO_Init+0xfc>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d01b      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a35      	ldr	r2, [pc, #212]	; (8003c1c <HAL_GPIO_Init+0x100>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d017      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a34      	ldr	r2, [pc, #208]	; (8003c20 <HAL_GPIO_Init+0x104>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d013      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a33      	ldr	r2, [pc, #204]	; (8003c24 <HAL_GPIO_Init+0x108>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d00f      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a32      	ldr	r2, [pc, #200]	; (8003c28 <HAL_GPIO_Init+0x10c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00b      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a31      	ldr	r2, [pc, #196]	; (8003c2c <HAL_GPIO_Init+0x110>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d007      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a30      	ldr	r2, [pc, #192]	; (8003c30 <HAL_GPIO_Init+0x114>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d003      	beq.n	8003b7a <HAL_GPIO_Init+0x5e>
 8003b72:	21ac      	movs	r1, #172	; 0xac
 8003b74:	482f      	ldr	r0, [pc, #188]	; (8003c34 <HAL_GPIO_Init+0x118>)
 8003b76:	f7fd fe48 	bl	800180a <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_GPIO_Init+0x74>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	041b      	lsls	r3, r3, #16
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x7c>
 8003b90:	21ad      	movs	r1, #173	; 0xad
 8003b92:	4828      	ldr	r0, [pc, #160]	; (8003c34 <HAL_GPIO_Init+0x118>)
 8003b94:	f7fd fe39 	bl	800180a <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d035      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d031      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	2b11      	cmp	r3, #17
 8003bae:	d02d      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d029      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	2b12      	cmp	r3, #18
 8003bbe:	d025      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8003bc8:	d020      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8003bd2:	d01b      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8003bdc:	d016      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8003be6:	d011      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8003bf0:	d00c      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8003bfa:	d007      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d003      	beq.n	8003c0c <HAL_GPIO_Init+0xf0>
 8003c04:	21ae      	movs	r1, #174	; 0xae
 8003c06:	480b      	ldr	r0, [pc, #44]	; (8003c34 <HAL_GPIO_Init+0x118>)
 8003c08:	f7fd fdff 	bl	800180a <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61fb      	str	r3, [r7, #28]
 8003c10:	e289      	b.n	8004126 <HAL_GPIO_Init+0x60a>
 8003c12:	bf00      	nop
 8003c14:	40020000 	.word	0x40020000
 8003c18:	40020400 	.word	0x40020400
 8003c1c:	40020800 	.word	0x40020800
 8003c20:	40020c00 	.word	0x40020c00
 8003c24:	40021000 	.word	0x40021000
 8003c28:	40021400 	.word	0x40021400
 8003c2c:	40021800 	.word	0x40021800
 8003c30:	40021c00 	.word	0x40021c00
 8003c34:	0800a8ac 	.word	0x0800a8ac
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c38:	2201      	movs	r2, #1
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	f040 8265 	bne.w	8004120 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d005      	beq.n	8003c6e <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d144      	bne.n	8003cf8 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00f      	beq.n	8003c96 <HAL_GPIO_Init+0x17a>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d00b      	beq.n	8003c96 <HAL_GPIO_Init+0x17a>
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d007      	beq.n	8003c96 <HAL_GPIO_Init+0x17a>
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	d003      	beq.n	8003c96 <HAL_GPIO_Init+0x17a>
 8003c8e:	21c0      	movs	r1, #192	; 0xc0
 8003c90:	4831      	ldr	r0, [pc, #196]	; (8003d58 <HAL_GPIO_Init+0x23c>)
 8003c92:	f7fd fdba 	bl	800180a <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	2203      	movs	r2, #3
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	4013      	ands	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ccc:	2201      	movs	r2, #1
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	43db      	mvns	r3, r3
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	091b      	lsrs	r3, r3, #4
 8003ce2:	f003 0201 	and.w	r2, r3, #1
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f003 0303 	and.w	r3, r3, #3
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d02b      	beq.n	8003d5c <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00b      	beq.n	8003d24 <HAL_GPIO_Init+0x208>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d007      	beq.n	8003d24 <HAL_GPIO_Init+0x208>
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d003      	beq.n	8003d24 <HAL_GPIO_Init+0x208>
 8003d1c:	21d1      	movs	r1, #209	; 0xd1
 8003d1e:	480e      	ldr	r0, [pc, #56]	; (8003d58 <HAL_GPIO_Init+0x23c>)
 8003d20:	f7fd fd73 	bl	800180a <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	2203      	movs	r2, #3
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	60da      	str	r2, [r3, #12]
 8003d54:	e002      	b.n	8003d5c <HAL_GPIO_Init+0x240>
 8003d56:	bf00      	nop
 8003d58:	0800a8ac 	.word	0x0800a8ac
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f003 0303 	and.w	r3, r3, #3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	f040 810c 	bne.w	8003f82 <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 80e3 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	2b09      	cmp	r3, #9
 8003d7a:	f000 80de 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 80d9 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80d4 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 80cf 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80ca 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	f000 80c5 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	f000 80c0 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	f000 80bb 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	f000 80b6 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	f000 80b1 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	f000 80ac 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	f000 80a7 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	f000 80a2 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	f000 809d 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	2b05      	cmp	r3, #5
 8003e06:	f000 8098 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	2b05      	cmp	r3, #5
 8003e10:	f000 8093 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	2b09      	cmp	r3, #9
 8003e1a:	f000 808e 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b06      	cmp	r3, #6
 8003e24:	f000 8089 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	2b09      	cmp	r3, #9
 8003e2e:	f000 8084 	beq.w	8003f3a <HAL_GPIO_Init+0x41e>
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	2b07      	cmp	r3, #7
 8003e38:	d07f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b07      	cmp	r3, #7
 8003e40:	d07b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	2b07      	cmp	r3, #7
 8003e48:	d077      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b08      	cmp	r3, #8
 8003e50:	d073      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	2b08      	cmp	r3, #8
 8003e58:	d06f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	2b08      	cmp	r3, #8
 8003e60:	d06b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b09      	cmp	r3, #9
 8003e68:	d067      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	2b09      	cmp	r3, #9
 8003e70:	d063      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	2b0a      	cmp	r3, #10
 8003e78:	d05f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	2b0a      	cmp	r3, #10
 8003e80:	d05b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	2b0b      	cmp	r3, #11
 8003e88:	d057      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	2b0c      	cmp	r3, #12
 8003e90:	d053      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	2b0c      	cmp	r3, #12
 8003e98:	d04f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	2b0d      	cmp	r3, #13
 8003ea0:	d04b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	2b0f      	cmp	r3, #15
 8003ea8:	d047      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	2b05      	cmp	r3, #5
 8003eb0:	d043      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d03f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b06      	cmp	r3, #6
 8003ec0:	d03b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	2b03      	cmp	r3, #3
 8003ec8:	d037      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d033      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	2b05      	cmp	r3, #5
 8003ed8:	d02f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	2b06      	cmp	r3, #6
 8003ee0:	d02b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	2b06      	cmp	r3, #6
 8003ee8:	d027      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b07      	cmp	r3, #7
 8003ef0:	d023      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	2b07      	cmp	r3, #7
 8003ef8:	d01f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	2b07      	cmp	r3, #7
 8003f00:	d01b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	2b07      	cmp	r3, #7
 8003f08:	d017      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	2b08      	cmp	r3, #8
 8003f10:	d013      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d00f      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	2b09      	cmp	r3, #9
 8003f20:	d00b      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	2b0a      	cmp	r3, #10
 8003f28:	d007      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2b0a      	cmp	r3, #10
 8003f30:	d003      	beq.n	8003f3a <HAL_GPIO_Init+0x41e>
 8003f32:	21de      	movs	r1, #222	; 0xde
 8003f34:	4880      	ldr	r0, [pc, #512]	; (8004138 <HAL_GPIO_Init+0x61c>)
 8003f36:	f7fd fc68 	bl	800180a <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	08da      	lsrs	r2, r3, #3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3208      	adds	r2, #8
 8003f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	220f      	movs	r2, #15
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	08da      	lsrs	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3208      	adds	r2, #8
 8003f7c:	69b9      	ldr	r1, [r7, #24]
 8003f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4013      	ands	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f003 0203 	and.w	r2, r3, #3
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 80ae 	beq.w	8004120 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	4b5c      	ldr	r3, [pc, #368]	; (800413c <HAL_GPIO_Init+0x620>)
 8003fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fcc:	4a5b      	ldr	r2, [pc, #364]	; (800413c <HAL_GPIO_Init+0x620>)
 8003fce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fd2:	6453      	str	r3, [r2, #68]	; 0x44
 8003fd4:	4b59      	ldr	r3, [pc, #356]	; (800413c <HAL_GPIO_Init+0x620>)
 8003fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fe0:	4a57      	ldr	r2, [pc, #348]	; (8004140 <HAL_GPIO_Init+0x624>)
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	089b      	lsrs	r3, r3, #2
 8003fe6:	3302      	adds	r3, #2
 8003fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	f003 0303 	and.w	r3, r3, #3
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	220f      	movs	r2, #15
 8003ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffc:	43db      	mvns	r3, r3
 8003ffe:	69ba      	ldr	r2, [r7, #24]
 8004000:	4013      	ands	r3, r2
 8004002:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a4f      	ldr	r2, [pc, #316]	; (8004144 <HAL_GPIO_Init+0x628>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d025      	beq.n	8004058 <HAL_GPIO_Init+0x53c>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a4e      	ldr	r2, [pc, #312]	; (8004148 <HAL_GPIO_Init+0x62c>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d01f      	beq.n	8004054 <HAL_GPIO_Init+0x538>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a4d      	ldr	r2, [pc, #308]	; (800414c <HAL_GPIO_Init+0x630>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d019      	beq.n	8004050 <HAL_GPIO_Init+0x534>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a4c      	ldr	r2, [pc, #304]	; (8004150 <HAL_GPIO_Init+0x634>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d013      	beq.n	800404c <HAL_GPIO_Init+0x530>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a4b      	ldr	r2, [pc, #300]	; (8004154 <HAL_GPIO_Init+0x638>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d00d      	beq.n	8004048 <HAL_GPIO_Init+0x52c>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a4a      	ldr	r2, [pc, #296]	; (8004158 <HAL_GPIO_Init+0x63c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d007      	beq.n	8004044 <HAL_GPIO_Init+0x528>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a49      	ldr	r2, [pc, #292]	; (800415c <HAL_GPIO_Init+0x640>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d101      	bne.n	8004040 <HAL_GPIO_Init+0x524>
 800403c:	2306      	movs	r3, #6
 800403e:	e00c      	b.n	800405a <HAL_GPIO_Init+0x53e>
 8004040:	2307      	movs	r3, #7
 8004042:	e00a      	b.n	800405a <HAL_GPIO_Init+0x53e>
 8004044:	2305      	movs	r3, #5
 8004046:	e008      	b.n	800405a <HAL_GPIO_Init+0x53e>
 8004048:	2304      	movs	r3, #4
 800404a:	e006      	b.n	800405a <HAL_GPIO_Init+0x53e>
 800404c:	2303      	movs	r3, #3
 800404e:	e004      	b.n	800405a <HAL_GPIO_Init+0x53e>
 8004050:	2302      	movs	r3, #2
 8004052:	e002      	b.n	800405a <HAL_GPIO_Init+0x53e>
 8004054:	2301      	movs	r3, #1
 8004056:	e000      	b.n	800405a <HAL_GPIO_Init+0x53e>
 8004058:	2300      	movs	r3, #0
 800405a:	69fa      	ldr	r2, [r7, #28]
 800405c:	f002 0203 	and.w	r2, r2, #3
 8004060:	0092      	lsls	r2, r2, #2
 8004062:	4093      	lsls	r3, r2
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4313      	orrs	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800406a:	4935      	ldr	r1, [pc, #212]	; (8004140 <HAL_GPIO_Init+0x624>)
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	089b      	lsrs	r3, r3, #2
 8004070:	3302      	adds	r3, #2
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004078:	4b39      	ldr	r3, [pc, #228]	; (8004160 <HAL_GPIO_Init+0x644>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800409c:	4a30      	ldr	r2, [pc, #192]	; (8004160 <HAL_GPIO_Init+0x644>)
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a2:	4b2f      	ldr	r3, [pc, #188]	; (8004160 <HAL_GPIO_Init+0x644>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	43db      	mvns	r3, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4013      	ands	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040c6:	4a26      	ldr	r2, [pc, #152]	; (8004160 <HAL_GPIO_Init+0x644>)
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040cc:	4b24      	ldr	r3, [pc, #144]	; (8004160 <HAL_GPIO_Init+0x644>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	43db      	mvns	r3, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4013      	ands	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040f0:	4a1b      	ldr	r2, [pc, #108]	; (8004160 <HAL_GPIO_Init+0x644>)
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040f6:	4b1a      	ldr	r3, [pc, #104]	; (8004160 <HAL_GPIO_Init+0x644>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	43db      	mvns	r3, r3
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	4013      	ands	r3, r2
 8004104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	4313      	orrs	r3, r2
 8004118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800411a:	4a11      	ldr	r2, [pc, #68]	; (8004160 <HAL_GPIO_Init+0x644>)
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	3301      	adds	r3, #1
 8004124:	61fb      	str	r3, [r7, #28]
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	2b0f      	cmp	r3, #15
 800412a:	f67f ad85 	bls.w	8003c38 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 800412e:	bf00      	nop
 8004130:	bf00      	nop
 8004132:	3720      	adds	r7, #32
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	0800a8ac 	.word	0x0800a8ac
 800413c:	40023800 	.word	0x40023800
 8004140:	40013800 	.word	0x40013800
 8004144:	40020000 	.word	0x40020000
 8004148:	40020400 	.word	0x40020400
 800414c:	40020800 	.word	0x40020800
 8004150:	40020c00 	.word	0x40020c00
 8004154:	40021000 	.word	0x40021000
 8004158:	40021400 	.word	0x40021400
 800415c:	40021800 	.word	0x40021800
 8004160:	40013c00 	.word	0x40013c00

08004164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	460b      	mov	r3, r1
 800416e:	807b      	strh	r3, [r7, #2]
 8004170:	4613      	mov	r3, r2
 8004172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004174:	887b      	ldrh	r3, [r7, #2]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d004      	beq.n	8004184 <HAL_GPIO_WritePin+0x20>
 800417a:	887b      	ldrh	r3, [r7, #2]
 800417c:	0c1b      	lsrs	r3, r3, #16
 800417e:	041b      	lsls	r3, r3, #16
 8004180:	2b00      	cmp	r3, #0
 8004182:	d004      	beq.n	800418e <HAL_GPIO_WritePin+0x2a>
 8004184:	f240 119d 	movw	r1, #413	; 0x19d
 8004188:	480e      	ldr	r0, [pc, #56]	; (80041c4 <HAL_GPIO_WritePin+0x60>)
 800418a:	f7fd fb3e 	bl	800180a <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800418e:	787b      	ldrb	r3, [r7, #1]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <HAL_GPIO_WritePin+0x40>
 8004194:	787b      	ldrb	r3, [r7, #1]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d004      	beq.n	80041a4 <HAL_GPIO_WritePin+0x40>
 800419a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800419e:	4809      	ldr	r0, [pc, #36]	; (80041c4 <HAL_GPIO_WritePin+0x60>)
 80041a0:	f7fd fb33 	bl	800180a <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80041a4:	787b      	ldrb	r3, [r7, #1]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041aa:	887a      	ldrh	r2, [r7, #2]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041b0:	e003      	b.n	80041ba <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041b2:	887b      	ldrh	r3, [r7, #2]
 80041b4:	041a      	lsls	r2, r3, #16
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	619a      	str	r2, [r3, #24]
}
 80041ba:	bf00      	nop
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	0800a8ac 	.word	0x0800a8ac

080041c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e1bd      	b.n	8004556 <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a93      	ldr	r2, [pc, #588]	; (800442c <HAL_I2C_Init+0x264>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d00e      	beq.n	8004202 <HAL_I2C_Init+0x3a>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a91      	ldr	r2, [pc, #580]	; (8004430 <HAL_I2C_Init+0x268>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d009      	beq.n	8004202 <HAL_I2C_Init+0x3a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a90      	ldr	r2, [pc, #576]	; (8004434 <HAL_I2C_Init+0x26c>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d004      	beq.n	8004202 <HAL_I2C_Init+0x3a>
 80041f8:	f44f 71df 	mov.w	r1, #446	; 0x1be
 80041fc:	488e      	ldr	r0, [pc, #568]	; (8004438 <HAL_I2C_Init+0x270>)
 80041fe:	f7fd fb04 	bl	800180a <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d004      	beq.n	8004214 <HAL_I2C_Init+0x4c>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	4a8b      	ldr	r2, [pc, #556]	; (800443c <HAL_I2C_Init+0x274>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d904      	bls.n	800421e <HAL_I2C_Init+0x56>
 8004214:	f240 11bf 	movw	r1, #447	; 0x1bf
 8004218:	4887      	ldr	r0, [pc, #540]	; (8004438 <HAL_I2C_Init+0x270>)
 800421a:	f7fd faf6 	bl	800180a <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d009      	beq.n	800423a <HAL_I2C_Init+0x72>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800422e:	d004      	beq.n	800423a <HAL_I2C_Init+0x72>
 8004230:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004234:	4880      	ldr	r0, [pc, #512]	; (8004438 <HAL_I2C_Init+0x270>)
 8004236:	f7fd fae8 	bl	800180a <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004242:	f023 0303 	bic.w	r3, r3, #3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d004      	beq.n	8004254 <HAL_I2C_Init+0x8c>
 800424a:	f240 11c1 	movw	r1, #449	; 0x1c1
 800424e:	487a      	ldr	r0, [pc, #488]	; (8004438 <HAL_I2C_Init+0x270>)
 8004250:	f7fd fadb 	bl	800180a <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800425c:	d009      	beq.n	8004272 <HAL_I2C_Init+0xaa>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004266:	d004      	beq.n	8004272 <HAL_I2C_Init+0xaa>
 8004268:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800426c:	4872      	ldr	r0, [pc, #456]	; (8004438 <HAL_I2C_Init+0x270>)
 800426e:	f7fd facc 	bl	800180a <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d008      	beq.n	800428c <HAL_I2C_Init+0xc4>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d004      	beq.n	800428c <HAL_I2C_Init+0xc4>
 8004282:	f240 11c3 	movw	r1, #451	; 0x1c3
 8004286:	486c      	ldr	r0, [pc, #432]	; (8004438 <HAL_I2C_Init+0x270>)
 8004288:	f7fd fabf 	bl	800180a <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8004294:	2b00      	cmp	r3, #0
 8004296:	d004      	beq.n	80042a2 <HAL_I2C_Init+0xda>
 8004298:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800429c:	4866      	ldr	r0, [pc, #408]	; (8004438 <HAL_I2C_Init+0x270>)
 800429e:	f7fd fab4 	bl	800180a <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d008      	beq.n	80042bc <HAL_I2C_Init+0xf4>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	2b40      	cmp	r3, #64	; 0x40
 80042b0:	d004      	beq.n	80042bc <HAL_I2C_Init+0xf4>
 80042b2:	f240 11c5 	movw	r1, #453	; 0x1c5
 80042b6:	4860      	ldr	r0, [pc, #384]	; (8004438 <HAL_I2C_Init+0x270>)
 80042b8:	f7fd faa7 	bl	800180a <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d008      	beq.n	80042d6 <HAL_I2C_Init+0x10e>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	2b80      	cmp	r3, #128	; 0x80
 80042ca:	d004      	beq.n	80042d6 <HAL_I2C_Init+0x10e>
 80042cc:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80042d0:	4859      	ldr	r0, [pc, #356]	; (8004438 <HAL_I2C_Init+0x270>)
 80042d2:	f7fd fa9a 	bl	800180a <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d106      	bne.n	80042f0 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fd f936 	bl	800155c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2224      	movs	r2, #36	; 0x24
 80042f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0201 	bic.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004316:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004326:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004328:	f002 fe48 	bl	8006fbc <HAL_RCC_GetPCLK1Freq>
 800432c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	4a43      	ldr	r2, [pc, #268]	; (8004440 <HAL_I2C_Init+0x278>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d807      	bhi.n	8004348 <HAL_I2C_Init+0x180>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4a42      	ldr	r2, [pc, #264]	; (8004444 <HAL_I2C_Init+0x27c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	bf94      	ite	ls
 8004340:	2301      	movls	r3, #1
 8004342:	2300      	movhi	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	e006      	b.n	8004356 <HAL_I2C_Init+0x18e>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4a3f      	ldr	r2, [pc, #252]	; (8004448 <HAL_I2C_Init+0x280>)
 800434c:	4293      	cmp	r3, r2
 800434e:	bf94      	ite	ls
 8004350:	2301      	movls	r3, #1
 8004352:	2300      	movhi	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e0fb      	b.n	8004556 <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4a3a      	ldr	r2, [pc, #232]	; (800444c <HAL_I2C_Init+0x284>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	0c9b      	lsrs	r3, r3, #18
 8004368:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	430a      	orrs	r2, r1
 800437c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	4a2c      	ldr	r2, [pc, #176]	; (8004440 <HAL_I2C_Init+0x278>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d802      	bhi.n	8004398 <HAL_I2C_Init+0x1d0>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	3301      	adds	r3, #1
 8004396:	e009      	b.n	80043ac <HAL_I2C_Init+0x1e4>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800439e:	fb02 f303 	mul.w	r3, r2, r3
 80043a2:	4a2b      	ldr	r2, [pc, #172]	; (8004450 <HAL_I2C_Init+0x288>)
 80043a4:	fba2 2303 	umull	r2, r3, r2, r3
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	3301      	adds	r3, #1
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80043be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	491e      	ldr	r1, [pc, #120]	; (8004440 <HAL_I2C_Init+0x278>)
 80043c8:	428b      	cmp	r3, r1
 80043ca:	d819      	bhi.n	8004400 <HAL_I2C_Init+0x238>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	1e59      	subs	r1, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80043da:	1c59      	adds	r1, r3, #1
 80043dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80043e0:	400b      	ands	r3, r1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00a      	beq.n	80043fc <HAL_I2C_Init+0x234>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1e59      	subs	r1, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80043f4:	3301      	adds	r3, #1
 80043f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043fa:	e065      	b.n	80044c8 <HAL_I2C_Init+0x300>
 80043fc:	2304      	movs	r3, #4
 80043fe:	e063      	b.n	80044c8 <HAL_I2C_Init+0x300>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d125      	bne.n	8004454 <HAL_I2C_Init+0x28c>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	1e58      	subs	r0, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	440b      	add	r3, r1
 8004416:	fbb0 f3f3 	udiv	r3, r0, r3
 800441a:	3301      	adds	r3, #1
 800441c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004420:	2b00      	cmp	r3, #0
 8004422:	bf0c      	ite	eq
 8004424:	2301      	moveq	r3, #1
 8004426:	2300      	movne	r3, #0
 8004428:	b2db      	uxtb	r3, r3
 800442a:	e026      	b.n	800447a <HAL_I2C_Init+0x2b2>
 800442c:	40005400 	.word	0x40005400
 8004430:	40005800 	.word	0x40005800
 8004434:	40005c00 	.word	0x40005c00
 8004438:	0800a8e8 	.word	0x0800a8e8
 800443c:	00061a80 	.word	0x00061a80
 8004440:	000186a0 	.word	0x000186a0
 8004444:	001e847f 	.word	0x001e847f
 8004448:	003d08ff 	.word	0x003d08ff
 800444c:	431bde83 	.word	0x431bde83
 8004450:	10624dd3 	.word	0x10624dd3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	1e58      	subs	r0, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	460b      	mov	r3, r1
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	440b      	add	r3, r1
 8004462:	0099      	lsls	r1, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	fbb0 f3f3 	udiv	r3, r0, r3
 800446a:	3301      	adds	r3, #1
 800446c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004470:	2b00      	cmp	r3, #0
 8004472:	bf0c      	ite	eq
 8004474:	2301      	moveq	r3, #1
 8004476:	2300      	movne	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Init+0x2ba>
 800447e:	2301      	movs	r3, #1
 8004480:	e022      	b.n	80044c8 <HAL_I2C_Init+0x300>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10e      	bne.n	80044a8 <HAL_I2C_Init+0x2e0>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	1e58      	subs	r0, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6859      	ldr	r1, [r3, #4]
 8004492:	460b      	mov	r3, r1
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	440b      	add	r3, r1
 8004498:	fbb0 f3f3 	udiv	r3, r0, r3
 800449c:	3301      	adds	r3, #1
 800449e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044a6:	e00f      	b.n	80044c8 <HAL_I2C_Init+0x300>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	1e58      	subs	r0, r3, #1
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6859      	ldr	r1, [r3, #4]
 80044b0:	460b      	mov	r3, r1
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	0099      	lsls	r1, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80044be:	3301      	adds	r3, #1
 80044c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044c8:	6879      	ldr	r1, [r7, #4]
 80044ca:	6809      	ldr	r1, [r1, #0]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69da      	ldr	r2, [r3, #28]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80044f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6911      	ldr	r1, [r2, #16]
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	68d2      	ldr	r2, [r2, #12]
 8004502:	4311      	orrs	r1, r2
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	430b      	orrs	r3, r1
 800450a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	695a      	ldr	r2, [r3, #20]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 0201 	orr.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop

08004560 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af02      	add	r7, sp, #8
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	607a      	str	r2, [r7, #4]
 800456a:	461a      	mov	r2, r3
 800456c:	460b      	mov	r3, r1
 800456e:	817b      	strh	r3, [r7, #10]
 8004570:	4613      	mov	r3, r2
 8004572:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004574:	f7fd fc6c 	bl	8001e50 <HAL_GetTick>
 8004578:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b20      	cmp	r3, #32
 8004584:	f040 80e0 	bne.w	8004748 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	2319      	movs	r3, #25
 800458e:	2201      	movs	r2, #1
 8004590:	4970      	ldr	r1, [pc, #448]	; (8004754 <HAL_I2C_Master_Transmit+0x1f4>)
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f002 f8e6 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800459e:	2302      	movs	r3, #2
 80045a0:	e0d3      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_I2C_Master_Transmit+0x50>
 80045ac:	2302      	movs	r3, #2
 80045ae:	e0cc      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d007      	beq.n	80045d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0201 	orr.w	r2, r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2221      	movs	r2, #33	; 0x21
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2210      	movs	r2, #16
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	893a      	ldrh	r2, [r7, #8]
 8004606:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	4a50      	ldr	r2, [pc, #320]	; (8004758 <HAL_I2C_Master_Transmit+0x1f8>)
 8004616:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004618:	8979      	ldrh	r1, [r7, #10]
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	6a3a      	ldr	r2, [r7, #32]
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f001 fea8 	bl	8006374 <I2C_MasterRequestWrite>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e08d      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	613b      	str	r3, [r7, #16]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	613b      	str	r3, [r7, #16]
 8004642:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004644:	e066      	b.n	8004714 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	6a39      	ldr	r1, [r7, #32]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f002 f960 	bl	8006910 <I2C_WaitOnTXEFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00d      	beq.n	8004672 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	2b04      	cmp	r3, #4
 800465c:	d107      	bne.n	800466e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800466c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e06b      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	781a      	ldrb	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d11b      	bne.n	80046e8 <HAL_I2C_Master_Transmit+0x188>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d017      	beq.n	80046e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	6a39      	ldr	r1, [r7, #32]
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f002 f950 	bl	8006992 <I2C_WaitOnBTFFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00d      	beq.n	8004714 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d107      	bne.n	8004710 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800470e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e01a      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004718:	2b00      	cmp	r3, #0
 800471a:	d194      	bne.n	8004646 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800472a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004744:	2300      	movs	r3, #0
 8004746:	e000      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004748:	2302      	movs	r3, #2
  }
}
 800474a:	4618      	mov	r0, r3
 800474c:	3718      	adds	r7, #24
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	00100002 	.word	0x00100002
 8004758:	ffff0000 	.word	0xffff0000

0800475c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08c      	sub	sp, #48	; 0x30
 8004760:	af02      	add	r7, sp, #8
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	461a      	mov	r2, r3
 8004768:	460b      	mov	r3, r1
 800476a:	817b      	strh	r3, [r7, #10]
 800476c:	4613      	mov	r3, r2
 800476e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004770:	f7fd fb6e 	bl	8001e50 <HAL_GetTick>
 8004774:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b20      	cmp	r3, #32
 8004780:	f040 820b 	bne.w	8004b9a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	2319      	movs	r3, #25
 800478a:	2201      	movs	r2, #1
 800478c:	497c      	ldr	r1, [pc, #496]	; (8004980 <HAL_I2C_Master_Receive+0x224>)
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f001 ffe8 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800479a:	2302      	movs	r3, #2
 800479c:	e1fe      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_I2C_Master_Receive+0x50>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e1f7      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d007      	beq.n	80047d2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f042 0201 	orr.w	r2, r2, #1
 80047d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2222      	movs	r2, #34	; 0x22
 80047e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2210      	movs	r2, #16
 80047ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	893a      	ldrh	r2, [r7, #8]
 8004802:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004808:	b29a      	uxth	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4a5c      	ldr	r2, [pc, #368]	; (8004984 <HAL_I2C_Master_Receive+0x228>)
 8004812:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004814:	8979      	ldrh	r1, [r7, #10]
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f001 fe2c 	bl	8006478 <I2C_MasterRequestRead>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e1b8      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482e:	2b00      	cmp	r3, #0
 8004830:	d113      	bne.n	800485a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004832:	2300      	movs	r3, #0
 8004834:	623b      	str	r3, [r7, #32]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	623b      	str	r3, [r7, #32]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	623b      	str	r3, [r7, #32]
 8004846:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	e18c      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800485e:	2b01      	cmp	r3, #1
 8004860:	d11b      	bne.n	800489a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004870:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004872:	2300      	movs	r3, #0
 8004874:	61fb      	str	r3, [r7, #28]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	61fb      	str	r3, [r7, #28]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	61fb      	str	r3, [r7, #28]
 8004886:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	e16c      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d11b      	bne.n	80048da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c2:	2300      	movs	r3, #0
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	61bb      	str	r3, [r7, #24]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	e14c      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	617b      	str	r3, [r7, #20]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	617b      	str	r3, [r7, #20]
 80048fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004900:	e138      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004906:	2b03      	cmp	r3, #3
 8004908:	f200 80f1 	bhi.w	8004aee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004910:	2b01      	cmp	r3, #1
 8004912:	d123      	bne.n	800495c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004916:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f002 f8ad 	bl	8006a78 <I2C_WaitOnRXNEFlagUntilTimeout>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e139      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004932:	b2d2      	uxtb	r2, r2
 8004934:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493a:	1c5a      	adds	r2, r3, #1
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004944:	3b01      	subs	r3, #1
 8004946:	b29a      	uxth	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004950:	b29b      	uxth	r3, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	b29a      	uxth	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	855a      	strh	r2, [r3, #42]	; 0x2a
 800495a:	e10b      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004960:	2b02      	cmp	r3, #2
 8004962:	d14e      	bne.n	8004a02 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496a:	2200      	movs	r2, #0
 800496c:	4906      	ldr	r1, [pc, #24]	; (8004988 <HAL_I2C_Master_Receive+0x22c>)
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f001 fef8 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d008      	beq.n	800498c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e10e      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
 800497e:	bf00      	nop
 8004980:	00100002 	.word	0x00100002
 8004984:	ffff0000 	.word	0xffff0000
 8004988:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800499a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	691a      	ldr	r2, [r3, #16]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ae:	1c5a      	adds	r2, r3, #1
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691a      	ldr	r2, [r3, #16]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ea:	3b01      	subs	r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a00:	e0b8      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a08:	2200      	movs	r2, #0
 8004a0a:	4966      	ldr	r1, [pc, #408]	; (8004ba4 <HAL_I2C_Master_Receive+0x448>)
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f001 fea9 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e0bf      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	1c5a      	adds	r2, r3, #1
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a64:	2200      	movs	r2, #0
 8004a66:	494f      	ldr	r1, [pc, #316]	; (8004ba4 <HAL_I2C_Master_Receive+0x448>)
 8004a68:	68f8      	ldr	r0, [r7, #12]
 8004a6a:	f001 fe7b 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e091      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691a      	ldr	r2, [r3, #16]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691a      	ldr	r2, [r3, #16]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aec:	e042      	b.n	8004b74 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f001 ffc0 	bl	8006a78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e04c      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691a      	ldr	r2, [r3, #16]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	b2d2      	uxtb	r2, r2
 8004b0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d118      	bne.n	8004b74 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4c:	b2d2      	uxtb	r2, r2
 8004b4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f47f aec2 	bne.w	8004902 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b96:	2300      	movs	r3, #0
 8004b98:	e000      	b.n	8004b9c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004b9a:	2302      	movs	r3, #2
  }
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3728      	adds	r7, #40	; 0x28
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	00010004 	.word	0x00010004

08004ba8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b088      	sub	sp, #32
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bc8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bd0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004bd2:	7bfb      	ldrb	r3, [r7, #15]
 8004bd4:	2b10      	cmp	r3, #16
 8004bd6:	d003      	beq.n	8004be0 <HAL_I2C_EV_IRQHandler+0x38>
 8004bd8:	7bfb      	ldrb	r3, [r7, #15]
 8004bda:	2b40      	cmp	r3, #64	; 0x40
 8004bdc:	f040 80c1 	bne.w	8004d62 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10d      	bne.n	8004c16 <HAL_I2C_EV_IRQHandler+0x6e>
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004c00:	d003      	beq.n	8004c0a <HAL_I2C_EV_IRQHandler+0x62>
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004c08:	d101      	bne.n	8004c0e <HAL_I2C_EV_IRQHandler+0x66>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e000      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x68>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	f000 8132 	beq.w	8004e7a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00c      	beq.n	8004c3a <HAL_I2C_EV_IRQHandler+0x92>
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	0a5b      	lsrs	r3, r3, #9
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d006      	beq.n	8004c3a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f001 ffa8 	bl	8006b82 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 fd83 	bl	800573e <I2C_Master_SB>
 8004c38:	e092      	b.n	8004d60 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	08db      	lsrs	r3, r3, #3
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d009      	beq.n	8004c5a <HAL_I2C_EV_IRQHandler+0xb2>
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	0a5b      	lsrs	r3, r3, #9
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fdf9 	bl	800584a <I2C_Master_ADD10>
 8004c58:	e082      	b.n	8004d60 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	085b      	lsrs	r3, r3, #1
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d009      	beq.n	8004c7a <HAL_I2C_EV_IRQHandler+0xd2>
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	0a5b      	lsrs	r3, r3, #9
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 fe13 	bl	800589e <I2C_Master_ADDR>
 8004c78:	e072      	b.n	8004d60 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	089b      	lsrs	r3, r3, #2
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d03b      	beq.n	8004cfe <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c94:	f000 80f3 	beq.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	09db      	lsrs	r3, r3, #7
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00f      	beq.n	8004cc4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	0a9b      	lsrs	r3, r3, #10
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d009      	beq.n	8004cc4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	089b      	lsrs	r3, r3, #2
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d103      	bne.n	8004cc4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 f9f3 	bl	80050a8 <I2C_MasterTransmit_TXE>
 8004cc2:	e04d      	b.n	8004d60 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	089b      	lsrs	r3, r3, #2
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 80d6 	beq.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	0a5b      	lsrs	r3, r3, #9
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 80cf 	beq.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004ce0:	7bbb      	ldrb	r3, [r7, #14]
 8004ce2:	2b21      	cmp	r3, #33	; 0x21
 8004ce4:	d103      	bne.n	8004cee <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 fa7a 	bl	80051e0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cec:	e0c7      	b.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b40      	cmp	r3, #64	; 0x40
 8004cf2:	f040 80c4 	bne.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fae8 	bl	80052cc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cfc:	e0bf      	b.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d0c:	f000 80b7 	beq.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	099b      	lsrs	r3, r3, #6
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00f      	beq.n	8004d3c <HAL_I2C_EV_IRQHandler+0x194>
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	0a9b      	lsrs	r3, r3, #10
 8004d20:	f003 0301 	and.w	r3, r3, #1
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d009      	beq.n	8004d3c <HAL_I2C_EV_IRQHandler+0x194>
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	089b      	lsrs	r3, r3, #2
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d103      	bne.n	8004d3c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fb5d 	bl	80053f4 <I2C_MasterReceive_RXNE>
 8004d3a:	e011      	b.n	8004d60 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	089b      	lsrs	r3, r3, #2
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 809a 	beq.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	0a5b      	lsrs	r3, r3, #9
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 8093 	beq.w	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fc06 	bl	800556a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d5e:	e08e      	b.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004d60:	e08d      	b.n	8004e7e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d004      	beq.n	8004d74 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	61fb      	str	r3, [r7, #28]
 8004d72:	e007      	b.n	8004d84 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	f003 0301 	and.w	r3, r3, #1
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d012      	beq.n	8004db6 <HAL_I2C_EV_IRQHandler+0x20e>
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	0a5b      	lsrs	r3, r3, #9
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00c      	beq.n	8004db6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004dac:	69b9      	ldr	r1, [r7, #24]
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 ffc4 	bl	8005d3c <I2C_Slave_ADDR>
 8004db4:	e066      	b.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	091b      	lsrs	r3, r3, #4
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <HAL_I2C_EV_IRQHandler+0x22e>
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	0a5b      	lsrs	r3, r3, #9
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fffe 	bl	8005dd0 <I2C_Slave_STOPF>
 8004dd4:	e056      	b.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004dd6:	7bbb      	ldrb	r3, [r7, #14]
 8004dd8:	2b21      	cmp	r3, #33	; 0x21
 8004dda:	d002      	beq.n	8004de2 <HAL_I2C_EV_IRQHandler+0x23a>
 8004ddc:	7bbb      	ldrb	r3, [r7, #14]
 8004dde:	2b29      	cmp	r3, #41	; 0x29
 8004de0:	d125      	bne.n	8004e2e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	09db      	lsrs	r3, r3, #7
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00f      	beq.n	8004e0e <HAL_I2C_EV_IRQHandler+0x266>
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	0a9b      	lsrs	r3, r3, #10
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d009      	beq.n	8004e0e <HAL_I2C_EV_IRQHandler+0x266>
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	089b      	lsrs	r3, r3, #2
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d103      	bne.n	8004e0e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 feda 	bl	8005bc0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e0c:	e039      	b.n	8004e82 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	089b      	lsrs	r3, r3, #2
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d033      	beq.n	8004e82 <HAL_I2C_EV_IRQHandler+0x2da>
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	0a5b      	lsrs	r3, r3, #9
 8004e1e:	f003 0301 	and.w	r3, r3, #1
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d02d      	beq.n	8004e82 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 ff07 	bl	8005c3a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e2c:	e029      	b.n	8004e82 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	099b      	lsrs	r3, r3, #6
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00f      	beq.n	8004e5a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	0a9b      	lsrs	r3, r3, #10
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d009      	beq.n	8004e5a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	089b      	lsrs	r3, r3, #2
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d103      	bne.n	8004e5a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 ff12 	bl	8005c7c <I2C_SlaveReceive_RXNE>
 8004e58:	e014      	b.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	089b      	lsrs	r3, r3, #2
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00e      	beq.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	0a5b      	lsrs	r3, r3, #9
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d008      	beq.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 ff40 	bl	8005cf8 <I2C_SlaveReceive_BTF>
 8004e78:	e004      	b.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004e7a:	bf00      	nop
 8004e7c:	e002      	b.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e7e:	bf00      	nop
 8004e80:	e000      	b.n	8004e84 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e82:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b08a      	sub	sp, #40	; 0x28
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004eac:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	0a1b      	lsrs	r3, r3, #8
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00e      	beq.n	8004ed8 <HAL_I2C_ER_IRQHandler+0x4e>
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	0a1b      	lsrs	r3, r3, #8
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d008      	beq.n	8004ed8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	f043 0301 	orr.w	r3, r3, #1
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ed6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	0a5b      	lsrs	r3, r3, #9
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00e      	beq.n	8004f02 <HAL_I2C_ER_IRQHandler+0x78>
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	0a1b      	lsrs	r3, r3, #8
 8004ee8:	f003 0301 	and.w	r3, r3, #1
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d008      	beq.n	8004f02 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef2:	f043 0302 	orr.w	r3, r3, #2
 8004ef6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004f00:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f02:	6a3b      	ldr	r3, [r7, #32]
 8004f04:	0a9b      	lsrs	r3, r3, #10
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d03f      	beq.n	8004f8e <HAL_I2C_ER_IRQHandler+0x104>
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	0a1b      	lsrs	r3, r3, #8
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d039      	beq.n	8004f8e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004f1a:	7efb      	ldrb	r3, [r7, #27]
 8004f1c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f2c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f32:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004f34:	7ebb      	ldrb	r3, [r7, #26]
 8004f36:	2b20      	cmp	r3, #32
 8004f38:	d112      	bne.n	8004f60 <HAL_I2C_ER_IRQHandler+0xd6>
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10f      	bne.n	8004f60 <HAL_I2C_ER_IRQHandler+0xd6>
 8004f40:	7cfb      	ldrb	r3, [r7, #19]
 8004f42:	2b21      	cmp	r3, #33	; 0x21
 8004f44:	d008      	beq.n	8004f58 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004f46:	7cfb      	ldrb	r3, [r7, #19]
 8004f48:	2b29      	cmp	r3, #41	; 0x29
 8004f4a:	d005      	beq.n	8004f58 <HAL_I2C_ER_IRQHandler+0xce>
 8004f4c:	7cfb      	ldrb	r3, [r7, #19]
 8004f4e:	2b28      	cmp	r3, #40	; 0x28
 8004f50:	d106      	bne.n	8004f60 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2b21      	cmp	r3, #33	; 0x21
 8004f56:	d103      	bne.n	8004f60 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f001 f869 	bl	8006030 <I2C_Slave_AF>
 8004f5e:	e016      	b.n	8004f8e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f68:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	f043 0304 	orr.w	r3, r3, #4
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f72:	7efb      	ldrb	r3, [r7, #27]
 8004f74:	2b10      	cmp	r3, #16
 8004f76:	d002      	beq.n	8004f7e <HAL_I2C_ER_IRQHandler+0xf4>
 8004f78:	7efb      	ldrb	r3, [r7, #27]
 8004f7a:	2b40      	cmp	r3, #64	; 0x40
 8004f7c:	d107      	bne.n	8004f8e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f8c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f8e:	6a3b      	ldr	r3, [r7, #32]
 8004f90:	0adb      	lsrs	r3, r3, #11
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00e      	beq.n	8004fb8 <HAL_I2C_ER_IRQHandler+0x12e>
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	0a1b      	lsrs	r3, r3, #8
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d008      	beq.n	8004fb8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa8:	f043 0308 	orr.w	r3, r3, #8
 8004fac:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004fb6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d008      	beq.n	8004fd0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f001 f8a0 	bl	8006110 <I2C_ITError>
  }
}
 8004fd0:	bf00      	nop
 8004fd2:	3728      	adds	r7, #40	; 0x28
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	70fb      	strb	r3, [r7, #3]
 8005034:	4613      	mov	r3, r2
 8005036:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050be:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d150      	bne.n	8005170 <I2C_MasterTransmit_TXE+0xc8>
 80050ce:	7bfb      	ldrb	r3, [r7, #15]
 80050d0:	2b21      	cmp	r3, #33	; 0x21
 80050d2:	d14d      	bne.n	8005170 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d01d      	beq.n	8005116 <I2C_MasterTransmit_TXE+0x6e>
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	2b20      	cmp	r3, #32
 80050de:	d01a      	beq.n	8005116 <I2C_MasterTransmit_TXE+0x6e>
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050e6:	d016      	beq.n	8005116 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050f6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2211      	movs	r2, #17
 80050fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2220      	movs	r2, #32
 800510a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7ff ff62 	bl	8004fd8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005114:	e060      	b.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	685a      	ldr	r2, [r3, #4]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005124:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005134:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2220      	movs	r2, #32
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b40      	cmp	r3, #64	; 0x40
 800514e:	d107      	bne.n	8005160 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f7ff ff7d 	bl	8005058 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800515e:	e03b      	b.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f7ff ff35 	bl	8004fd8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800516e:	e033      	b.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	2b21      	cmp	r3, #33	; 0x21
 8005174:	d005      	beq.n	8005182 <I2C_MasterTransmit_TXE+0xda>
 8005176:	7bbb      	ldrb	r3, [r7, #14]
 8005178:	2b40      	cmp	r3, #64	; 0x40
 800517a:	d12d      	bne.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	2b22      	cmp	r3, #34	; 0x22
 8005180:	d12a      	bne.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d108      	bne.n	800519e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800519a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800519c:	e01c      	b.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b40      	cmp	r3, #64	; 0x40
 80051a8:	d103      	bne.n	80051b2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f88e 	bl	80052cc <I2C_MemoryTransmit_TXE_BTF>
}
 80051b0:	e012      	b.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80051d6:	e7ff      	b.n	80051d8 <I2C_MasterTransmit_TXE+0x130>
 80051d8:	bf00      	nop
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b21      	cmp	r3, #33	; 0x21
 80051f8:	d164      	bne.n	80052c4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051fe:	b29b      	uxth	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d012      	beq.n	800522a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	781a      	ldrb	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005228:	e04c      	b.n	80052c4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b08      	cmp	r3, #8
 800522e:	d01d      	beq.n	800526c <I2C_MasterTransmit_BTF+0x8c>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b20      	cmp	r3, #32
 8005234:	d01a      	beq.n	800526c <I2C_MasterTransmit_BTF+0x8c>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800523c:	d016      	beq.n	800526c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800524c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2211      	movs	r2, #17
 8005252:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7ff feb7 	bl	8004fd8 <HAL_I2C_MasterTxCpltCallback>
}
 800526a:	e02b      	b.n	80052c4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800527a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800528a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b40      	cmp	r3, #64	; 0x40
 80052a4:	d107      	bne.n	80052b6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7ff fed2 	bl	8005058 <HAL_I2C_MemTxCpltCallback>
}
 80052b4:	e006      	b.n	80052c4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7ff fe8a 	bl	8004fd8 <HAL_I2C_MasterTxCpltCallback>
}
 80052c4:	bf00      	nop
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052da:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d11d      	bne.n	8005320 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d10b      	bne.n	8005304 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052fc:	1c9a      	adds	r2, r3, #2
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005302:	e073      	b.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005308:	b29b      	uxth	r3, r3
 800530a:	121b      	asrs	r3, r3, #8
 800530c:	b2da      	uxtb	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005318:	1c5a      	adds	r2, r3, #1
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800531e:	e065      	b.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005324:	2b01      	cmp	r3, #1
 8005326:	d10b      	bne.n	8005340 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800532c:	b2da      	uxtb	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005338:	1c5a      	adds	r2, r3, #1
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800533e:	e055      	b.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005344:	2b02      	cmp	r3, #2
 8005346:	d151      	bne.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005348:	7bfb      	ldrb	r3, [r7, #15]
 800534a:	2b22      	cmp	r3, #34	; 0x22
 800534c:	d10d      	bne.n	800536a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800535c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005362:	1c5a      	adds	r2, r3, #1
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005368:	e040      	b.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	2b00      	cmp	r3, #0
 8005372:	d015      	beq.n	80053a0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005374:	7bfb      	ldrb	r3, [r7, #15]
 8005376:	2b21      	cmp	r3, #33	; 0x21
 8005378:	d112      	bne.n	80053a0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537e:	781a      	ldrb	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	1c5a      	adds	r2, r3, #1
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005394:	b29b      	uxth	r3, r3
 8005396:	3b01      	subs	r3, #1
 8005398:	b29a      	uxth	r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800539e:	e025      	b.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d120      	bne.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
 80053aa:	7bfb      	ldrb	r3, [r7, #15]
 80053ac:	2b21      	cmp	r3, #33	; 0x21
 80053ae:	d11d      	bne.n	80053ec <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80053be:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2220      	movs	r2, #32
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7ff fe36 	bl	8005058 <HAL_I2C_MemTxCpltCallback>
}
 80053ec:	bf00      	nop
 80053ee:	3710      	adds	r7, #16
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b22      	cmp	r3, #34	; 0x22
 8005406:	f040 80ac 	bne.w	8005562 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540e:	b29b      	uxth	r3, r3
 8005410:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b03      	cmp	r3, #3
 8005416:	d921      	bls.n	800545c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691a      	ldr	r2, [r3, #16]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005422:	b2d2      	uxtb	r2, r2
 8005424:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005434:	b29b      	uxth	r3, r3
 8005436:	3b01      	subs	r3, #1
 8005438:	b29a      	uxth	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005442:	b29b      	uxth	r3, r3
 8005444:	2b03      	cmp	r3, #3
 8005446:	f040 808c 	bne.w	8005562 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005458:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800545a:	e082      	b.n	8005562 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005460:	2b02      	cmp	r3, #2
 8005462:	d075      	beq.n	8005550 <I2C_MasterReceive_RXNE+0x15c>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d002      	beq.n	8005470 <I2C_MasterReceive_RXNE+0x7c>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d16f      	bne.n	8005550 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f001 facf 	bl	8006a14 <I2C_WaitOnSTOPRequestThroughIT>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d142      	bne.n	8005502 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800548a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800549a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	691a      	ldr	r2, [r3, #16]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	b2d2      	uxtb	r2, r2
 80054a8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ae:	1c5a      	adds	r2, r3, #1
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	3b01      	subs	r3, #1
 80054bc:	b29a      	uxth	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2220      	movs	r2, #32
 80054c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b40      	cmp	r3, #64	; 0x40
 80054d4:	d10a      	bne.n	80054ec <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f7ff fdc1 	bl	800506c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80054ea:	e03a      	b.n	8005562 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2212      	movs	r2, #18
 80054f8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7ff fd76 	bl	8004fec <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005500:	e02f      	b.n	8005562 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005510:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	b2d2      	uxtb	r2, r2
 800551e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	1c5a      	adds	r2, r3, #1
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800552e:	b29b      	uxth	r3, r3
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f7ff fd99 	bl	8005080 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800554e:	e008      	b.n	8005562 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800555e:	605a      	str	r2, [r3, #4]
}
 8005560:	e7ff      	b.n	8005562 <I2C_MasterReceive_RXNE+0x16e>
 8005562:	bf00      	nop
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005576:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800557c:	b29b      	uxth	r3, r3
 800557e:	2b04      	cmp	r3, #4
 8005580:	d11b      	bne.n	80055ba <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685a      	ldr	r2, [r3, #4]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005590:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	691a      	ldr	r2, [r3, #16]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559c:	b2d2      	uxtb	r2, r2
 800559e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a4:	1c5a      	adds	r2, r3, #1
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80055b8:	e0bd      	b.n	8005736 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055be:	b29b      	uxth	r3, r3
 80055c0:	2b03      	cmp	r3, #3
 80055c2:	d129      	bne.n	8005618 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685a      	ldr	r2, [r3, #4]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2b04      	cmp	r3, #4
 80055d8:	d00a      	beq.n	80055f0 <I2C_MasterReceive_BTF+0x86>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d007      	beq.n	80055f0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055ee:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691a      	ldr	r2, [r3, #16]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800560c:	b29b      	uxth	r3, r3
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005616:	e08e      	b.n	8005736 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561c:	b29b      	uxth	r3, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d176      	bne.n	8005710 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d002      	beq.n	800562e <I2C_MasterReceive_BTF+0xc4>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b10      	cmp	r3, #16
 800562c:	d108      	bne.n	8005640 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	e019      	b.n	8005674 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2b04      	cmp	r3, #4
 8005644:	d002      	beq.n	800564c <I2C_MasterReceive_BTF+0xe2>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b02      	cmp	r3, #2
 800564a:	d108      	bne.n	800565e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	e00a      	b.n	8005674 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b10      	cmp	r3, #16
 8005662:	d007      	beq.n	8005674 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005672:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	691a      	ldr	r2, [r3, #16]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567e:	b2d2      	uxtb	r2, r2
 8005680:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005690:	b29b      	uxth	r3, r3
 8005692:	3b01      	subs	r3, #1
 8005694:	b29a      	uxth	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	691a      	ldr	r2, [r3, #16]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a4:	b2d2      	uxtb	r2, r2
 80056a6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ac:	1c5a      	adds	r2, r3, #1
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	3b01      	subs	r3, #1
 80056ba:	b29a      	uxth	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80056ce:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b40      	cmp	r3, #64	; 0x40
 80056e2:	d10a      	bne.n	80056fa <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7ff fcba 	bl	800506c <HAL_I2C_MemRxCpltCallback>
}
 80056f8:	e01d      	b.n	8005736 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2212      	movs	r2, #18
 8005706:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f7ff fc6f 	bl	8004fec <HAL_I2C_MasterRxCpltCallback>
}
 800570e:	e012      	b.n	8005736 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691a      	ldr	r2, [r3, #16]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	b2d2      	uxtb	r2, r2
 800571c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	1c5a      	adds	r2, r3, #1
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572c:	b29b      	uxth	r3, r3
 800572e:	3b01      	subs	r3, #1
 8005730:	b29a      	uxth	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005736:	bf00      	nop
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b40      	cmp	r3, #64	; 0x40
 8005750:	d117      	bne.n	8005782 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005756:	2b00      	cmp	r3, #0
 8005758:	d109      	bne.n	800576e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800575e:	b2db      	uxtb	r3, r3
 8005760:	461a      	mov	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800576a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800576c:	e067      	b.n	800583e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005772:	b2db      	uxtb	r3, r3
 8005774:	f043 0301 	orr.w	r3, r3, #1
 8005778:	b2da      	uxtb	r2, r3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	611a      	str	r2, [r3, #16]
}
 8005780:	e05d      	b.n	800583e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800578a:	d133      	bne.n	80057f4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b21      	cmp	r3, #33	; 0x21
 8005796:	d109      	bne.n	80057ac <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800579c:	b2db      	uxtb	r3, r3
 800579e:	461a      	mov	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057a8:	611a      	str	r2, [r3, #16]
 80057aa:	e008      	b.n	80057be <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	f043 0301 	orr.w	r3, r3, #1
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d004      	beq.n	80057d0 <I2C_Master_SB+0x92>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d108      	bne.n	80057e2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d032      	beq.n	800583e <I2C_Master_SB+0x100>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d02d      	beq.n	800583e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057f0:	605a      	str	r2, [r3, #4]
}
 80057f2:	e024      	b.n	800583e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10e      	bne.n	800581a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005800:	b29b      	uxth	r3, r3
 8005802:	11db      	asrs	r3, r3, #7
 8005804:	b2db      	uxtb	r3, r3
 8005806:	f003 0306 	and.w	r3, r3, #6
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f063 030f 	orn	r3, r3, #15
 8005810:	b2da      	uxtb	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	611a      	str	r2, [r3, #16]
}
 8005818:	e011      	b.n	800583e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800581e:	2b01      	cmp	r3, #1
 8005820:	d10d      	bne.n	800583e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005826:	b29b      	uxth	r3, r3
 8005828:	11db      	asrs	r3, r3, #7
 800582a:	b2db      	uxtb	r3, r3
 800582c:	f003 0306 	and.w	r3, r3, #6
 8005830:	b2db      	uxtb	r3, r3
 8005832:	f063 030e 	orn	r3, r3, #14
 8005836:	b2da      	uxtb	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	611a      	str	r2, [r3, #16]
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005856:	b2da      	uxtb	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005862:	2b00      	cmp	r3, #0
 8005864:	d004      	beq.n	8005870 <I2C_Master_ADD10+0x26>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800586a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800586c:	2b00      	cmp	r3, #0
 800586e:	d108      	bne.n	8005882 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00c      	beq.n	8005892 <I2C_Master_ADD10+0x48>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587e:	2b00      	cmp	r3, #0
 8005880:	d007      	beq.n	8005892 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005890:	605a      	str	r2, [r3, #4]
  }
}
 8005892:	bf00      	nop
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr

0800589e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800589e:	b480      	push	{r7}
 80058a0:	b091      	sub	sp, #68	; 0x44
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ba:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b22      	cmp	r3, #34	; 0x22
 80058c6:	f040 8169 	bne.w	8005b9c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10f      	bne.n	80058f2 <I2C_Master_ADDR+0x54>
 80058d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80058d6:	2b40      	cmp	r3, #64	; 0x40
 80058d8:	d10b      	bne.n	80058f2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058da:	2300      	movs	r3, #0
 80058dc:	633b      	str	r3, [r7, #48]	; 0x30
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	633b      	str	r3, [r7, #48]	; 0x30
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	633b      	str	r3, [r7, #48]	; 0x30
 80058ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f0:	e160      	b.n	8005bb4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d11d      	bne.n	8005936 <I2C_Master_ADDR+0x98>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005902:	d118      	bne.n	8005936 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005904:	2300      	movs	r3, #0
 8005906:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005918:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005928:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800592e:	1c5a      	adds	r2, r3, #1
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	651a      	str	r2, [r3, #80]	; 0x50
 8005934:	e13e      	b.n	8005bb4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d113      	bne.n	8005968 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005940:	2300      	movs	r3, #0
 8005942:	62bb      	str	r3, [r7, #40]	; 0x28
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	62bb      	str	r3, [r7, #40]	; 0x28
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	62bb      	str	r3, [r7, #40]	; 0x28
 8005954:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005964:	601a      	str	r2, [r3, #0]
 8005966:	e115      	b.n	8005b94 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800596c:	b29b      	uxth	r3, r3
 800596e:	2b01      	cmp	r3, #1
 8005970:	f040 808a 	bne.w	8005a88 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005976:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800597a:	d137      	bne.n	80059ec <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800598a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005996:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800599a:	d113      	bne.n	80059c4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059aa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ac:	2300      	movs	r3, #0
 80059ae:	627b      	str	r3, [r7, #36]	; 0x24
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	627b      	str	r3, [r7, #36]	; 0x24
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	627b      	str	r3, [r7, #36]	; 0x24
 80059c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c2:	e0e7      	b.n	8005b94 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059c4:	2300      	movs	r3, #0
 80059c6:	623b      	str	r3, [r7, #32]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	623b      	str	r3, [r7, #32]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	623b      	str	r3, [r7, #32]
 80059d8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e8:	601a      	str	r2, [r3, #0]
 80059ea:	e0d3      	b.n	8005b94 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80059ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ee:	2b08      	cmp	r3, #8
 80059f0:	d02e      	beq.n	8005a50 <I2C_Master_ADDR+0x1b2>
 80059f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d02b      	beq.n	8005a50 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80059f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059fa:	2b12      	cmp	r3, #18
 80059fc:	d102      	bne.n	8005a04 <I2C_Master_ADDR+0x166>
 80059fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d125      	bne.n	8005a50 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d00e      	beq.n	8005a28 <I2C_Master_ADDR+0x18a>
 8005a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d00b      	beq.n	8005a28 <I2C_Master_ADDR+0x18a>
 8005a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a12:	2b10      	cmp	r3, #16
 8005a14:	d008      	beq.n	8005a28 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	e007      	b.n	8005a38 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a36:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a38:	2300      	movs	r3, #0
 8005a3a:	61fb      	str	r3, [r7, #28]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	61fb      	str	r3, [r7, #28]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	61fb      	str	r3, [r7, #28]
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	e0a1      	b.n	8005b94 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a5e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a60:	2300      	movs	r3, #0
 8005a62:	61bb      	str	r3, [r7, #24]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	61bb      	str	r3, [r7, #24]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	61bb      	str	r3, [r7, #24]
 8005a74:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	e085      	b.n	8005b94 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d14d      	bne.n	8005b2e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d016      	beq.n	8005ac6 <I2C_Master_ADDR+0x228>
 8005a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d013      	beq.n	8005ac6 <I2C_Master_ADDR+0x228>
 8005a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aa0:	2b10      	cmp	r3, #16
 8005aa2:	d010      	beq.n	8005ac6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ab2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ac2:	601a      	str	r2, [r3, #0]
 8005ac4:	e007      	b.n	8005ad6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ad4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ae0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ae4:	d117      	bne.n	8005b16 <I2C_Master_ADDR+0x278>
 8005ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005aec:	d00b      	beq.n	8005b06 <I2C_Master_ADDR+0x268>
 8005aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d008      	beq.n	8005b06 <I2C_Master_ADDR+0x268>
 8005af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af6:	2b08      	cmp	r3, #8
 8005af8:	d005      	beq.n	8005b06 <I2C_Master_ADDR+0x268>
 8005afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005afc:	2b10      	cmp	r3, #16
 8005afe:	d002      	beq.n	8005b06 <I2C_Master_ADDR+0x268>
 8005b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b02:	2b20      	cmp	r3, #32
 8005b04:	d107      	bne.n	8005b16 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b14:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b16:	2300      	movs	r3, #0
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	699b      	ldr	r3, [r3, #24]
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	e032      	b.n	8005b94 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b3c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b4c:	d117      	bne.n	8005b7e <I2C_Master_ADDR+0x2e0>
 8005b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b54:	d00b      	beq.n	8005b6e <I2C_Master_ADDR+0x2d0>
 8005b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d008      	beq.n	8005b6e <I2C_Master_ADDR+0x2d0>
 8005b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	d005      	beq.n	8005b6e <I2C_Master_ADDR+0x2d0>
 8005b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b64:	2b10      	cmp	r3, #16
 8005b66:	d002      	beq.n	8005b6e <I2C_Master_ADDR+0x2d0>
 8005b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b6a:	2b20      	cmp	r3, #32
 8005b6c:	d107      	bne.n	8005b7e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b7c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b7e:	2300      	movs	r3, #0
 8005b80:	613b      	str	r3, [r7, #16]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	613b      	str	r3, [r7, #16]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005b9a:	e00b      	b.n	8005bb4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	60fb      	str	r3, [r7, #12]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
}
 8005bb2:	e7ff      	b.n	8005bb4 <I2C_Master_ADDR+0x316>
 8005bb4:	bf00      	nop
 8005bb6:	3744      	adds	r7, #68	; 0x44
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d02b      	beq.n	8005c32 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bde:	781a      	ldrb	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d114      	bne.n	8005c32 <I2C_SlaveTransmit_TXE+0x72>
 8005c08:	7bfb      	ldrb	r3, [r7, #15]
 8005c0a:	2b29      	cmp	r3, #41	; 0x29
 8005c0c:	d111      	bne.n	8005c32 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685a      	ldr	r2, [r3, #4]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c1c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2221      	movs	r2, #33	; 0x21
 8005c22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2228      	movs	r2, #40	; 0x28
 8005c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff f9e7 	bl	8005000 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005c32:	bf00      	nop
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b083      	sub	sp, #12
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d011      	beq.n	8005c70 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c50:	781a      	ldrb	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5c:	1c5a      	adds	r2, r3, #1
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c8a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d02c      	beq.n	8005cf0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	691a      	ldr	r2, [r3, #16]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca0:	b2d2      	uxtb	r2, r2
 8005ca2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d114      	bne.n	8005cf0 <I2C_SlaveReceive_RXNE+0x74>
 8005cc6:	7bfb      	ldrb	r3, [r7, #15]
 8005cc8:	2b2a      	cmp	r3, #42	; 0x2a
 8005cca:	d111      	bne.n	8005cf0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cda:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2222      	movs	r2, #34	; 0x22
 8005ce0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2228      	movs	r2, #40	; 0x28
 8005ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7ff f992 	bl	8005014 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005cf0:	bf00      	nop
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d012      	beq.n	8005d30 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	691a      	ldr	r2, [r3, #16]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	1c5a      	adds	r2, r3, #1
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005d46:	2300      	movs	r3, #0
 8005d48:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005d56:	2b28      	cmp	r3, #40	; 0x28
 8005d58:	d127      	bne.n	8005daa <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d68:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	089b      	lsrs	r3, r3, #2
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005d76:	2301      	movs	r3, #1
 8005d78:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	09db      	lsrs	r3, r3, #7
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d103      	bne.n	8005d8e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	81bb      	strh	r3, [r7, #12]
 8005d8c:	e002      	b.n	8005d94 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005d9c:	89ba      	ldrh	r2, [r7, #12]
 8005d9e:	7bfb      	ldrb	r3, [r7, #15]
 8005da0:	4619      	mov	r1, r3
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7ff f940 	bl	8005028 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005da8:	e00e      	b.n	8005dc8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005daa:	2300      	movs	r3, #0
 8005dac:	60bb      	str	r3, [r7, #8]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	60bb      	str	r3, [r7, #8]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	60bb      	str	r3, [r7, #8]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005dc8:	bf00      	nop
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dde:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005dee:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005df0:	2300      	movs	r3, #0
 8005df2:	60bb      	str	r3, [r7, #8]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	60bb      	str	r3, [r7, #8]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f042 0201 	orr.w	r2, r2, #1
 8005e0a:	601a      	str	r2, [r3, #0]
 8005e0c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e1c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e2c:	d172      	bne.n	8005f14 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	2b22      	cmp	r3, #34	; 0x22
 8005e32:	d002      	beq.n	8005e3a <I2C_Slave_STOPF+0x6a>
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
 8005e36:	2b2a      	cmp	r3, #42	; 0x2a
 8005e38:	d135      	bne.n	8005ea6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	f043 0204 	orr.w	r2, r3, #4
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e6c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fd fd92 	bl	800399c <HAL_DMA_GetState>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d049      	beq.n	8005f12 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e82:	4a69      	ldr	r2, [pc, #420]	; (8006028 <I2C_Slave_STOPF+0x258>)
 8005e84:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7fd fbda 	bl	8003644 <HAL_DMA_Abort_IT>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d03d      	beq.n	8005f12 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ea4:	e035      	b.n	8005f12 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d005      	beq.n	8005eca <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	f043 0204 	orr.w	r2, r3, #4
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ed8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fd fd5c 	bl	800399c <HAL_DMA_GetState>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d014      	beq.n	8005f14 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eee:	4a4e      	ldr	r2, [pc, #312]	; (8006028 <I2C_Slave_STOPF+0x258>)
 8005ef0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fd fba4 	bl	8003644 <HAL_DMA_Abort_IT>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d008      	beq.n	8005f14 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f0c:	4610      	mov	r0, r2
 8005f0e:	4798      	blx	r3
 8005f10:	e000      	b.n	8005f14 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f12:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d03e      	beq.n	8005f9c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	f003 0304 	and.w	r3, r3, #4
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d112      	bne.n	8005f52 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	691a      	ldr	r2, [r3, #16]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f36:	b2d2      	uxtb	r2, r2
 8005f38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	695b      	ldr	r3, [r3, #20]
 8005f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5c:	2b40      	cmp	r3, #64	; 0x40
 8005f5e:	d112      	bne.n	8005f86 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6a:	b2d2      	uxtb	r2, r2
 8005f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	1c5a      	adds	r2, r3, #1
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f94:	f043 0204 	orr.w	r2, r3, #4
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 f8b3 	bl	8006110 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005faa:	e039      	b.n	8006020 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005fac:	7bfb      	ldrb	r3, [r7, #15]
 8005fae:	2b2a      	cmp	r3, #42	; 0x2a
 8005fb0:	d109      	bne.n	8005fc6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2228      	movs	r2, #40	; 0x28
 8005fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f7ff f827 	bl	8005014 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b28      	cmp	r3, #40	; 0x28
 8005fd0:	d111      	bne.n	8005ff6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a15      	ldr	r2, [pc, #84]	; (800602c <I2C_Slave_STOPF+0x25c>)
 8005fd6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7ff f828 	bl	8005044 <HAL_I2C_ListenCpltCallback>
}
 8005ff4:	e014      	b.n	8006020 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffa:	2b22      	cmp	r3, #34	; 0x22
 8005ffc:	d002      	beq.n	8006004 <I2C_Slave_STOPF+0x234>
 8005ffe:	7bfb      	ldrb	r3, [r7, #15]
 8006000:	2b22      	cmp	r3, #34	; 0x22
 8006002:	d10d      	bne.n	8006020 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2220      	movs	r2, #32
 800600e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7fe fffa 	bl	8005014 <HAL_I2C_SlaveRxCpltCallback>
}
 8006020:	bf00      	nop
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	08006615 	.word	0x08006615
 800602c:	ffff0000 	.word	0xffff0000

08006030 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800603e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006044:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	2b08      	cmp	r3, #8
 800604a:	d002      	beq.n	8006052 <I2C_Slave_AF+0x22>
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b20      	cmp	r3, #32
 8006050:	d129      	bne.n	80060a6 <I2C_Slave_AF+0x76>
 8006052:	7bfb      	ldrb	r3, [r7, #15]
 8006054:	2b28      	cmp	r3, #40	; 0x28
 8006056:	d126      	bne.n	80060a6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a2c      	ldr	r2, [pc, #176]	; (800610c <I2C_Slave_AF+0xdc>)
 800605c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800606c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006076:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006086:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7fe ffd0 	bl	8005044 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80060a4:	e02e      	b.n	8006104 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
 80060a8:	2b21      	cmp	r3, #33	; 0x21
 80060aa:	d126      	bne.n	80060fa <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a17      	ldr	r2, [pc, #92]	; (800610c <I2C_Slave_AF+0xdc>)
 80060b0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2221      	movs	r2, #33	; 0x21
 80060b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060d6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060e0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060f0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fe ff84 	bl	8005000 <HAL_I2C_SlaveTxCpltCallback>
}
 80060f8:	e004      	b.n	8006104 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006102:	615a      	str	r2, [r3, #20]
}
 8006104:	bf00      	nop
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	ffff0000 	.word	0xffff0000

08006110 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800611e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006126:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006128:	7bbb      	ldrb	r3, [r7, #14]
 800612a:	2b10      	cmp	r3, #16
 800612c:	d002      	beq.n	8006134 <I2C_ITError+0x24>
 800612e:	7bbb      	ldrb	r3, [r7, #14]
 8006130:	2b40      	cmp	r3, #64	; 0x40
 8006132:	d10a      	bne.n	800614a <I2C_ITError+0x3a>
 8006134:	7bfb      	ldrb	r3, [r7, #15]
 8006136:	2b22      	cmp	r3, #34	; 0x22
 8006138:	d107      	bne.n	800614a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006148:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800614a:	7bfb      	ldrb	r3, [r7, #15]
 800614c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006150:	2b28      	cmp	r3, #40	; 0x28
 8006152:	d107      	bne.n	8006164 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2228      	movs	r2, #40	; 0x28
 800615e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006162:	e015      	b.n	8006190 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800616e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006172:	d00a      	beq.n	800618a <I2C_ITError+0x7a>
 8006174:	7bfb      	ldrb	r3, [r7, #15]
 8006176:	2b60      	cmp	r3, #96	; 0x60
 8006178:	d007      	beq.n	800618a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2220      	movs	r2, #32
 800617e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800619a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800619e:	d162      	bne.n	8006266 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061ae:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d020      	beq.n	8006200 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c2:	4a6a      	ldr	r2, [pc, #424]	; (800636c <I2C_ITError+0x25c>)
 80061c4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ca:	4618      	mov	r0, r3
 80061cc:	f7fd fa3a 	bl	8003644 <HAL_DMA_Abort_IT>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f000 8089 	beq.w	80062ea <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2220      	movs	r2, #32
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80061fa:	4610      	mov	r0, r2
 80061fc:	4798      	blx	r3
 80061fe:	e074      	b.n	80062ea <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006204:	4a59      	ldr	r2, [pc, #356]	; (800636c <I2C_ITError+0x25c>)
 8006206:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620c:	4618      	mov	r0, r3
 800620e:	f7fd fa19 	bl	8003644 <HAL_DMA_Abort_IT>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d068      	beq.n	80062ea <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006222:	2b40      	cmp	r3, #64	; 0x40
 8006224:	d10b      	bne.n	800623e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	691a      	ldr	r2, [r3, #16]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	b2d2      	uxtb	r2, r2
 8006232:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	1c5a      	adds	r2, r3, #1
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0201 	bic.w	r2, r2, #1
 800624c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2220      	movs	r2, #32
 8006252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006260:	4610      	mov	r0, r2
 8006262:	4798      	blx	r3
 8006264:	e041      	b.n	80062ea <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b60      	cmp	r3, #96	; 0x60
 8006270:	d125      	bne.n	80062be <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	695b      	ldr	r3, [r3, #20]
 8006286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628a:	2b40      	cmp	r3, #64	; 0x40
 800628c:	d10b      	bne.n	80062a6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	691a      	ldr	r2, [r3, #16]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006298:	b2d2      	uxtb	r2, r2
 800629a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a0:	1c5a      	adds	r2, r3, #1
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 0201 	bic.w	r2, r2, #1
 80062b4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7fe feec 	bl	8005094 <HAL_I2C_AbortCpltCallback>
 80062bc:	e015      	b.n	80062ea <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c8:	2b40      	cmp	r3, #64	; 0x40
 80062ca:	d10b      	bne.n	80062e4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d6:	b2d2      	uxtb	r2, r2
 80062d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062de:	1c5a      	adds	r2, r3, #1
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7fe fecb 	bl	8005080 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ee:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10e      	bne.n	8006318 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006300:	2b00      	cmp	r3, #0
 8006302:	d109      	bne.n	8006318 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800630a:	2b00      	cmp	r3, #0
 800630c:	d104      	bne.n	8006318 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006314:	2b00      	cmp	r3, #0
 8006316:	d007      	beq.n	8006328 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006326:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800632e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006334:	f003 0304 	and.w	r3, r3, #4
 8006338:	2b04      	cmp	r3, #4
 800633a:	d113      	bne.n	8006364 <I2C_ITError+0x254>
 800633c:	7bfb      	ldrb	r3, [r7, #15]
 800633e:	2b28      	cmp	r3, #40	; 0x28
 8006340:	d110      	bne.n	8006364 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a0a      	ldr	r2, [pc, #40]	; (8006370 <I2C_ITError+0x260>)
 8006346:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2220      	movs	r2, #32
 8006352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7fe fe70 	bl	8005044 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006364:	bf00      	nop
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	08006615 	.word	0x08006615
 8006370:	ffff0000 	.word	0xffff0000

08006374 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b088      	sub	sp, #32
 8006378:	af02      	add	r7, sp, #8
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	607a      	str	r2, [r7, #4]
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	460b      	mov	r3, r1
 8006382:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006388:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d006      	beq.n	800639e <I2C_MasterRequestWrite+0x2a>
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d003      	beq.n	800639e <I2C_MasterRequestWrite+0x2a>
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800639c:	d108      	bne.n	80063b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	e00b      	b.n	80063c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b4:	2b12      	cmp	r3, #18
 80063b6:	d107      	bne.n	80063c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f000 f9c5 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00d      	beq.n	80063fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063ee:	d103      	bne.n	80063f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e035      	b.n	8006468 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006404:	d108      	bne.n	8006418 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006406:	897b      	ldrh	r3, [r7, #10]
 8006408:	b2db      	uxtb	r3, r3
 800640a:	461a      	mov	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006414:	611a      	str	r2, [r3, #16]
 8006416:	e01b      	b.n	8006450 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006418:	897b      	ldrh	r3, [r7, #10]
 800641a:	11db      	asrs	r3, r3, #7
 800641c:	b2db      	uxtb	r3, r3
 800641e:	f003 0306 	and.w	r3, r3, #6
 8006422:	b2db      	uxtb	r3, r3
 8006424:	f063 030f 	orn	r3, r3, #15
 8006428:	b2da      	uxtb	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	490e      	ldr	r1, [pc, #56]	; (8006470 <I2C_MasterRequestWrite+0xfc>)
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 f9eb 	bl	8006812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e010      	b.n	8006468 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006446:	897b      	ldrh	r3, [r7, #10]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	4907      	ldr	r1, [pc, #28]	; (8006474 <I2C_MasterRequestWrite+0x100>)
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f000 f9db 	bl	8006812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e000      	b.n	8006468 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3718      	adds	r7, #24
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	00010008 	.word	0x00010008
 8006474:	00010002 	.word	0x00010002

08006478 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b088      	sub	sp, #32
 800647c:	af02      	add	r7, sp, #8
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	607a      	str	r2, [r7, #4]
 8006482:	603b      	str	r3, [r7, #0]
 8006484:	460b      	mov	r3, r1
 8006486:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800649c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d006      	beq.n	80064b2 <I2C_MasterRequestRead+0x3a>
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d003      	beq.n	80064b2 <I2C_MasterRequestRead+0x3a>
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064b0:	d108      	bne.n	80064c4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	e00b      	b.n	80064dc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c8:	2b11      	cmp	r3, #17
 80064ca:	d107      	bne.n	80064dc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 f93b 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00d      	beq.n	8006510 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006502:	d103      	bne.n	800650c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f44f 7200 	mov.w	r2, #512	; 0x200
 800650a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e079      	b.n	8006604 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006518:	d108      	bne.n	800652c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800651a:	897b      	ldrh	r3, [r7, #10]
 800651c:	b2db      	uxtb	r3, r3
 800651e:	f043 0301 	orr.w	r3, r3, #1
 8006522:	b2da      	uxtb	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	611a      	str	r2, [r3, #16]
 800652a:	e05f      	b.n	80065ec <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800652c:	897b      	ldrh	r3, [r7, #10]
 800652e:	11db      	asrs	r3, r3, #7
 8006530:	b2db      	uxtb	r3, r3
 8006532:	f003 0306 	and.w	r3, r3, #6
 8006536:	b2db      	uxtb	r3, r3
 8006538:	f063 030f 	orn	r3, r3, #15
 800653c:	b2da      	uxtb	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	4930      	ldr	r1, [pc, #192]	; (800660c <I2C_MasterRequestRead+0x194>)
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 f961 	bl	8006812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e054      	b.n	8006604 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800655a:	897b      	ldrh	r3, [r7, #10]
 800655c:	b2da      	uxtb	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	4929      	ldr	r1, [pc, #164]	; (8006610 <I2C_MasterRequestRead+0x198>)
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 f951 	bl	8006812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e044      	b.n	8006604 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800657a:	2300      	movs	r3, #0
 800657c:	613b      	str	r3, [r7, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	613b      	str	r3, [r7, #16]
 800658e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800659e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f8d9 	bl	8006764 <I2C_WaitOnFlagUntilTimeout>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00d      	beq.n	80065d4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065c6:	d103      	bne.n	80065d0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065ce:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e017      	b.n	8006604 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80065d4:	897b      	ldrh	r3, [r7, #10]
 80065d6:	11db      	asrs	r3, r3, #7
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	f003 0306 	and.w	r3, r3, #6
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	f063 030e 	orn	r3, r3, #14
 80065e4:	b2da      	uxtb	r2, r3
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	4907      	ldr	r1, [pc, #28]	; (8006610 <I2C_MasterRequestRead+0x198>)
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f000 f90d 	bl	8006812 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d001      	beq.n	8006602 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e000      	b.n	8006604 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	3718      	adds	r7, #24
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	00010008 	.word	0x00010008
 8006610:	00010002 	.word	0x00010002

08006614 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800661c:	2300      	movs	r3, #0
 800661e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006624:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800662c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800662e:	4b4b      	ldr	r3, [pc, #300]	; (800675c <I2C_DMAAbort+0x148>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	08db      	lsrs	r3, r3, #3
 8006634:	4a4a      	ldr	r2, [pc, #296]	; (8006760 <I2C_DMAAbort+0x14c>)
 8006636:	fba2 2303 	umull	r2, r3, r2, r3
 800663a:	0a1a      	lsrs	r2, r3, #8
 800663c:	4613      	mov	r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	4413      	add	r3, r2
 8006642:	00da      	lsls	r2, r3, #3
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d106      	bne.n	800665c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006652:	f043 0220 	orr.w	r2, r3, #32
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800665a:	e00a      	b.n	8006672 <I2C_DMAAbort+0x5e>
    }
    count--;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	3b01      	subs	r3, #1
 8006660:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800666c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006670:	d0ea      	beq.n	8006648 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667e:	2200      	movs	r2, #0
 8006680:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	2b00      	cmp	r3, #0
 8006688:	d003      	beq.n	8006692 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668e:	2200      	movs	r2, #0
 8006690:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066a0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	2200      	movs	r2, #0
 80066a6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d003      	beq.n	80066b8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066b4:	2200      	movs	r2, #0
 80066b6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d003      	beq.n	80066c8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c4:	2200      	movs	r2, #0
 80066c6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f022 0201 	bic.w	r2, r2, #1
 80066d6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	2b60      	cmp	r3, #96	; 0x60
 80066e2:	d10e      	bne.n	8006702 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2200      	movs	r2, #0
 80066f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80066fa:	6978      	ldr	r0, [r7, #20]
 80066fc:	f7fe fcca 	bl	8005094 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006700:	e027      	b.n	8006752 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006702:	7cfb      	ldrb	r3, [r7, #19]
 8006704:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006708:	2b28      	cmp	r3, #40	; 0x28
 800670a:	d117      	bne.n	800673c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f042 0201 	orr.w	r2, r2, #1
 800671a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800672a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2200      	movs	r2, #0
 8006730:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	2228      	movs	r2, #40	; 0x28
 8006736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800673a:	e007      	b.n	800674c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	2220      	movs	r2, #32
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800674c:	6978      	ldr	r0, [r7, #20]
 800674e:	f7fe fc97 	bl	8005080 <HAL_I2C_ErrorCallback>
}
 8006752:	bf00      	nop
 8006754:	3718      	adds	r7, #24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	20000000 	.word	0x20000000
 8006760:	14f8b589 	.word	0x14f8b589

08006764 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	603b      	str	r3, [r7, #0]
 8006770:	4613      	mov	r3, r2
 8006772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006774:	e025      	b.n	80067c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677c:	d021      	beq.n	80067c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800677e:	f7fb fb67 	bl	8001e50 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	683a      	ldr	r2, [r7, #0]
 800678a:	429a      	cmp	r2, r3
 800678c:	d302      	bcc.n	8006794 <I2C_WaitOnFlagUntilTimeout+0x30>
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d116      	bne.n	80067c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ae:	f043 0220 	orr.w	r2, r3, #32
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e023      	b.n	800680a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	0c1b      	lsrs	r3, r3, #16
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d10d      	bne.n	80067e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	43da      	mvns	r2, r3
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4013      	ands	r3, r2
 80067d8:	b29b      	uxth	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	e00c      	b.n	8006802 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	43da      	mvns	r2, r3
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4013      	ands	r3, r2
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	bf0c      	ite	eq
 80067fa:	2301      	moveq	r3, #1
 80067fc:	2300      	movne	r3, #0
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	461a      	mov	r2, r3
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	429a      	cmp	r2, r3
 8006806:	d0b6      	beq.n	8006776 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b084      	sub	sp, #16
 8006816:	af00      	add	r7, sp, #0
 8006818:	60f8      	str	r0, [r7, #12]
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	607a      	str	r2, [r7, #4]
 800681e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006820:	e051      	b.n	80068c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800682c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006830:	d123      	bne.n	800687a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006840:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800684a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2220      	movs	r2, #32
 8006856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006866:	f043 0204 	orr.w	r2, r3, #4
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e046      	b.n	8006908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006880:	d021      	beq.n	80068c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006882:	f7fb fae5 	bl	8001e50 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	429a      	cmp	r2, r3
 8006890:	d302      	bcc.n	8006898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d116      	bne.n	80068c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b2:	f043 0220 	orr.w	r2, r3, #32
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e020      	b.n	8006908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	0c1b      	lsrs	r3, r3, #16
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d10c      	bne.n	80068ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	43da      	mvns	r2, r3
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	4013      	ands	r3, r2
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	bf14      	ite	ne
 80068e2:	2301      	movne	r3, #1
 80068e4:	2300      	moveq	r3, #0
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	e00b      	b.n	8006902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	43da      	mvns	r2, r3
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	4013      	ands	r3, r2
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	bf14      	ite	ne
 80068fc:	2301      	movne	r3, #1
 80068fe:	2300      	moveq	r3, #0
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d18d      	bne.n	8006822 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3710      	adds	r7, #16
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800691c:	e02d      	b.n	800697a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f000 f900 	bl	8006b24 <I2C_IsAcknowledgeFailed>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e02d      	b.n	800698a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006934:	d021      	beq.n	800697a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006936:	f7fb fa8b 	bl	8001e50 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	429a      	cmp	r2, r3
 8006944:	d302      	bcc.n	800694c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d116      	bne.n	800697a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2220      	movs	r2, #32
 8006956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	f043 0220 	orr.w	r2, r3, #32
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e007      	b.n	800698a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006984:	2b80      	cmp	r3, #128	; 0x80
 8006986:	d1ca      	bne.n	800691e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}

08006992 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006992:	b580      	push	{r7, lr}
 8006994:	b084      	sub	sp, #16
 8006996:	af00      	add	r7, sp, #0
 8006998:	60f8      	str	r0, [r7, #12]
 800699a:	60b9      	str	r1, [r7, #8]
 800699c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800699e:	e02d      	b.n	80069fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 f8bf 	bl	8006b24 <I2C_IsAcknowledgeFailed>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e02d      	b.n	8006a0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b6:	d021      	beq.n	80069fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069b8:	f7fb fa4a 	bl	8001e50 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d302      	bcc.n	80069ce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d116      	bne.n	80069fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2220      	movs	r2, #32
 80069d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e8:	f043 0220 	orr.w	r2, r3, #32
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e007      	b.n	8006a0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	f003 0304 	and.w	r3, r3, #4
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	d1ca      	bne.n	80069a0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006a20:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	08db      	lsrs	r3, r3, #3
 8006a26:	4a13      	ldr	r2, [pc, #76]	; (8006a74 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006a28:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2c:	0a1a      	lsrs	r2, r3, #8
 8006a2e:	4613      	mov	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d107      	bne.n	8006a52 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a46:	f043 0220 	orr.w	r2, r3, #32
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e008      	b.n	8006a64 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a60:	d0e9      	beq.n	8006a36 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3714      	adds	r7, #20
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	20000000 	.word	0x20000000
 8006a74:	14f8b589 	.word	0x14f8b589

08006a78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a84:	e042      	b.n	8006b0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	695b      	ldr	r3, [r3, #20]
 8006a8c:	f003 0310 	and.w	r3, r3, #16
 8006a90:	2b10      	cmp	r3, #16
 8006a92:	d119      	bne.n	8006ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f06f 0210 	mvn.w	r2, #16
 8006a9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e029      	b.n	8006b1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ac8:	f7fb f9c2 	bl	8001e50 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d302      	bcc.n	8006ade <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d116      	bne.n	8006b0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af8:	f043 0220 	orr.w	r2, r3, #32
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e007      	b.n	8006b1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b16:	2b40      	cmp	r3, #64	; 0x40
 8006b18:	d1b5      	bne.n	8006a86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b3a:	d11b      	bne.n	8006b74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2220      	movs	r2, #32
 8006b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b60:	f043 0204 	orr.w	r2, r3, #4
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e000      	b.n	8006b76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	370c      	adds	r7, #12
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr

08006b82 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006b82:	b480      	push	{r7}
 8006b84:	b083      	sub	sp, #12
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006b92:	d103      	bne.n	8006b9c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b9a:	e007      	b.n	8006bac <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006ba4:	d102      	bne.n	8006bac <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2208      	movs	r2, #8
 8006baa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	603b      	str	r3, [r7, #0]
 8006bc6:	4b20      	ldr	r3, [pc, #128]	; (8006c48 <HAL_PWREx_EnableOverDrive+0x90>)
 8006bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bca:	4a1f      	ldr	r2, [pc, #124]	; (8006c48 <HAL_PWREx_EnableOverDrive+0x90>)
 8006bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8006bd2:	4b1d      	ldr	r3, [pc, #116]	; (8006c48 <HAL_PWREx_EnableOverDrive+0x90>)
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bda:	603b      	str	r3, [r7, #0]
 8006bdc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006bde:	4b1b      	ldr	r3, [pc, #108]	; (8006c4c <HAL_PWREx_EnableOverDrive+0x94>)
 8006be0:	2201      	movs	r2, #1
 8006be2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006be4:	f7fb f934 	bl	8001e50 <HAL_GetTick>
 8006be8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006bea:	e009      	b.n	8006c00 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006bec:	f7fb f930 	bl	8001e50 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006bfa:	d901      	bls.n	8006c00 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e01f      	b.n	8006c40 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006c00:	4b13      	ldr	r3, [pc, #76]	; (8006c50 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c0c:	d1ee      	bne.n	8006bec <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006c0e:	4b11      	ldr	r3, [pc, #68]	; (8006c54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c14:	f7fb f91c 	bl	8001e50 <HAL_GetTick>
 8006c18:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c1a:	e009      	b.n	8006c30 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c1c:	f7fb f918 	bl	8001e50 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c2a:	d901      	bls.n	8006c30 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	e007      	b.n	8006c40 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c30:	4b07      	ldr	r3, [pc, #28]	; (8006c50 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c3c:	d1ee      	bne.n	8006c1c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40023800 	.word	0x40023800
 8006c4c:	420e0040 	.word	0x420e0040
 8006c50:	40007000 	.word	0x40007000
 8006c54:	420e0044 	.word	0x420e0044

08006c58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e18c      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d003      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x24>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b0f      	cmp	r3, #15
 8006c7a:	d904      	bls.n	8006c86 <HAL_RCC_ClockConfig+0x2e>
 8006c7c:	f240 215a 	movw	r1, #602	; 0x25a
 8006c80:	4887      	ldr	r0, [pc, #540]	; (8006ea0 <HAL_RCC_ClockConfig+0x248>)
 8006c82:	f7fa fdc2 	bl	800180a <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d031      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d02e      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d02b      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d028      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	d025      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	2b05      	cmp	r3, #5
 8006ca8:	d022      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	2b06      	cmp	r3, #6
 8006cae:	d01f      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	2b07      	cmp	r3, #7
 8006cb4:	d01c      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d019      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	2b09      	cmp	r3, #9
 8006cc0:	d016      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2b0a      	cmp	r3, #10
 8006cc6:	d013      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2b0b      	cmp	r3, #11
 8006ccc:	d010      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b0c      	cmp	r3, #12
 8006cd2:	d00d      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2b0d      	cmp	r3, #13
 8006cd8:	d00a      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	2b0e      	cmp	r3, #14
 8006cde:	d007      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	2b0f      	cmp	r3, #15
 8006ce4:	d004      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x98>
 8006ce6:	f240 215b 	movw	r1, #603	; 0x25b
 8006cea:	486d      	ldr	r0, [pc, #436]	; (8006ea0 <HAL_RCC_ClockConfig+0x248>)
 8006cec:	f7fa fd8d 	bl	800180a <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006cf0:	4b6c      	ldr	r3, [pc, #432]	; (8006ea4 <HAL_RCC_ClockConfig+0x24c>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 030f 	and.w	r3, r3, #15
 8006cf8:	683a      	ldr	r2, [r7, #0]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d90c      	bls.n	8006d18 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cfe:	4b69      	ldr	r3, [pc, #420]	; (8006ea4 <HAL_RCC_ClockConfig+0x24c>)
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	b2d2      	uxtb	r2, r2
 8006d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d06:	4b67      	ldr	r3, [pc, #412]	; (8006ea4 <HAL_RCC_ClockConfig+0x24c>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 030f 	and.w	r3, r3, #15
 8006d0e:	683a      	ldr	r2, [r7, #0]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d001      	beq.n	8006d18 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e136      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0302 	and.w	r3, r3, #2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d049      	beq.n	8006db8 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d005      	beq.n	8006d3c <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d30:	4b5d      	ldr	r3, [pc, #372]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	4a5c      	ldr	r2, [pc, #368]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006d36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006d3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0308 	and.w	r3, r3, #8
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d005      	beq.n	8006d54 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d48:	4b57      	ldr	r3, [pc, #348]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	4a56      	ldr	r2, [pc, #344]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006d4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d024      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	2b80      	cmp	r3, #128	; 0x80
 8006d62:	d020      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	2b90      	cmp	r3, #144	; 0x90
 8006d6a:	d01c      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	2ba0      	cmp	r3, #160	; 0xa0
 8006d72:	d018      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	2bb0      	cmp	r3, #176	; 0xb0
 8006d7a:	d014      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	2bc0      	cmp	r3, #192	; 0xc0
 8006d82:	d010      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	2bd0      	cmp	r3, #208	; 0xd0
 8006d8a:	d00c      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	2be0      	cmp	r3, #224	; 0xe0
 8006d92:	d008      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	2bf0      	cmp	r3, #240	; 0xf0
 8006d9a:	d004      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x14e>
 8006d9c:	f240 217e 	movw	r1, #638	; 0x27e
 8006da0:	483f      	ldr	r0, [pc, #252]	; (8006ea0 <HAL_RCC_ClockConfig+0x248>)
 8006da2:	f7fa fd32 	bl	800180a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006da6:	4b40      	ldr	r3, [pc, #256]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	493d      	ldr	r1, [pc, #244]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0301 	and.w	r3, r3, #1
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d059      	beq.n	8006e78 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d010      	beq.n	8006dee <HAL_RCC_ClockConfig+0x196>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d00c      	beq.n	8006dee <HAL_RCC_ClockConfig+0x196>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	d008      	beq.n	8006dee <HAL_RCC_ClockConfig+0x196>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	2b03      	cmp	r3, #3
 8006de2:	d004      	beq.n	8006dee <HAL_RCC_ClockConfig+0x196>
 8006de4:	f240 2185 	movw	r1, #645	; 0x285
 8006de8:	482d      	ldr	r0, [pc, #180]	; (8006ea0 <HAL_RCC_ClockConfig+0x248>)
 8006dea:	f7fa fd0e 	bl	800180a <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d107      	bne.n	8006e06 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006df6:	4b2c      	ldr	r3, [pc, #176]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d119      	bne.n	8006e36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e0bf      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d003      	beq.n	8006e16 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e12:	2b03      	cmp	r3, #3
 8006e14:	d107      	bne.n	8006e26 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e16:	4b24      	ldr	r3, [pc, #144]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d109      	bne.n	8006e36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e0af      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e26:	4b20      	ldr	r3, [pc, #128]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 0302 	and.w	r3, r3, #2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d101      	bne.n	8006e36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e0a7      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e36:	4b1c      	ldr	r3, [pc, #112]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f023 0203 	bic.w	r2, r3, #3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	4919      	ldr	r1, [pc, #100]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006e44:	4313      	orrs	r3, r2
 8006e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e48:	f7fb f802 	bl	8001e50 <HAL_GetTick>
 8006e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e4e:	e00a      	b.n	8006e66 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e50:	f7fa fffe 	bl	8001e50 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d901      	bls.n	8006e66 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e08f      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e66:	4b10      	ldr	r3, [pc, #64]	; (8006ea8 <HAL_RCC_ClockConfig+0x250>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 020c 	and.w	r2, r3, #12
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d1eb      	bne.n	8006e50 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e78:	4b0a      	ldr	r3, [pc, #40]	; (8006ea4 <HAL_RCC_ClockConfig+0x24c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 030f 	and.w	r3, r3, #15
 8006e80:	683a      	ldr	r2, [r7, #0]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d212      	bcs.n	8006eac <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e86:	4b07      	ldr	r3, [pc, #28]	; (8006ea4 <HAL_RCC_ClockConfig+0x24c>)
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	b2d2      	uxtb	r2, r2
 8006e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e8e:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <HAL_RCC_ClockConfig+0x24c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 030f 	and.w	r3, r3, #15
 8006e96:	683a      	ldr	r2, [r7, #0]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d007      	beq.n	8006eac <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e072      	b.n	8006f86 <HAL_RCC_ClockConfig+0x32e>
 8006ea0:	0800a920 	.word	0x0800a920
 8006ea4:	40023c00 	.word	0x40023c00
 8006ea8:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d025      	beq.n	8006f04 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d018      	beq.n	8006ef2 <HAL_RCC_ClockConfig+0x29a>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ec8:	d013      	beq.n	8006ef2 <HAL_RCC_ClockConfig+0x29a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006ed2:	d00e      	beq.n	8006ef2 <HAL_RCC_ClockConfig+0x29a>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006edc:	d009      	beq.n	8006ef2 <HAL_RCC_ClockConfig+0x29a>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006ee6:	d004      	beq.n	8006ef2 <HAL_RCC_ClockConfig+0x29a>
 8006ee8:	f240 21c3 	movw	r1, #707	; 0x2c3
 8006eec:	4828      	ldr	r0, [pc, #160]	; (8006f90 <HAL_RCC_ClockConfig+0x338>)
 8006eee:	f7fa fc8c 	bl	800180a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ef2:	4b28      	ldr	r3, [pc, #160]	; (8006f94 <HAL_RCC_ClockConfig+0x33c>)
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	4925      	ldr	r1, [pc, #148]	; (8006f94 <HAL_RCC_ClockConfig+0x33c>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 0308 	and.w	r3, r3, #8
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d026      	beq.n	8006f5e <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d018      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x2f2>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f20:	d013      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x2f2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006f2a:	d00e      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x2f2>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006f34:	d009      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x2f2>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006f3e:	d004      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x2f2>
 8006f40:	f240 21ca 	movw	r1, #714	; 0x2ca
 8006f44:	4812      	ldr	r0, [pc, #72]	; (8006f90 <HAL_RCC_ClockConfig+0x338>)
 8006f46:	f7fa fc60 	bl	800180a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f4a:	4b12      	ldr	r3, [pc, #72]	; (8006f94 <HAL_RCC_ClockConfig+0x33c>)
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	00db      	lsls	r3, r3, #3
 8006f58:	490e      	ldr	r1, [pc, #56]	; (8006f94 <HAL_RCC_ClockConfig+0x33c>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006f5e:	f000 f887 	bl	8007070 <HAL_RCC_GetSysClockFreq>
 8006f62:	4602      	mov	r2, r0
 8006f64:	4b0b      	ldr	r3, [pc, #44]	; (8006f94 <HAL_RCC_ClockConfig+0x33c>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	091b      	lsrs	r3, r3, #4
 8006f6a:	f003 030f 	and.w	r3, r3, #15
 8006f6e:	490a      	ldr	r1, [pc, #40]	; (8006f98 <HAL_RCC_ClockConfig+0x340>)
 8006f70:	5ccb      	ldrb	r3, [r1, r3]
 8006f72:	fa22 f303 	lsr.w	r3, r2, r3
 8006f76:	4a09      	ldr	r2, [pc, #36]	; (8006f9c <HAL_RCC_ClockConfig+0x344>)
 8006f78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006f7a:	4b09      	ldr	r3, [pc, #36]	; (8006fa0 <HAL_RCC_ClockConfig+0x348>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7fa fd66 	bl	8001a50 <HAL_InitTick>

  return HAL_OK;
 8006f84:	2300      	movs	r3, #0
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3710      	adds	r7, #16
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
 8006f8e:	bf00      	nop
 8006f90:	0800a920 	.word	0x0800a920
 8006f94:	40023800 	.word	0x40023800
 8006f98:	0800aa6c 	.word	0x0800aa6c
 8006f9c:	20000000 	.word	0x20000000
 8006fa0:	20000004 	.word	0x20000004

08006fa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fa8:	4b03      	ldr	r3, [pc, #12]	; (8006fb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006faa:	681b      	ldr	r3, [r3, #0]
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	20000000 	.word	0x20000000

08006fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006fc0:	f7ff fff0 	bl	8006fa4 <HAL_RCC_GetHCLKFreq>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	4b05      	ldr	r3, [pc, #20]	; (8006fdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	0a9b      	lsrs	r3, r3, #10
 8006fcc:	f003 0307 	and.w	r3, r3, #7
 8006fd0:	4903      	ldr	r1, [pc, #12]	; (8006fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fd2:	5ccb      	ldrb	r3, [r1, r3]
 8006fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	40023800 	.word	0x40023800
 8006fe0:	0800aa7c 	.word	0x0800aa7c

08006fe4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006fe8:	f7ff ffdc 	bl	8006fa4 <HAL_RCC_GetHCLKFreq>
 8006fec:	4602      	mov	r2, r0
 8006fee:	4b05      	ldr	r3, [pc, #20]	; (8007004 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	0b5b      	lsrs	r3, r3, #13
 8006ff4:	f003 0307 	and.w	r3, r3, #7
 8006ff8:	4903      	ldr	r1, [pc, #12]	; (8007008 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ffa:	5ccb      	ldrb	r3, [r1, r3]
 8006ffc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007000:	4618      	mov	r0, r3
 8007002:	bd80      	pop	{r7, pc}
 8007004:	40023800 	.word	0x40023800
 8007008:	0800aa7c 	.word	0x0800aa7c

0800700c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	220f      	movs	r2, #15
 800701a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800701c:	4b12      	ldr	r3, [pc, #72]	; (8007068 <HAL_RCC_GetClockConfig+0x5c>)
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f003 0203 	and.w	r2, r3, #3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007028:	4b0f      	ldr	r3, [pc, #60]	; (8007068 <HAL_RCC_GetClockConfig+0x5c>)
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007034:	4b0c      	ldr	r3, [pc, #48]	; (8007068 <HAL_RCC_GetClockConfig+0x5c>)
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007040:	4b09      	ldr	r3, [pc, #36]	; (8007068 <HAL_RCC_GetClockConfig+0x5c>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	08db      	lsrs	r3, r3, #3
 8007046:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800704e:	4b07      	ldr	r3, [pc, #28]	; (800706c <HAL_RCC_GetClockConfig+0x60>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 020f 	and.w	r2, r3, #15
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	601a      	str	r2, [r3, #0]
}
 800705a:	bf00      	nop
 800705c:	370c      	adds	r7, #12
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	40023800 	.word	0x40023800
 800706c:	40023c00 	.word	0x40023c00

08007070 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007070:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007074:	b0ae      	sub	sp, #184	; 0xb8
 8007076:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007078:	2300      	movs	r3, #0
 800707a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800707e:	2300      	movs	r3, #0
 8007080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007090:	2300      	movs	r3, #0
 8007092:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007096:	4bcb      	ldr	r3, [pc, #812]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f003 030c 	and.w	r3, r3, #12
 800709e:	2b0c      	cmp	r3, #12
 80070a0:	f200 8206 	bhi.w	80074b0 <HAL_RCC_GetSysClockFreq+0x440>
 80070a4:	a201      	add	r2, pc, #4	; (adr r2, 80070ac <HAL_RCC_GetSysClockFreq+0x3c>)
 80070a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070aa:	bf00      	nop
 80070ac:	080070e1 	.word	0x080070e1
 80070b0:	080074b1 	.word	0x080074b1
 80070b4:	080074b1 	.word	0x080074b1
 80070b8:	080074b1 	.word	0x080074b1
 80070bc:	080070e9 	.word	0x080070e9
 80070c0:	080074b1 	.word	0x080074b1
 80070c4:	080074b1 	.word	0x080074b1
 80070c8:	080074b1 	.word	0x080074b1
 80070cc:	080070f1 	.word	0x080070f1
 80070d0:	080074b1 	.word	0x080074b1
 80070d4:	080074b1 	.word	0x080074b1
 80070d8:	080074b1 	.word	0x080074b1
 80070dc:	080072e1 	.word	0x080072e1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80070e0:	4bb9      	ldr	r3, [pc, #740]	; (80073c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80070e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80070e6:	e1e7      	b.n	80074b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80070e8:	4bb8      	ldr	r3, [pc, #736]	; (80073cc <HAL_RCC_GetSysClockFreq+0x35c>)
 80070ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80070ee:	e1e3      	b.n	80074b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80070f0:	4bb4      	ldr	r3, [pc, #720]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80070fc:	4bb1      	ldr	r3, [pc, #708]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d071      	beq.n	80071ec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007108:	4bae      	ldr	r3, [pc, #696]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	099b      	lsrs	r3, r3, #6
 800710e:	2200      	movs	r2, #0
 8007110:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007114:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007118:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800711c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007120:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007124:	2300      	movs	r3, #0
 8007126:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800712a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800712e:	4622      	mov	r2, r4
 8007130:	462b      	mov	r3, r5
 8007132:	f04f 0000 	mov.w	r0, #0
 8007136:	f04f 0100 	mov.w	r1, #0
 800713a:	0159      	lsls	r1, r3, #5
 800713c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007140:	0150      	lsls	r0, r2, #5
 8007142:	4602      	mov	r2, r0
 8007144:	460b      	mov	r3, r1
 8007146:	4621      	mov	r1, r4
 8007148:	1a51      	subs	r1, r2, r1
 800714a:	6439      	str	r1, [r7, #64]	; 0x40
 800714c:	4629      	mov	r1, r5
 800714e:	eb63 0301 	sbc.w	r3, r3, r1
 8007152:	647b      	str	r3, [r7, #68]	; 0x44
 8007154:	f04f 0200 	mov.w	r2, #0
 8007158:	f04f 0300 	mov.w	r3, #0
 800715c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007160:	4649      	mov	r1, r9
 8007162:	018b      	lsls	r3, r1, #6
 8007164:	4641      	mov	r1, r8
 8007166:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800716a:	4641      	mov	r1, r8
 800716c:	018a      	lsls	r2, r1, #6
 800716e:	4641      	mov	r1, r8
 8007170:	1a51      	subs	r1, r2, r1
 8007172:	63b9      	str	r1, [r7, #56]	; 0x38
 8007174:	4649      	mov	r1, r9
 8007176:	eb63 0301 	sbc.w	r3, r3, r1
 800717a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	f04f 0300 	mov.w	r3, #0
 8007184:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007188:	4649      	mov	r1, r9
 800718a:	00cb      	lsls	r3, r1, #3
 800718c:	4641      	mov	r1, r8
 800718e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007192:	4641      	mov	r1, r8
 8007194:	00ca      	lsls	r2, r1, #3
 8007196:	4610      	mov	r0, r2
 8007198:	4619      	mov	r1, r3
 800719a:	4603      	mov	r3, r0
 800719c:	4622      	mov	r2, r4
 800719e:	189b      	adds	r3, r3, r2
 80071a0:	633b      	str	r3, [r7, #48]	; 0x30
 80071a2:	462b      	mov	r3, r5
 80071a4:	460a      	mov	r2, r1
 80071a6:	eb42 0303 	adc.w	r3, r2, r3
 80071aa:	637b      	str	r3, [r7, #52]	; 0x34
 80071ac:	f04f 0200 	mov.w	r2, #0
 80071b0:	f04f 0300 	mov.w	r3, #0
 80071b4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80071b8:	4629      	mov	r1, r5
 80071ba:	024b      	lsls	r3, r1, #9
 80071bc:	4621      	mov	r1, r4
 80071be:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80071c2:	4621      	mov	r1, r4
 80071c4:	024a      	lsls	r2, r1, #9
 80071c6:	4610      	mov	r0, r2
 80071c8:	4619      	mov	r1, r3
 80071ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80071ce:	2200      	movs	r2, #0
 80071d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80071d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80071d8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80071dc:	f7f9 f818 	bl	8000210 <__aeabi_uldivmod>
 80071e0:	4602      	mov	r2, r0
 80071e2:	460b      	mov	r3, r1
 80071e4:	4613      	mov	r3, r2
 80071e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80071ea:	e067      	b.n	80072bc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071ec:	4b75      	ldr	r3, [pc, #468]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	099b      	lsrs	r3, r3, #6
 80071f2:	2200      	movs	r2, #0
 80071f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80071f8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80071fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007204:	67bb      	str	r3, [r7, #120]	; 0x78
 8007206:	2300      	movs	r3, #0
 8007208:	67fb      	str	r3, [r7, #124]	; 0x7c
 800720a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800720e:	4622      	mov	r2, r4
 8007210:	462b      	mov	r3, r5
 8007212:	f04f 0000 	mov.w	r0, #0
 8007216:	f04f 0100 	mov.w	r1, #0
 800721a:	0159      	lsls	r1, r3, #5
 800721c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007220:	0150      	lsls	r0, r2, #5
 8007222:	4602      	mov	r2, r0
 8007224:	460b      	mov	r3, r1
 8007226:	4621      	mov	r1, r4
 8007228:	1a51      	subs	r1, r2, r1
 800722a:	62b9      	str	r1, [r7, #40]	; 0x28
 800722c:	4629      	mov	r1, r5
 800722e:	eb63 0301 	sbc.w	r3, r3, r1
 8007232:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007234:	f04f 0200 	mov.w	r2, #0
 8007238:	f04f 0300 	mov.w	r3, #0
 800723c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007240:	4649      	mov	r1, r9
 8007242:	018b      	lsls	r3, r1, #6
 8007244:	4641      	mov	r1, r8
 8007246:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800724a:	4641      	mov	r1, r8
 800724c:	018a      	lsls	r2, r1, #6
 800724e:	4641      	mov	r1, r8
 8007250:	ebb2 0a01 	subs.w	sl, r2, r1
 8007254:	4649      	mov	r1, r9
 8007256:	eb63 0b01 	sbc.w	fp, r3, r1
 800725a:	f04f 0200 	mov.w	r2, #0
 800725e:	f04f 0300 	mov.w	r3, #0
 8007262:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007266:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800726a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800726e:	4692      	mov	sl, r2
 8007270:	469b      	mov	fp, r3
 8007272:	4623      	mov	r3, r4
 8007274:	eb1a 0303 	adds.w	r3, sl, r3
 8007278:	623b      	str	r3, [r7, #32]
 800727a:	462b      	mov	r3, r5
 800727c:	eb4b 0303 	adc.w	r3, fp, r3
 8007280:	627b      	str	r3, [r7, #36]	; 0x24
 8007282:	f04f 0200 	mov.w	r2, #0
 8007286:	f04f 0300 	mov.w	r3, #0
 800728a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800728e:	4629      	mov	r1, r5
 8007290:	028b      	lsls	r3, r1, #10
 8007292:	4621      	mov	r1, r4
 8007294:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007298:	4621      	mov	r1, r4
 800729a:	028a      	lsls	r2, r1, #10
 800729c:	4610      	mov	r0, r2
 800729e:	4619      	mov	r1, r3
 80072a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80072a4:	2200      	movs	r2, #0
 80072a6:	673b      	str	r3, [r7, #112]	; 0x70
 80072a8:	677a      	str	r2, [r7, #116]	; 0x74
 80072aa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80072ae:	f7f8 ffaf 	bl	8000210 <__aeabi_uldivmod>
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	4613      	mov	r3, r2
 80072b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80072bc:	4b41      	ldr	r3, [pc, #260]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	0c1b      	lsrs	r3, r3, #16
 80072c2:	f003 0303 	and.w	r3, r3, #3
 80072c6:	3301      	adds	r3, #1
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80072ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80072d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80072d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80072da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80072de:	e0eb      	b.n	80074b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072e0:	4b38      	ldr	r3, [pc, #224]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072ec:	4b35      	ldr	r3, [pc, #212]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d06b      	beq.n	80073d0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072f8:	4b32      	ldr	r3, [pc, #200]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	099b      	lsrs	r3, r3, #6
 80072fe:	2200      	movs	r2, #0
 8007300:	66bb      	str	r3, [r7, #104]	; 0x68
 8007302:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007304:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800730a:	663b      	str	r3, [r7, #96]	; 0x60
 800730c:	2300      	movs	r3, #0
 800730e:	667b      	str	r3, [r7, #100]	; 0x64
 8007310:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007314:	4622      	mov	r2, r4
 8007316:	462b      	mov	r3, r5
 8007318:	f04f 0000 	mov.w	r0, #0
 800731c:	f04f 0100 	mov.w	r1, #0
 8007320:	0159      	lsls	r1, r3, #5
 8007322:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007326:	0150      	lsls	r0, r2, #5
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	4621      	mov	r1, r4
 800732e:	1a51      	subs	r1, r2, r1
 8007330:	61b9      	str	r1, [r7, #24]
 8007332:	4629      	mov	r1, r5
 8007334:	eb63 0301 	sbc.w	r3, r3, r1
 8007338:	61fb      	str	r3, [r7, #28]
 800733a:	f04f 0200 	mov.w	r2, #0
 800733e:	f04f 0300 	mov.w	r3, #0
 8007342:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007346:	4659      	mov	r1, fp
 8007348:	018b      	lsls	r3, r1, #6
 800734a:	4651      	mov	r1, sl
 800734c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007350:	4651      	mov	r1, sl
 8007352:	018a      	lsls	r2, r1, #6
 8007354:	4651      	mov	r1, sl
 8007356:	ebb2 0801 	subs.w	r8, r2, r1
 800735a:	4659      	mov	r1, fp
 800735c:	eb63 0901 	sbc.w	r9, r3, r1
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	f04f 0300 	mov.w	r3, #0
 8007368:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800736c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007370:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007374:	4690      	mov	r8, r2
 8007376:	4699      	mov	r9, r3
 8007378:	4623      	mov	r3, r4
 800737a:	eb18 0303 	adds.w	r3, r8, r3
 800737e:	613b      	str	r3, [r7, #16]
 8007380:	462b      	mov	r3, r5
 8007382:	eb49 0303 	adc.w	r3, r9, r3
 8007386:	617b      	str	r3, [r7, #20]
 8007388:	f04f 0200 	mov.w	r2, #0
 800738c:	f04f 0300 	mov.w	r3, #0
 8007390:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007394:	4629      	mov	r1, r5
 8007396:	024b      	lsls	r3, r1, #9
 8007398:	4621      	mov	r1, r4
 800739a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800739e:	4621      	mov	r1, r4
 80073a0:	024a      	lsls	r2, r1, #9
 80073a2:	4610      	mov	r0, r2
 80073a4:	4619      	mov	r1, r3
 80073a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80073aa:	2200      	movs	r2, #0
 80073ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80073ae:	65fa      	str	r2, [r7, #92]	; 0x5c
 80073b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80073b4:	f7f8 ff2c 	bl	8000210 <__aeabi_uldivmod>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4613      	mov	r3, r2
 80073be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80073c2:	e065      	b.n	8007490 <HAL_RCC_GetSysClockFreq+0x420>
 80073c4:	40023800 	.word	0x40023800
 80073c8:	00f42400 	.word	0x00f42400
 80073cc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073d0:	4b3d      	ldr	r3, [pc, #244]	; (80074c8 <HAL_RCC_GetSysClockFreq+0x458>)
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	099b      	lsrs	r3, r3, #6
 80073d6:	2200      	movs	r2, #0
 80073d8:	4618      	mov	r0, r3
 80073da:	4611      	mov	r1, r2
 80073dc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80073e0:	653b      	str	r3, [r7, #80]	; 0x50
 80073e2:	2300      	movs	r3, #0
 80073e4:	657b      	str	r3, [r7, #84]	; 0x54
 80073e6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80073ea:	4642      	mov	r2, r8
 80073ec:	464b      	mov	r3, r9
 80073ee:	f04f 0000 	mov.w	r0, #0
 80073f2:	f04f 0100 	mov.w	r1, #0
 80073f6:	0159      	lsls	r1, r3, #5
 80073f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073fc:	0150      	lsls	r0, r2, #5
 80073fe:	4602      	mov	r2, r0
 8007400:	460b      	mov	r3, r1
 8007402:	4641      	mov	r1, r8
 8007404:	1a51      	subs	r1, r2, r1
 8007406:	60b9      	str	r1, [r7, #8]
 8007408:	4649      	mov	r1, r9
 800740a:	eb63 0301 	sbc.w	r3, r3, r1
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800741c:	4659      	mov	r1, fp
 800741e:	018b      	lsls	r3, r1, #6
 8007420:	4651      	mov	r1, sl
 8007422:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007426:	4651      	mov	r1, sl
 8007428:	018a      	lsls	r2, r1, #6
 800742a:	4651      	mov	r1, sl
 800742c:	1a54      	subs	r4, r2, r1
 800742e:	4659      	mov	r1, fp
 8007430:	eb63 0501 	sbc.w	r5, r3, r1
 8007434:	f04f 0200 	mov.w	r2, #0
 8007438:	f04f 0300 	mov.w	r3, #0
 800743c:	00eb      	lsls	r3, r5, #3
 800743e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007442:	00e2      	lsls	r2, r4, #3
 8007444:	4614      	mov	r4, r2
 8007446:	461d      	mov	r5, r3
 8007448:	4643      	mov	r3, r8
 800744a:	18e3      	adds	r3, r4, r3
 800744c:	603b      	str	r3, [r7, #0]
 800744e:	464b      	mov	r3, r9
 8007450:	eb45 0303 	adc.w	r3, r5, r3
 8007454:	607b      	str	r3, [r7, #4]
 8007456:	f04f 0200 	mov.w	r2, #0
 800745a:	f04f 0300 	mov.w	r3, #0
 800745e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007462:	4629      	mov	r1, r5
 8007464:	028b      	lsls	r3, r1, #10
 8007466:	4621      	mov	r1, r4
 8007468:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800746c:	4621      	mov	r1, r4
 800746e:	028a      	lsls	r2, r1, #10
 8007470:	4610      	mov	r0, r2
 8007472:	4619      	mov	r1, r3
 8007474:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007478:	2200      	movs	r2, #0
 800747a:	64bb      	str	r3, [r7, #72]	; 0x48
 800747c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800747e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007482:	f7f8 fec5 	bl	8000210 <__aeabi_uldivmod>
 8007486:	4602      	mov	r2, r0
 8007488:	460b      	mov	r3, r1
 800748a:	4613      	mov	r3, r2
 800748c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007490:	4b0d      	ldr	r3, [pc, #52]	; (80074c8 <HAL_RCC_GetSysClockFreq+0x458>)
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	0f1b      	lsrs	r3, r3, #28
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800749e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80074a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80074a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80074ae:	e003      	b.n	80074b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074b0:	4b06      	ldr	r3, [pc, #24]	; (80074cc <HAL_RCC_GetSysClockFreq+0x45c>)
 80074b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80074b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80074b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	37b8      	adds	r7, #184	; 0xb8
 80074c0:	46bd      	mov	sp, r7
 80074c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074c6:	bf00      	nop
 80074c8:	40023800 	.word	0x40023800
 80074cc:	00f42400 	.word	0x00f42400

080074d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e347      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2b0f      	cmp	r3, #15
 80074e8:	d904      	bls.n	80074f4 <HAL_RCC_OscConfig+0x24>
 80074ea:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 80074ee:	4893      	ldr	r0, [pc, #588]	; (800773c <HAL_RCC_OscConfig+0x26c>)
 80074f0:	f7fa f98b 	bl	800180a <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0301 	and.w	r3, r3, #1
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 8096 	beq.w	800762e <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00e      	beq.n	8007528 <HAL_RCC_OscConfig+0x58>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007512:	d009      	beq.n	8007528 <HAL_RCC_OscConfig+0x58>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800751c:	d004      	beq.n	8007528 <HAL_RCC_OscConfig+0x58>
 800751e:	f640 5115 	movw	r1, #3349	; 0xd15
 8007522:	4886      	ldr	r0, [pc, #536]	; (800773c <HAL_RCC_OscConfig+0x26c>)
 8007524:	f7fa f971 	bl	800180a <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007528:	4b85      	ldr	r3, [pc, #532]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f003 030c 	and.w	r3, r3, #12
 8007530:	2b04      	cmp	r3, #4
 8007532:	d019      	beq.n	8007568 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007534:	4b82      	ldr	r3, [pc, #520]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800753c:	2b08      	cmp	r3, #8
 800753e:	d106      	bne.n	800754e <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007540:	4b7f      	ldr	r3, [pc, #508]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007548:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800754c:	d00c      	beq.n	8007568 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800754e:	4b7c      	ldr	r3, [pc, #496]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007556:	2b0c      	cmp	r3, #12
 8007558:	d112      	bne.n	8007580 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800755a:	4b79      	ldr	r3, [pc, #484]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007562:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007566:	d10b      	bne.n	8007580 <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007568:	4b75      	ldr	r3, [pc, #468]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007570:	2b00      	cmp	r3, #0
 8007572:	d05b      	beq.n	800762c <HAL_RCC_OscConfig+0x15c>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d157      	bne.n	800762c <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e2f8      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007588:	d106      	bne.n	8007598 <HAL_RCC_OscConfig+0xc8>
 800758a:	4b6d      	ldr	r3, [pc, #436]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a6c      	ldr	r2, [pc, #432]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007594:	6013      	str	r3, [r2, #0]
 8007596:	e01d      	b.n	80075d4 <HAL_RCC_OscConfig+0x104>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075a0:	d10c      	bne.n	80075bc <HAL_RCC_OscConfig+0xec>
 80075a2:	4b67      	ldr	r3, [pc, #412]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a66      	ldr	r2, [pc, #408]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075ac:	6013      	str	r3, [r2, #0]
 80075ae:	4b64      	ldr	r3, [pc, #400]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a63      	ldr	r2, [pc, #396]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075b8:	6013      	str	r3, [r2, #0]
 80075ba:	e00b      	b.n	80075d4 <HAL_RCC_OscConfig+0x104>
 80075bc:	4b60      	ldr	r3, [pc, #384]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a5f      	ldr	r2, [pc, #380]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075c6:	6013      	str	r3, [r2, #0]
 80075c8:	4b5d      	ldr	r3, [pc, #372]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a5c      	ldr	r2, [pc, #368]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d013      	beq.n	8007604 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075dc:	f7fa fc38 	bl	8001e50 <HAL_GetTick>
 80075e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075e2:	e008      	b.n	80075f6 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075e4:	f7fa fc34 	bl	8001e50 <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	2b64      	cmp	r3, #100	; 0x64
 80075f0:	d901      	bls.n	80075f6 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e2bd      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075f6:	4b52      	ldr	r3, [pc, #328]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0f0      	beq.n	80075e4 <HAL_RCC_OscConfig+0x114>
 8007602:	e014      	b.n	800762e <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007604:	f7fa fc24 	bl	8001e50 <HAL_GetTick>
 8007608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800760a:	e008      	b.n	800761e <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800760c:	f7fa fc20 	bl	8001e50 <HAL_GetTick>
 8007610:	4602      	mov	r2, r0
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	2b64      	cmp	r3, #100	; 0x64
 8007618:	d901      	bls.n	800761e <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	e2a9      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800761e:	4b48      	ldr	r3, [pc, #288]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1f0      	bne.n	800760c <HAL_RCC_OscConfig+0x13c>
 800762a:	e000      	b.n	800762e <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800762c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 0302 	and.w	r3, r3, #2
 8007636:	2b00      	cmp	r3, #0
 8007638:	f000 808c 	beq.w	8007754 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d008      	beq.n	8007656 <HAL_RCC_OscConfig+0x186>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	2b01      	cmp	r3, #1
 800764a:	d004      	beq.n	8007656 <HAL_RCC_OscConfig+0x186>
 800764c:	f640 514d 	movw	r1, #3405	; 0xd4d
 8007650:	483a      	ldr	r0, [pc, #232]	; (800773c <HAL_RCC_OscConfig+0x26c>)
 8007652:	f7fa f8da 	bl	800180a <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	2b1f      	cmp	r3, #31
 800765c:	d904      	bls.n	8007668 <HAL_RCC_OscConfig+0x198>
 800765e:	f640 514e 	movw	r1, #3406	; 0xd4e
 8007662:	4836      	ldr	r0, [pc, #216]	; (800773c <HAL_RCC_OscConfig+0x26c>)
 8007664:	f7fa f8d1 	bl	800180a <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007668:	4b35      	ldr	r3, [pc, #212]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f003 030c 	and.w	r3, r3, #12
 8007670:	2b00      	cmp	r3, #0
 8007672:	d017      	beq.n	80076a4 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007674:	4b32      	ldr	r3, [pc, #200]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800767c:	2b08      	cmp	r3, #8
 800767e:	d105      	bne.n	800768c <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007680:	4b2f      	ldr	r3, [pc, #188]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d00b      	beq.n	80076a4 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800768c:	4b2c      	ldr	r3, [pc, #176]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007694:	2b0c      	cmp	r3, #12
 8007696:	d11c      	bne.n	80076d2 <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007698:	4b29      	ldr	r3, [pc, #164]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d116      	bne.n	80076d2 <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076a4:	4b26      	ldr	r3, [pc, #152]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0302 	and.w	r3, r3, #2
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d005      	beq.n	80076bc <HAL_RCC_OscConfig+0x1ec>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d001      	beq.n	80076bc <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e25a      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076bc:	4b20      	ldr	r3, [pc, #128]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	00db      	lsls	r3, r3, #3
 80076ca:	491d      	ldr	r1, [pc, #116]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80076cc:	4313      	orrs	r3, r2
 80076ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076d0:	e040      	b.n	8007754 <HAL_RCC_OscConfig+0x284>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d020      	beq.n	800771c <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076da:	4b1a      	ldr	r3, [pc, #104]	; (8007744 <HAL_RCC_OscConfig+0x274>)
 80076dc:	2201      	movs	r2, #1
 80076de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076e0:	f7fa fbb6 	bl	8001e50 <HAL_GetTick>
 80076e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076e6:	e008      	b.n	80076fa <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076e8:	f7fa fbb2 	bl	8001e50 <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e23b      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076fa:	4b11      	ldr	r3, [pc, #68]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007706:	4b0e      	ldr	r3, [pc, #56]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	490a      	ldr	r1, [pc, #40]	; (8007740 <HAL_RCC_OscConfig+0x270>)
 8007716:	4313      	orrs	r3, r2
 8007718:	600b      	str	r3, [r1, #0]
 800771a:	e01b      	b.n	8007754 <HAL_RCC_OscConfig+0x284>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800771c:	4b09      	ldr	r3, [pc, #36]	; (8007744 <HAL_RCC_OscConfig+0x274>)
 800771e:	2200      	movs	r2, #0
 8007720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007722:	f7fa fb95 	bl	8001e50 <HAL_GetTick>
 8007726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007728:	e00e      	b.n	8007748 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800772a:	f7fa fb91 	bl	8001e50 <HAL_GetTick>
 800772e:	4602      	mov	r2, r0
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	1ad3      	subs	r3, r2, r3
 8007734:	2b02      	cmp	r3, #2
 8007736:	d907      	bls.n	8007748 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8007738:	2303      	movs	r3, #3
 800773a:	e21a      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
 800773c:	0800a958 	.word	0x0800a958
 8007740:	40023800 	.word	0x40023800
 8007744:	42470000 	.word	0x42470000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007748:	4b74      	ldr	r3, [pc, #464]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 0302 	and.w	r3, r3, #2
 8007750:	2b00      	cmp	r3, #0
 8007752:	d1ea      	bne.n	800772a <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0308 	and.w	r3, r3, #8
 800775c:	2b00      	cmp	r3, #0
 800775e:	d03d      	beq.n	80077dc <HAL_RCC_OscConfig+0x30c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	695b      	ldr	r3, [r3, #20]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d008      	beq.n	800777a <HAL_RCC_OscConfig+0x2aa>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	695b      	ldr	r3, [r3, #20]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d004      	beq.n	800777a <HAL_RCC_OscConfig+0x2aa>
 8007770:	f640 5194 	movw	r1, #3476	; 0xd94
 8007774:	486a      	ldr	r0, [pc, #424]	; (8007920 <HAL_RCC_OscConfig+0x450>)
 8007776:	f7fa f848 	bl	800180a <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d016      	beq.n	80077b0 <HAL_RCC_OscConfig+0x2e0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007782:	4b68      	ldr	r3, [pc, #416]	; (8007924 <HAL_RCC_OscConfig+0x454>)
 8007784:	2201      	movs	r2, #1
 8007786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007788:	f7fa fb62 	bl	8001e50 <HAL_GetTick>
 800778c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800778e:	e008      	b.n	80077a2 <HAL_RCC_OscConfig+0x2d2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007790:	f7fa fb5e 	bl	8001e50 <HAL_GetTick>
 8007794:	4602      	mov	r2, r0
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	2b02      	cmp	r3, #2
 800779c:	d901      	bls.n	80077a2 <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e1e7      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077a2:	4b5e      	ldr	r3, [pc, #376]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80077a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0f0      	beq.n	8007790 <HAL_RCC_OscConfig+0x2c0>
 80077ae:	e015      	b.n	80077dc <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80077b0:	4b5c      	ldr	r3, [pc, #368]	; (8007924 <HAL_RCC_OscConfig+0x454>)
 80077b2:	2200      	movs	r2, #0
 80077b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077b6:	f7fa fb4b 	bl	8001e50 <HAL_GetTick>
 80077ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077bc:	e008      	b.n	80077d0 <HAL_RCC_OscConfig+0x300>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077be:	f7fa fb47 	bl	8001e50 <HAL_GetTick>
 80077c2:	4602      	mov	r2, r0
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d901      	bls.n	80077d0 <HAL_RCC_OscConfig+0x300>
        {
          return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e1d0      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077d0:	4b52      	ldr	r3, [pc, #328]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80077d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1f0      	bne.n	80077be <HAL_RCC_OscConfig+0x2ee>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0304 	and.w	r3, r3, #4
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 80b0 	beq.w	800794a <HAL_RCC_OscConfig+0x47a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077ea:	2300      	movs	r3, #0
 80077ec:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00c      	beq.n	8007810 <HAL_RCC_OscConfig+0x340>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d008      	beq.n	8007810 <HAL_RCC_OscConfig+0x340>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2b05      	cmp	r3, #5
 8007804:	d004      	beq.n	8007810 <HAL_RCC_OscConfig+0x340>
 8007806:	f44f 615c 	mov.w	r1, #3520	; 0xdc0
 800780a:	4845      	ldr	r0, [pc, #276]	; (8007920 <HAL_RCC_OscConfig+0x450>)
 800780c:	f7f9 fffd 	bl	800180a <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007810:	4b42      	ldr	r3, [pc, #264]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 8007812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d10f      	bne.n	800783c <HAL_RCC_OscConfig+0x36c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800781c:	2300      	movs	r3, #0
 800781e:	60bb      	str	r3, [r7, #8]
 8007820:	4b3e      	ldr	r3, [pc, #248]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 8007822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007824:	4a3d      	ldr	r2, [pc, #244]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 8007826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800782a:	6413      	str	r3, [r2, #64]	; 0x40
 800782c:	4b3b      	ldr	r3, [pc, #236]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 800782e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007834:	60bb      	str	r3, [r7, #8]
 8007836:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007838:	2301      	movs	r3, #1
 800783a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800783c:	4b3a      	ldr	r3, [pc, #232]	; (8007928 <HAL_RCC_OscConfig+0x458>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007844:	2b00      	cmp	r3, #0
 8007846:	d118      	bne.n	800787a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007848:	4b37      	ldr	r3, [pc, #220]	; (8007928 <HAL_RCC_OscConfig+0x458>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a36      	ldr	r2, [pc, #216]	; (8007928 <HAL_RCC_OscConfig+0x458>)
 800784e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007852:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007854:	f7fa fafc 	bl	8001e50 <HAL_GetTick>
 8007858:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800785a:	e008      	b.n	800786e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800785c:	f7fa faf8 	bl	8001e50 <HAL_GetTick>
 8007860:	4602      	mov	r2, r0
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	2b02      	cmp	r3, #2
 8007868:	d901      	bls.n	800786e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e181      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800786e:	4b2e      	ldr	r3, [pc, #184]	; (8007928 <HAL_RCC_OscConfig+0x458>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007876:	2b00      	cmp	r3, #0
 8007878:	d0f0      	beq.n	800785c <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d106      	bne.n	8007890 <HAL_RCC_OscConfig+0x3c0>
 8007882:	4b26      	ldr	r3, [pc, #152]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 8007884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007886:	4a25      	ldr	r2, [pc, #148]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 8007888:	f043 0301 	orr.w	r3, r3, #1
 800788c:	6713      	str	r3, [r2, #112]	; 0x70
 800788e:	e01c      	b.n	80078ca <HAL_RCC_OscConfig+0x3fa>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	2b05      	cmp	r3, #5
 8007896:	d10c      	bne.n	80078b2 <HAL_RCC_OscConfig+0x3e2>
 8007898:	4b20      	ldr	r3, [pc, #128]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 800789a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800789c:	4a1f      	ldr	r2, [pc, #124]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 800789e:	f043 0304 	orr.w	r3, r3, #4
 80078a2:	6713      	str	r3, [r2, #112]	; 0x70
 80078a4:	4b1d      	ldr	r3, [pc, #116]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078a8:	4a1c      	ldr	r2, [pc, #112]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078aa:	f043 0301 	orr.w	r3, r3, #1
 80078ae:	6713      	str	r3, [r2, #112]	; 0x70
 80078b0:	e00b      	b.n	80078ca <HAL_RCC_OscConfig+0x3fa>
 80078b2:	4b1a      	ldr	r3, [pc, #104]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b6:	4a19      	ldr	r2, [pc, #100]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078b8:	f023 0301 	bic.w	r3, r3, #1
 80078bc:	6713      	str	r3, [r2, #112]	; 0x70
 80078be:	4b17      	ldr	r3, [pc, #92]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c2:	4a16      	ldr	r2, [pc, #88]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078c4:	f023 0304 	bic.w	r3, r3, #4
 80078c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d015      	beq.n	80078fe <HAL_RCC_OscConfig+0x42e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078d2:	f7fa fabd 	bl	8001e50 <HAL_GetTick>
 80078d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078d8:	e00a      	b.n	80078f0 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078da:	f7fa fab9 	bl	8001e50 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d901      	bls.n	80078f0 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e140      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078f0:	4b0a      	ldr	r3, [pc, #40]	; (800791c <HAL_RCC_OscConfig+0x44c>)
 80078f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078f4:	f003 0302 	and.w	r3, r3, #2
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d0ee      	beq.n	80078da <HAL_RCC_OscConfig+0x40a>
 80078fc:	e01c      	b.n	8007938 <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078fe:	f7fa faa7 	bl	8001e50 <HAL_GetTick>
 8007902:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007904:	e012      	b.n	800792c <HAL_RCC_OscConfig+0x45c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007906:	f7fa faa3 	bl	8001e50 <HAL_GetTick>
 800790a:	4602      	mov	r2, r0
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	f241 3288 	movw	r2, #5000	; 0x1388
 8007914:	4293      	cmp	r3, r2
 8007916:	d909      	bls.n	800792c <HAL_RCC_OscConfig+0x45c>
        {
          return HAL_TIMEOUT;
 8007918:	2303      	movs	r3, #3
 800791a:	e12a      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
 800791c:	40023800 	.word	0x40023800
 8007920:	0800a958 	.word	0x0800a958
 8007924:	42470e80 	.word	0x42470e80
 8007928:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800792c:	4b93      	ldr	r3, [pc, #588]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 800792e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007930:	f003 0302 	and.w	r3, r3, #2
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1e6      	bne.n	8007906 <HAL_RCC_OscConfig+0x436>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007938:	7dfb      	ldrb	r3, [r7, #23]
 800793a:	2b01      	cmp	r3, #1
 800793c:	d105      	bne.n	800794a <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800793e:	4b8f      	ldr	r3, [pc, #572]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007942:	4a8e      	ldr	r2, [pc, #568]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007944:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007948:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00c      	beq.n	800796c <HAL_RCC_OscConfig+0x49c>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	2b01      	cmp	r3, #1
 8007958:	d008      	beq.n	800796c <HAL_RCC_OscConfig+0x49c>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	699b      	ldr	r3, [r3, #24]
 800795e:	2b02      	cmp	r3, #2
 8007960:	d004      	beq.n	800796c <HAL_RCC_OscConfig+0x49c>
 8007962:	f640 6103 	movw	r1, #3587	; 0xe03
 8007966:	4886      	ldr	r0, [pc, #536]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 8007968:	f7f9 ff4f 	bl	800180a <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 80fd 	beq.w	8007b70 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007976:	4b81      	ldr	r3, [pc, #516]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f003 030c 	and.w	r3, r3, #12
 800797e:	2b08      	cmp	r3, #8
 8007980:	f000 80b6 	beq.w	8007af0 <HAL_RCC_OscConfig+0x620>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	699b      	ldr	r3, [r3, #24]
 8007988:	2b02      	cmp	r3, #2
 800798a:	f040 809a 	bne.w	8007ac2 <HAL_RCC_OscConfig+0x5f2>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	69db      	ldr	r3, [r3, #28]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d009      	beq.n	80079aa <HAL_RCC_OscConfig+0x4da>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	69db      	ldr	r3, [r3, #28]
 800799a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800799e:	d004      	beq.n	80079aa <HAL_RCC_OscConfig+0x4da>
 80079a0:	f640 610c 	movw	r1, #3596	; 0xe0c
 80079a4:	4876      	ldr	r0, [pc, #472]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 80079a6:	f7f9 ff30 	bl	800180a <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	2b3f      	cmp	r3, #63	; 0x3f
 80079b0:	d904      	bls.n	80079bc <HAL_RCC_OscConfig+0x4ec>
 80079b2:	f640 610d 	movw	r1, #3597	; 0xe0d
 80079b6:	4872      	ldr	r0, [pc, #456]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 80079b8:	f7f9 ff27 	bl	800180a <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c0:	2b31      	cmp	r3, #49	; 0x31
 80079c2:	d904      	bls.n	80079ce <HAL_RCC_OscConfig+0x4fe>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c8:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80079cc:	d904      	bls.n	80079d8 <HAL_RCC_OscConfig+0x508>
 80079ce:	f640 610e 	movw	r1, #3598	; 0xe0e
 80079d2:	486b      	ldr	r0, [pc, #428]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 80079d4:	f7f9 ff19 	bl	800180a <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d010      	beq.n	8007a02 <HAL_RCC_OscConfig+0x532>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e4:	2b04      	cmp	r3, #4
 80079e6:	d00c      	beq.n	8007a02 <HAL_RCC_OscConfig+0x532>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ec:	2b06      	cmp	r3, #6
 80079ee:	d008      	beq.n	8007a02 <HAL_RCC_OscConfig+0x532>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d004      	beq.n	8007a02 <HAL_RCC_OscConfig+0x532>
 80079f8:	f640 610f 	movw	r1, #3599	; 0xe0f
 80079fc:	4860      	ldr	r0, [pc, #384]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 80079fe:	f7f9 ff04 	bl	800180a <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d903      	bls.n	8007a12 <HAL_RCC_OscConfig+0x542>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a0e:	2b0f      	cmp	r3, #15
 8007a10:	d904      	bls.n	8007a1c <HAL_RCC_OscConfig+0x54c>
 8007a12:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007a16:	485a      	ldr	r0, [pc, #360]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 8007a18:	f7f9 fef7 	bl	800180a <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d903      	bls.n	8007a2c <HAL_RCC_OscConfig+0x55c>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a28:	2b07      	cmp	r3, #7
 8007a2a:	d904      	bls.n	8007a36 <HAL_RCC_OscConfig+0x566>
 8007a2c:	f640 6111 	movw	r1, #3601	; 0xe11
 8007a30:	4853      	ldr	r0, [pc, #332]	; (8007b80 <HAL_RCC_OscConfig+0x6b0>)
 8007a32:	f7f9 feea 	bl	800180a <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a36:	4b53      	ldr	r3, [pc, #332]	; (8007b84 <HAL_RCC_OscConfig+0x6b4>)
 8007a38:	2200      	movs	r2, #0
 8007a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a3c:	f7fa fa08 	bl	8001e50 <HAL_GetTick>
 8007a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a42:	e008      	b.n	8007a56 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a44:	f7fa fa04 	bl	8001e50 <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d901      	bls.n	8007a56 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e08d      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a56:	4b49      	ldr	r3, [pc, #292]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1f0      	bne.n	8007a44 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	69da      	ldr	r2, [r3, #28]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	431a      	orrs	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a70:	019b      	lsls	r3, r3, #6
 8007a72:	431a      	orrs	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a78:	085b      	lsrs	r3, r3, #1
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	041b      	lsls	r3, r3, #16
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a84:	061b      	lsls	r3, r3, #24
 8007a86:	431a      	orrs	r2, r3
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8c:	071b      	lsls	r3, r3, #28
 8007a8e:	493b      	ldr	r1, [pc, #236]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007a90:	4313      	orrs	r3, r2
 8007a92:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a94:	4b3b      	ldr	r3, [pc, #236]	; (8007b84 <HAL_RCC_OscConfig+0x6b4>)
 8007a96:	2201      	movs	r2, #1
 8007a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a9a:	f7fa f9d9 	bl	8001e50 <HAL_GetTick>
 8007a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007aa0:	e008      	b.n	8007ab4 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007aa2:	f7fa f9d5 	bl	8001e50 <HAL_GetTick>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	1ad3      	subs	r3, r2, r3
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d901      	bls.n	8007ab4 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e05e      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ab4:	4b31      	ldr	r3, [pc, #196]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d0f0      	beq.n	8007aa2 <HAL_RCC_OscConfig+0x5d2>
 8007ac0:	e056      	b.n	8007b70 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ac2:	4b30      	ldr	r3, [pc, #192]	; (8007b84 <HAL_RCC_OscConfig+0x6b4>)
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ac8:	f7fa f9c2 	bl	8001e50 <HAL_GetTick>
 8007acc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ace:	e008      	b.n	8007ae2 <HAL_RCC_OscConfig+0x612>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ad0:	f7fa f9be 	bl	8001e50 <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d901      	bls.n	8007ae2 <HAL_RCC_OscConfig+0x612>
          {
            return HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	e047      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ae2:	4b26      	ldr	r3, [pc, #152]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d1f0      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x600>
 8007aee:	e03f      	b.n	8007b70 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d101      	bne.n	8007afc <HAL_RCC_OscConfig+0x62c>
      {
        return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e03a      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007afc:	4b1f      	ldr	r3, [pc, #124]	; (8007b7c <HAL_RCC_OscConfig+0x6ac>)
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d030      	beq.n	8007b6c <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d129      	bne.n	8007b6c <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d122      	bne.n	8007b6c <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007b32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d119      	bne.n	8007b6c <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b42:	085b      	lsrs	r3, r3, #1
 8007b44:	3b01      	subs	r3, #1
 8007b46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d10f      	bne.n	8007b6c <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d107      	bne.n	8007b6c <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b66:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d001      	beq.n	8007b70 <HAL_RCC_OscConfig+0x6a0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e000      	b.n	8007b72 <HAL_RCC_OscConfig+0x6a2>
        }
      }
    }
  }
  return HAL_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3718      	adds	r7, #24
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	40023800 	.word	0x40023800
 8007b80:	0800a958 	.word	0x0800a958
 8007b84:	42470060 	.word	0x42470060

08007b88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e1a4      	b.n	8007ee4 <HAL_SPI_Init+0x35c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a72      	ldr	r2, [pc, #456]	; (8007d68 <HAL_SPI_Init+0x1e0>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d013      	beq.n	8007bcc <HAL_SPI_Init+0x44>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a70      	ldr	r2, [pc, #448]	; (8007d6c <HAL_SPI_Init+0x1e4>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d00e      	beq.n	8007bcc <HAL_SPI_Init+0x44>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a6f      	ldr	r2, [pc, #444]	; (8007d70 <HAL_SPI_Init+0x1e8>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d009      	beq.n	8007bcc <HAL_SPI_Init+0x44>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a6d      	ldr	r2, [pc, #436]	; (8007d74 <HAL_SPI_Init+0x1ec>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d004      	beq.n	8007bcc <HAL_SPI_Init+0x44>
 8007bc2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bc6:	486c      	ldr	r0, [pc, #432]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007bc8:	f7f9 fe1f 	bl	800180a <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d009      	beq.n	8007be8 <HAL_SPI_Init+0x60>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bdc:	d004      	beq.n	8007be8 <HAL_SPI_Init+0x60>
 8007bde:	f240 1141 	movw	r1, #321	; 0x141
 8007be2:	4865      	ldr	r0, [pc, #404]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007be4:	f7f9 fe11 	bl	800180a <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d00e      	beq.n	8007c0e <HAL_SPI_Init+0x86>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bf8:	d009      	beq.n	8007c0e <HAL_SPI_Init+0x86>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c02:	d004      	beq.n	8007c0e <HAL_SPI_Init+0x86>
 8007c04:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8007c08:	485b      	ldr	r0, [pc, #364]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007c0a:	f7f9 fdfe 	bl	800180a <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c16:	d008      	beq.n	8007c2a <HAL_SPI_Init+0xa2>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d004      	beq.n	8007c2a <HAL_SPI_Init+0xa2>
 8007c20:	f240 1143 	movw	r1, #323	; 0x143
 8007c24:	4854      	ldr	r0, [pc, #336]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007c26:	f7f9 fdf0 	bl	800180a <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	699b      	ldr	r3, [r3, #24]
 8007c2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c32:	d00d      	beq.n	8007c50 <HAL_SPI_Init+0xc8>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d009      	beq.n	8007c50 <HAL_SPI_Init+0xc8>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007c44:	d004      	beq.n	8007c50 <HAL_SPI_Init+0xc8>
 8007c46:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8007c4a:	484b      	ldr	r0, [pc, #300]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007c4c:	f7f9 fddd 	bl	800180a <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	69db      	ldr	r3, [r3, #28]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d020      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	69db      	ldr	r3, [r3, #28]
 8007c5c:	2b08      	cmp	r3, #8
 8007c5e:	d01c      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	2b10      	cmp	r3, #16
 8007c66:	d018      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	2b18      	cmp	r3, #24
 8007c6e:	d014      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	2b20      	cmp	r3, #32
 8007c76:	d010      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	2b28      	cmp	r3, #40	; 0x28
 8007c7e:	d00c      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	2b30      	cmp	r3, #48	; 0x30
 8007c86:	d008      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	69db      	ldr	r3, [r3, #28]
 8007c8c:	2b38      	cmp	r3, #56	; 0x38
 8007c8e:	d004      	beq.n	8007c9a <HAL_SPI_Init+0x112>
 8007c90:	f240 1145 	movw	r1, #325	; 0x145
 8007c94:	4838      	ldr	r0, [pc, #224]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007c96:	f7f9 fdb8 	bl	800180a <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6a1b      	ldr	r3, [r3, #32]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d008      	beq.n	8007cb4 <HAL_SPI_Init+0x12c>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	2b80      	cmp	r3, #128	; 0x80
 8007ca8:	d004      	beq.n	8007cb4 <HAL_SPI_Init+0x12c>
 8007caa:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8007cae:	4832      	ldr	r0, [pc, #200]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007cb0:	f7f9 fdab 	bl	800180a <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d008      	beq.n	8007cce <HAL_SPI_Init+0x146>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc0:	2b10      	cmp	r3, #16
 8007cc2:	d004      	beq.n	8007cce <HAL_SPI_Init+0x146>
 8007cc4:	f240 1147 	movw	r1, #327	; 0x147
 8007cc8:	482b      	ldr	r0, [pc, #172]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007cca:	f7f9 fd9e 	bl	800180a <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d152      	bne.n	8007d7c <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	691b      	ldr	r3, [r3, #16]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d008      	beq.n	8007cf0 <HAL_SPI_Init+0x168>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d004      	beq.n	8007cf0 <HAL_SPI_Init+0x168>
 8007ce6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8007cea:	4823      	ldr	r0, [pc, #140]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007cec:	f7f9 fd8d 	bl	800180a <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	695b      	ldr	r3, [r3, #20]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d008      	beq.n	8007d0a <HAL_SPI_Init+0x182>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d004      	beq.n	8007d0a <HAL_SPI_Init+0x182>
 8007d00:	f240 114b 	movw	r1, #331	; 0x14b
 8007d04:	481c      	ldr	r0, [pc, #112]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007d06:	f7f9 fd80 	bl	800180a <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d12:	d125      	bne.n	8007d60 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	69db      	ldr	r3, [r3, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d05a      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	69db      	ldr	r3, [r3, #28]
 8007d20:	2b08      	cmp	r3, #8
 8007d22:	d056      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	69db      	ldr	r3, [r3, #28]
 8007d28:	2b10      	cmp	r3, #16
 8007d2a:	d052      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	2b18      	cmp	r3, #24
 8007d32:	d04e      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	69db      	ldr	r3, [r3, #28]
 8007d38:	2b20      	cmp	r3, #32
 8007d3a:	d04a      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	2b28      	cmp	r3, #40	; 0x28
 8007d42:	d046      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	69db      	ldr	r3, [r3, #28]
 8007d48:	2b30      	cmp	r3, #48	; 0x30
 8007d4a:	d042      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	69db      	ldr	r3, [r3, #28]
 8007d50:	2b38      	cmp	r3, #56	; 0x38
 8007d52:	d03e      	beq.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d54:	f240 114f 	movw	r1, #335	; 0x14f
 8007d58:	4807      	ldr	r0, [pc, #28]	; (8007d78 <HAL_SPI_Init+0x1f0>)
 8007d5a:	f7f9 fd56 	bl	800180a <assert_failed>
 8007d5e:	e038      	b.n	8007dd2 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	61da      	str	r2, [r3, #28]
 8007d66:	e034      	b.n	8007dd2 <HAL_SPI_Init+0x24a>
 8007d68:	40013000 	.word	0x40013000
 8007d6c:	40003800 	.word	0x40003800
 8007d70:	40003c00 	.word	0x40003c00
 8007d74:	40013400 	.word	0x40013400
 8007d78:	0800a994 	.word	0x0800a994
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	69db      	ldr	r3, [r3, #28]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d020      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	2b08      	cmp	r3, #8
 8007d8a:	d01c      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	69db      	ldr	r3, [r3, #28]
 8007d90:	2b10      	cmp	r3, #16
 8007d92:	d018      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	69db      	ldr	r3, [r3, #28]
 8007d98:	2b18      	cmp	r3, #24
 8007d9a:	d014      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	69db      	ldr	r3, [r3, #28]
 8007da0:	2b20      	cmp	r3, #32
 8007da2:	d010      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	69db      	ldr	r3, [r3, #28]
 8007da8:	2b28      	cmp	r3, #40	; 0x28
 8007daa:	d00c      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	69db      	ldr	r3, [r3, #28]
 8007db0:	2b30      	cmp	r3, #48	; 0x30
 8007db2:	d008      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	69db      	ldr	r3, [r3, #28]
 8007db8:	2b38      	cmp	r3, #56	; 0x38
 8007dba:	d004      	beq.n	8007dc6 <HAL_SPI_Init+0x23e>
 8007dbc:	f240 1159 	movw	r1, #345	; 0x159
 8007dc0:	484a      	ldr	r0, [pc, #296]	; (8007eec <HAL_SPI_Init+0x364>)
 8007dc2:	f7f9 fd22 	bl	800180a <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d126      	bne.n	8007e32 <HAL_SPI_Init+0x2aa>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	4a40      	ldr	r2, [pc, #256]	; (8007ef0 <HAL_SPI_Init+0x368>)
 8007df0:	659a      	str	r2, [r3, #88]	; 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a3f      	ldr	r2, [pc, #252]	; (8007ef4 <HAL_SPI_Init+0x36c>)
 8007df6:	65da      	str	r2, [r3, #92]	; 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a3f      	ldr	r2, [pc, #252]	; (8007ef8 <HAL_SPI_Init+0x370>)
 8007dfc:	661a      	str	r2, [r3, #96]	; 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a3e      	ldr	r2, [pc, #248]	; (8007efc <HAL_SPI_Init+0x374>)
 8007e02:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a3e      	ldr	r2, [pc, #248]	; (8007f00 <HAL_SPI_Init+0x378>)
 8007e08:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a3d      	ldr	r2, [pc, #244]	; (8007f04 <HAL_SPI_Init+0x37c>)
 8007e0e:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a3d      	ldr	r2, [pc, #244]	; (8007f08 <HAL_SPI_Init+0x380>)
 8007e14:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a3c      	ldr	r2, [pc, #240]	; (8007f0c <HAL_SPI_Init+0x384>)
 8007e1a:	675a      	str	r2, [r3, #116]	; 0x74

    if (hspi->MspInitCallback == NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d102      	bne.n	8007e2a <HAL_SPI_Init+0x2a2>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a3a      	ldr	r2, [pc, #232]	; (8007f10 <HAL_SPI_Init+0x388>)
 8007e28:	679a      	str	r2, [r3, #120]	; 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2202      	movs	r2, #2
 8007e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e48:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007e5a:	431a      	orrs	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e64:	431a      	orrs	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	695b      	ldr	r3, [r3, #20]
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	699b      	ldr	r3, [r3, #24]
 8007e7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	69db      	ldr	r3, [r3, #28]
 8007e88:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e8c:	431a      	orrs	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e96:	ea42 0103 	orr.w	r1, r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	0c1b      	lsrs	r3, r3, #16
 8007eb0:	f003 0104 	and.w	r1, r3, #4
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb8:	f003 0210 	and.w	r2, r3, #16
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	430a      	orrs	r2, r1
 8007ec2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	69da      	ldr	r2, [r3, #28]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ed2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3708      	adds	r7, #8
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	0800a994 	.word	0x0800a994
 8007ef0:	08008471 	.word	0x08008471
 8007ef4:	08008485 	.word	0x08008485
 8007ef8:	08008499 	.word	0x08008499
 8007efc:	080084ad 	.word	0x080084ad
 8007f00:	080084c1 	.word	0x080084c1
 8007f04:	080084d5 	.word	0x080084d5
 8007f08:	080084e9 	.word	0x080084e9
 8007f0c:	080084fd 	.word	0x080084fd
 8007f10:	0800188d 	.word	0x0800188d

08007f14 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b08c      	sub	sp, #48	; 0x30
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007f22:	2301      	movs	r3, #1
 8007f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007f26:	2300      	movs	r3, #0
 8007f28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <HAL_SPI_TransmitReceive+0x2a>
 8007f34:	f240 417c 	movw	r1, #1148	; 0x47c
 8007f38:	4884      	ldr	r0, [pc, #528]	; (800814c <HAL_SPI_TransmitReceive+0x238>)
 8007f3a:	f7f9 fc66 	bl	800180a <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d101      	bne.n	8007f4c <HAL_SPI_TransmitReceive+0x38>
 8007f48:	2302      	movs	r3, #2
 8007f4a:	e18d      	b.n	8008268 <HAL_SPI_TransmitReceive+0x354>
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f54:	f7f9 ff7c 	bl	8001e50 <HAL_GetTick>
 8007f58:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007f6a:	887b      	ldrh	r3, [r7, #2]
 8007f6c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007f6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d00f      	beq.n	8007f96 <HAL_SPI_TransmitReceive+0x82>
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f7c:	d107      	bne.n	8007f8e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d103      	bne.n	8007f8e <HAL_SPI_TransmitReceive+0x7a>
 8007f86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	d003      	beq.n	8007f96 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8007f8e:	2302      	movs	r3, #2
 8007f90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f94:	e15e      	b.n	8008254 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <HAL_SPI_TransmitReceive+0x94>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d002      	beq.n	8007fa8 <HAL_SPI_TransmitReceive+0x94>
 8007fa2:	887b      	ldrh	r3, [r7, #2]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d103      	bne.n	8007fb0 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007fae:	e151      	b.n	8008254 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b04      	cmp	r3, #4
 8007fba:	d003      	beq.n	8007fc4 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2205      	movs	r2, #5
 8007fc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	887a      	ldrh	r2, [r7, #2]
 8007fd4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	887a      	ldrh	r2, [r7, #2]
 8007fda:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	887a      	ldrh	r2, [r7, #2]
 8007fe6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	887a      	ldrh	r2, [r7, #2]
 8007fec:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008004:	2b40      	cmp	r3, #64	; 0x40
 8008006:	d007      	beq.n	8008018 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008016:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008020:	d178      	bne.n	8008114 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d002      	beq.n	8008030 <HAL_SPI_TransmitReceive+0x11c>
 800802a:	8b7b      	ldrh	r3, [r7, #26]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d166      	bne.n	80080fe <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008034:	881a      	ldrh	r2, [r3, #0]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008040:	1c9a      	adds	r2, r3, #2
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800804a:	b29b      	uxth	r3, r3
 800804c:	3b01      	subs	r3, #1
 800804e:	b29a      	uxth	r2, r3
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008054:	e053      	b.n	80080fe <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b02      	cmp	r3, #2
 8008062:	d11b      	bne.n	800809c <HAL_SPI_TransmitReceive+0x188>
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008068:	b29b      	uxth	r3, r3
 800806a:	2b00      	cmp	r3, #0
 800806c:	d016      	beq.n	800809c <HAL_SPI_TransmitReceive+0x188>
 800806e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008070:	2b01      	cmp	r3, #1
 8008072:	d113      	bne.n	800809c <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008078:	881a      	ldrh	r2, [r3, #0]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008084:	1c9a      	adds	r2, r3, #2
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800808e:	b29b      	uxth	r3, r3
 8008090:	3b01      	subs	r3, #1
 8008092:	b29a      	uxth	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008098:	2300      	movs	r3, #0
 800809a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d119      	bne.n	80080de <HAL_SPI_TransmitReceive+0x1ca>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d014      	beq.n	80080de <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68da      	ldr	r2, [r3, #12]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080be:	b292      	uxth	r2, r2
 80080c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c6:	1c9a      	adds	r2, r3, #2
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	3b01      	subs	r3, #1
 80080d4:	b29a      	uxth	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080da:	2301      	movs	r3, #1
 80080dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80080de:	f7f9 feb7 	bl	8001e50 <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d807      	bhi.n	80080fe <HAL_SPI_TransmitReceive+0x1ea>
 80080ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f4:	d003      	beq.n	80080fe <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 80080f6:	2303      	movs	r3, #3
 80080f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80080fc:	e0aa      	b.n	8008254 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008102:	b29b      	uxth	r3, r3
 8008104:	2b00      	cmp	r3, #0
 8008106:	d1a6      	bne.n	8008056 <HAL_SPI_TransmitReceive+0x142>
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800810c:	b29b      	uxth	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1a1      	bne.n	8008056 <HAL_SPI_TransmitReceive+0x142>
 8008112:	e07f      	b.n	8008214 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d002      	beq.n	8008122 <HAL_SPI_TransmitReceive+0x20e>
 800811c:	8b7b      	ldrh	r3, [r7, #26]
 800811e:	2b01      	cmp	r3, #1
 8008120:	d16e      	bne.n	8008200 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	330c      	adds	r3, #12
 800812c:	7812      	ldrb	r2, [r2, #0]
 800812e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008134:	1c5a      	adds	r2, r3, #1
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800813e:	b29b      	uxth	r3, r3
 8008140:	3b01      	subs	r3, #1
 8008142:	b29a      	uxth	r2, r3
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008148:	e05a      	b.n	8008200 <HAL_SPI_TransmitReceive+0x2ec>
 800814a:	bf00      	nop
 800814c:	0800a994 	.word	0x0800a994
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b02      	cmp	r3, #2
 800815c:	d11c      	bne.n	8008198 <HAL_SPI_TransmitReceive+0x284>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008162:	b29b      	uxth	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	d017      	beq.n	8008198 <HAL_SPI_TransmitReceive+0x284>
 8008168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800816a:	2b01      	cmp	r3, #1
 800816c:	d114      	bne.n	8008198 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	330c      	adds	r3, #12
 8008178:	7812      	ldrb	r2, [r2, #0]
 800817a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008180:	1c5a      	adds	r2, r3, #1
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800818a:	b29b      	uxth	r3, r3
 800818c:	3b01      	subs	r3, #1
 800818e:	b29a      	uxth	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	f003 0301 	and.w	r3, r3, #1
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d119      	bne.n	80081da <HAL_SPI_TransmitReceive+0x2c6>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d014      	beq.n	80081da <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68da      	ldr	r2, [r3, #12]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ba:	b2d2      	uxtb	r2, r2
 80081bc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c2:	1c5a      	adds	r2, r3, #1
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	3b01      	subs	r3, #1
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80081d6:	2301      	movs	r3, #1
 80081d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80081da:	f7f9 fe39 	bl	8001e50 <HAL_GetTick>
 80081de:	4602      	mov	r2, r0
 80081e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d803      	bhi.n	80081f2 <HAL_SPI_TransmitReceive+0x2de>
 80081ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f0:	d102      	bne.n	80081f8 <HAL_SPI_TransmitReceive+0x2e4>
 80081f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d103      	bne.n	8008200 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 80081f8:	2303      	movs	r3, #3
 80081fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80081fe:	e029      	b.n	8008254 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008204:	b29b      	uxth	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1a2      	bne.n	8008150 <HAL_SPI_TransmitReceive+0x23c>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800820e:	b29b      	uxth	r3, r3
 8008210:	2b00      	cmp	r3, #0
 8008212:	d19d      	bne.n	8008150 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008216:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008218:	68f8      	ldr	r0, [r7, #12]
 800821a:	f000 fa17 	bl	800864c <SPI_EndRxTxTransaction>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d006      	beq.n	8008232 <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2220      	movs	r2, #32
 800822e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008230:	e010      	b.n	8008254 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d10b      	bne.n	8008252 <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800823a:	2300      	movs	r3, #0
 800823c:	617b      	str	r3, [r7, #20]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	617b      	str	r3, [r7, #20]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	617b      	str	r3, [r7, #20]
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	e000      	b.n	8008254 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8008252:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2200      	movs	r2, #0
 8008260:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008264:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008268:	4618      	mov	r0, r3
 800826a:	3730      	adds	r7, #48	; 0x30
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b088      	sub	sp, #32
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	099b      	lsrs	r3, r3, #6
 800828c:	f003 0301 	and.w	r3, r3, #1
 8008290:	2b00      	cmp	r3, #0
 8008292:	d10f      	bne.n	80082b4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00a      	beq.n	80082b4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	099b      	lsrs	r3, r3, #6
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d004      	beq.n	80082b4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	4798      	blx	r3
    return;
 80082b2:	e0d8      	b.n	8008466 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	085b      	lsrs	r3, r3, #1
 80082b8:	f003 0301 	and.w	r3, r3, #1
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00a      	beq.n	80082d6 <HAL_SPI_IRQHandler+0x66>
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	09db      	lsrs	r3, r3, #7
 80082c4:	f003 0301 	and.w	r3, r3, #1
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d004      	beq.n	80082d6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	4798      	blx	r3
    return;
 80082d4:	e0c7      	b.n	8008466 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	095b      	lsrs	r3, r3, #5
 80082da:	f003 0301 	and.w	r3, r3, #1
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d10c      	bne.n	80082fc <HAL_SPI_IRQHandler+0x8c>
 80082e2:	69bb      	ldr	r3, [r7, #24]
 80082e4:	099b      	lsrs	r3, r3, #6
 80082e6:	f003 0301 	and.w	r3, r3, #1
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d106      	bne.n	80082fc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	0a1b      	lsrs	r3, r3, #8
 80082f2:	f003 0301 	and.w	r3, r3, #1
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f000 80b5 	beq.w	8008466 <HAL_SPI_IRQHandler+0x1f6>
 80082fc:	69fb      	ldr	r3, [r7, #28]
 80082fe:	095b      	lsrs	r3, r3, #5
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 80ae 	beq.w	8008466 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	099b      	lsrs	r3, r3, #6
 800830e:	f003 0301 	and.w	r3, r3, #1
 8008312:	2b00      	cmp	r3, #0
 8008314:	d023      	beq.n	800835e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b03      	cmp	r3, #3
 8008320:	d011      	beq.n	8008346 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008326:	f043 0204 	orr.w	r2, r3, #4
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800832e:	2300      	movs	r3, #0
 8008330:	617b      	str	r3, [r7, #20]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	617b      	str	r3, [r7, #20]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	617b      	str	r3, [r7, #20]
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	e00b      	b.n	800835e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008346:	2300      	movs	r3, #0
 8008348:	613b      	str	r3, [r7, #16]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	613b      	str	r3, [r7, #16]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	613b      	str	r3, [r7, #16]
 800835a:	693b      	ldr	r3, [r7, #16]
        return;
 800835c:	e083      	b.n	8008466 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	095b      	lsrs	r3, r3, #5
 8008362:	f003 0301 	and.w	r3, r3, #1
 8008366:	2b00      	cmp	r3, #0
 8008368:	d014      	beq.n	8008394 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800836e:	f043 0201 	orr.w	r2, r3, #1
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008376:	2300      	movs	r3, #0
 8008378:	60fb      	str	r3, [r7, #12]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	60fb      	str	r3, [r7, #12]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	0a1b      	lsrs	r3, r3, #8
 8008398:	f003 0301 	and.w	r3, r3, #1
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00c      	beq.n	80083ba <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083a4:	f043 0208 	orr.w	r2, r3, #8
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80083ac:	2300      	movs	r3, #0
 80083ae:	60bb      	str	r3, [r7, #8]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	60bb      	str	r3, [r7, #8]
 80083b8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d050      	beq.n	8008464 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80083d0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	f003 0302 	and.w	r3, r3, #2
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d104      	bne.n	80083ee <HAL_SPI_IRQHandler+0x17e>
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d034      	beq.n	8008458 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f022 0203 	bic.w	r2, r2, #3
 80083fc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008402:	2b00      	cmp	r3, #0
 8008404:	d011      	beq.n	800842a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800840a:	4a18      	ldr	r2, [pc, #96]	; (800846c <HAL_SPI_IRQHandler+0x1fc>)
 800840c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008412:	4618      	mov	r0, r3
 8008414:	f7fb f916 	bl	8003644 <HAL_DMA_Abort_IT>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d005      	beq.n	800842a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008422:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800842e:	2b00      	cmp	r3, #0
 8008430:	d017      	beq.n	8008462 <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008436:	4a0d      	ldr	r2, [pc, #52]	; (800846c <HAL_SPI_IRQHandler+0x1fc>)
 8008438:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800843e:	4618      	mov	r0, r3
 8008440:	f7fb f900 	bl	8003644 <HAL_DMA_Abort_IT>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00b      	beq.n	8008462 <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800844e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008456:	e004      	b.n	8008462 <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008460:	e000      	b.n	8008464 <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 8008462:	bf00      	nop
    return;
 8008464:	bf00      	nop
  }
}
 8008466:	3720      	adds	r7, #32
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	08008511 	.word	0x08008511

08008470 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008478:	bf00      	nop
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800851c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800852e:	68f8      	ldr	r0, [r7, #12]
 8008530:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008532:	bf00      	nop
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
	...

0800853c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b088      	sub	sp, #32
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	603b      	str	r3, [r7, #0]
 8008548:	4613      	mov	r3, r2
 800854a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800854c:	f7f9 fc80 	bl	8001e50 <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008554:	1a9b      	subs	r3, r3, r2
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	4413      	add	r3, r2
 800855a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800855c:	f7f9 fc78 	bl	8001e50 <HAL_GetTick>
 8008560:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008562:	4b39      	ldr	r3, [pc, #228]	; (8008648 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	015b      	lsls	r3, r3, #5
 8008568:	0d1b      	lsrs	r3, r3, #20
 800856a:	69fa      	ldr	r2, [r7, #28]
 800856c:	fb02 f303 	mul.w	r3, r2, r3
 8008570:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008572:	e054      	b.n	800861e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857a:	d050      	beq.n	800861e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800857c:	f7f9 fc68 	bl	8001e50 <HAL_GetTick>
 8008580:	4602      	mov	r2, r0
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	69fa      	ldr	r2, [r7, #28]
 8008588:	429a      	cmp	r2, r3
 800858a:	d902      	bls.n	8008592 <SPI_WaitFlagStateUntilTimeout+0x56>
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d13d      	bne.n	800860e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085aa:	d111      	bne.n	80085d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085b4:	d004      	beq.n	80085c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085be:	d107      	bne.n	80085d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085d8:	d10f      	bne.n	80085fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e017      	b.n	800863e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d101      	bne.n	8008618 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008614:	2300      	movs	r3, #0
 8008616:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	3b01      	subs	r3, #1
 800861c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	689a      	ldr	r2, [r3, #8]
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	4013      	ands	r3, r2
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	429a      	cmp	r2, r3
 800862c:	bf0c      	ite	eq
 800862e:	2301      	moveq	r3, #1
 8008630:	2300      	movne	r3, #0
 8008632:	b2db      	uxtb	r3, r3
 8008634:	461a      	mov	r2, r3
 8008636:	79fb      	ldrb	r3, [r7, #7]
 8008638:	429a      	cmp	r2, r3
 800863a:	d19b      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3720      	adds	r7, #32
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	20000000 	.word	0x20000000

0800864c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b088      	sub	sp, #32
 8008650:	af02      	add	r7, sp, #8
 8008652:	60f8      	str	r0, [r7, #12]
 8008654:	60b9      	str	r1, [r7, #8]
 8008656:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008658:	4b1b      	ldr	r3, [pc, #108]	; (80086c8 <SPI_EndRxTxTransaction+0x7c>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a1b      	ldr	r2, [pc, #108]	; (80086cc <SPI_EndRxTxTransaction+0x80>)
 800865e:	fba2 2303 	umull	r2, r3, r2, r3
 8008662:	0d5b      	lsrs	r3, r3, #21
 8008664:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008668:	fb02 f303 	mul.w	r3, r2, r3
 800866c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008676:	d112      	bne.n	800869e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	2200      	movs	r2, #0
 8008680:	2180      	movs	r1, #128	; 0x80
 8008682:	68f8      	ldr	r0, [r7, #12]
 8008684:	f7ff ff5a 	bl	800853c <SPI_WaitFlagStateUntilTimeout>
 8008688:	4603      	mov	r3, r0
 800868a:	2b00      	cmp	r3, #0
 800868c:	d016      	beq.n	80086bc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008692:	f043 0220 	orr.w	r2, r3, #32
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800869a:	2303      	movs	r3, #3
 800869c:	e00f      	b.n	80086be <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d00a      	beq.n	80086ba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	3b01      	subs	r3, #1
 80086a8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086b4:	2b80      	cmp	r3, #128	; 0x80
 80086b6:	d0f2      	beq.n	800869e <SPI_EndRxTxTransaction+0x52>
 80086b8:	e000      	b.n	80086bc <SPI_EndRxTxTransaction+0x70>
        break;
 80086ba:	bf00      	nop
  }

  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3718      	adds	r7, #24
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	20000000 	.word	0x20000000
 80086cc:	165e9f81 	.word	0x165e9f81

080086d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d101      	bne.n	80086e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e0c5      	b.n	800886e <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a64      	ldr	r2, [pc, #400]	; (8008878 <HAL_TIM_Base_Init+0x1a8>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d045      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086f4:	d040      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a60      	ldr	r2, [pc, #384]	; (800887c <HAL_TIM_Base_Init+0x1ac>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d03b      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a5e      	ldr	r2, [pc, #376]	; (8008880 <HAL_TIM_Base_Init+0x1b0>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d036      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a5d      	ldr	r2, [pc, #372]	; (8008884 <HAL_TIM_Base_Init+0x1b4>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d031      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a5b      	ldr	r2, [pc, #364]	; (8008888 <HAL_TIM_Base_Init+0x1b8>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d02c      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a5a      	ldr	r2, [pc, #360]	; (800888c <HAL_TIM_Base_Init+0x1bc>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d027      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a58      	ldr	r2, [pc, #352]	; (8008890 <HAL_TIM_Base_Init+0x1c0>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d022      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a57      	ldr	r2, [pc, #348]	; (8008894 <HAL_TIM_Base_Init+0x1c4>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d01d      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a55      	ldr	r2, [pc, #340]	; (8008898 <HAL_TIM_Base_Init+0x1c8>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d018      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a54      	ldr	r2, [pc, #336]	; (800889c <HAL_TIM_Base_Init+0x1cc>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d013      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a52      	ldr	r2, [pc, #328]	; (80088a0 <HAL_TIM_Base_Init+0x1d0>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d00e      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a51      	ldr	r2, [pc, #324]	; (80088a4 <HAL_TIM_Base_Init+0x1d4>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d009      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a4f      	ldr	r2, [pc, #316]	; (80088a8 <HAL_TIM_Base_Init+0x1d8>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d004      	beq.n	8008778 <HAL_TIM_Base_Init+0xa8>
 800876e:	f240 1113 	movw	r1, #275	; 0x113
 8008772:	484e      	ldr	r0, [pc, #312]	; (80088ac <HAL_TIM_Base_Init+0x1dc>)
 8008774:	f7f9 f849 	bl	800180a <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d014      	beq.n	80087aa <HAL_TIM_Base_Init+0xda>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	2b10      	cmp	r3, #16
 8008786:	d010      	beq.n	80087aa <HAL_TIM_Base_Init+0xda>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	2b20      	cmp	r3, #32
 800878e:	d00c      	beq.n	80087aa <HAL_TIM_Base_Init+0xda>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	2b40      	cmp	r3, #64	; 0x40
 8008796:	d008      	beq.n	80087aa <HAL_TIM_Base_Init+0xda>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	2b60      	cmp	r3, #96	; 0x60
 800879e:	d004      	beq.n	80087aa <HAL_TIM_Base_Init+0xda>
 80087a0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80087a4:	4841      	ldr	r0, [pc, #260]	; (80088ac <HAL_TIM_Base_Init+0x1dc>)
 80087a6:	f7f9 f830 	bl	800180a <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00e      	beq.n	80087d0 <HAL_TIM_Base_Init+0x100>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087ba:	d009      	beq.n	80087d0 <HAL_TIM_Base_Init+0x100>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087c4:	d004      	beq.n	80087d0 <HAL_TIM_Base_Init+0x100>
 80087c6:	f240 1115 	movw	r1, #277	; 0x115
 80087ca:	4838      	ldr	r0, [pc, #224]	; (80088ac <HAL_TIM_Base_Init+0x1dc>)
 80087cc:	f7f9 f81d 	bl	800180a <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	699b      	ldr	r3, [r3, #24]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d008      	beq.n	80087ea <HAL_TIM_Base_Init+0x11a>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	699b      	ldr	r3, [r3, #24]
 80087dc:	2b80      	cmp	r3, #128	; 0x80
 80087de:	d004      	beq.n	80087ea <HAL_TIM_Base_Init+0x11a>
 80087e0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80087e4:	4831      	ldr	r0, [pc, #196]	; (80088ac <HAL_TIM_Base_Init+0x1dc>)
 80087e6:	f7f9 f810 	bl	800180a <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d106      	bne.n	8008804 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f856 	bl	80088b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2202      	movs	r2, #2
 8008808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	3304      	adds	r3, #4
 8008814:	4619      	mov	r1, r3
 8008816:	4610      	mov	r0, r2
 8008818:	f000 fa4a 	bl	8008cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2201      	movs	r2, #1
 8008858:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800886c:	2300      	movs	r3, #0
}
 800886e:	4618      	mov	r0, r3
 8008870:	3708      	adds	r7, #8
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	40010000 	.word	0x40010000
 800887c:	40000400 	.word	0x40000400
 8008880:	40000800 	.word	0x40000800
 8008884:	40000c00 	.word	0x40000c00
 8008888:	40001000 	.word	0x40001000
 800888c:	40001400 	.word	0x40001400
 8008890:	40010400 	.word	0x40010400
 8008894:	40014000 	.word	0x40014000
 8008898:	40014400 	.word	0x40014400
 800889c:	40014800 	.word	0x40014800
 80088a0:	40001800 	.word	0x40001800
 80088a4:	40001c00 	.word	0x40001c00
 80088a8:	40002000 	.word	0x40002000
 80088ac:	0800a9cc 	.word	0x0800a9cc

080088b0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80088b8:	bf00      	nop
 80088ba:	370c      	adds	r7, #12
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a51      	ldr	r2, [pc, #324]	; (8008a18 <HAL_TIM_Base_Start_IT+0x154>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d045      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088de:	d040      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a4d      	ldr	r2, [pc, #308]	; (8008a1c <HAL_TIM_Base_Start_IT+0x158>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d03b      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a4c      	ldr	r2, [pc, #304]	; (8008a20 <HAL_TIM_Base_Start_IT+0x15c>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d036      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a4a      	ldr	r2, [pc, #296]	; (8008a24 <HAL_TIM_Base_Start_IT+0x160>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d031      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a49      	ldr	r2, [pc, #292]	; (8008a28 <HAL_TIM_Base_Start_IT+0x164>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d02c      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a47      	ldr	r2, [pc, #284]	; (8008a2c <HAL_TIM_Base_Start_IT+0x168>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d027      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a46      	ldr	r2, [pc, #280]	; (8008a30 <HAL_TIM_Base_Start_IT+0x16c>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d022      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a44      	ldr	r2, [pc, #272]	; (8008a34 <HAL_TIM_Base_Start_IT+0x170>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d01d      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a43      	ldr	r2, [pc, #268]	; (8008a38 <HAL_TIM_Base_Start_IT+0x174>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d018      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a41      	ldr	r2, [pc, #260]	; (8008a3c <HAL_TIM_Base_Start_IT+0x178>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d013      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a40      	ldr	r2, [pc, #256]	; (8008a40 <HAL_TIM_Base_Start_IT+0x17c>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d00e      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a3e      	ldr	r2, [pc, #248]	; (8008a44 <HAL_TIM_Base_Start_IT+0x180>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d009      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a3d      	ldr	r2, [pc, #244]	; (8008a48 <HAL_TIM_Base_Start_IT+0x184>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d004      	beq.n	8008962 <HAL_TIM_Base_Start_IT+0x9e>
 8008958:	f240 11cf 	movw	r1, #463	; 0x1cf
 800895c:	483b      	ldr	r0, [pc, #236]	; (8008a4c <HAL_TIM_Base_Start_IT+0x188>)
 800895e:	f7f8 ff54 	bl	800180a <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008968:	b2db      	uxtb	r3, r3
 800896a:	2b01      	cmp	r3, #1
 800896c:	d001      	beq.n	8008972 <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	e04e      	b.n	8008a10 <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2202      	movs	r2, #2
 8008976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68da      	ldr	r2, [r3, #12]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f042 0201 	orr.w	r2, r2, #1
 8008988:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a22      	ldr	r2, [pc, #136]	; (8008a18 <HAL_TIM_Base_Start_IT+0x154>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d022      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899c:	d01d      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a1e      	ldr	r2, [pc, #120]	; (8008a1c <HAL_TIM_Base_Start_IT+0x158>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d018      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a1c      	ldr	r2, [pc, #112]	; (8008a20 <HAL_TIM_Base_Start_IT+0x15c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d013      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a1b      	ldr	r2, [pc, #108]	; (8008a24 <HAL_TIM_Base_Start_IT+0x160>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d00e      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a1b      	ldr	r2, [pc, #108]	; (8008a30 <HAL_TIM_Base_Start_IT+0x16c>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d009      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a1a      	ldr	r2, [pc, #104]	; (8008a34 <HAL_TIM_Base_Start_IT+0x170>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d004      	beq.n	80089da <HAL_TIM_Base_Start_IT+0x116>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a1a      	ldr	r2, [pc, #104]	; (8008a40 <HAL_TIM_Base_Start_IT+0x17c>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d111      	bne.n	80089fe <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	f003 0307 	and.w	r3, r3, #7
 80089e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2b06      	cmp	r3, #6
 80089ea:	d010      	beq.n	8008a0e <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f042 0201 	orr.w	r2, r2, #1
 80089fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089fc:	e007      	b.n	8008a0e <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f042 0201 	orr.w	r2, r2, #1
 8008a0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a0e:	2300      	movs	r3, #0
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	40010000 	.word	0x40010000
 8008a1c:	40000400 	.word	0x40000400
 8008a20:	40000800 	.word	0x40000800
 8008a24:	40000c00 	.word	0x40000c00
 8008a28:	40001000 	.word	0x40001000
 8008a2c:	40001400 	.word	0x40001400
 8008a30:	40010400 	.word	0x40010400
 8008a34:	40014000 	.word	0x40014000
 8008a38:	40014400 	.word	0x40014400
 8008a3c:	40014800 	.word	0x40014800
 8008a40:	40001800 	.word	0x40001800
 8008a44:	40001c00 	.word	0x40001c00
 8008a48:	40002000 	.word	0x40002000
 8008a4c:	0800a9cc 	.word	0x0800a9cc

08008a50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	f003 0302 	and.w	r3, r3, #2
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	d122      	bne.n	8008aac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	f003 0302 	and.w	r3, r3, #2
 8008a70:	2b02      	cmp	r3, #2
 8008a72:	d11b      	bne.n	8008aac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f06f 0202 	mvn.w	r2, #2
 8008a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2201      	movs	r2, #1
 8008a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	699b      	ldr	r3, [r3, #24]
 8008a8a:	f003 0303 	and.w	r3, r3, #3
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d003      	beq.n	8008a9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 f8ee 	bl	8008c74 <HAL_TIM_IC_CaptureCallback>
 8008a98:	e005      	b.n	8008aa6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f8e0 	bl	8008c60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f000 f8f1 	bl	8008c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	f003 0304 	and.w	r3, r3, #4
 8008ab6:	2b04      	cmp	r3, #4
 8008ab8:	d122      	bne.n	8008b00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	f003 0304 	and.w	r3, r3, #4
 8008ac4:	2b04      	cmp	r3, #4
 8008ac6:	d11b      	bne.n	8008b00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f06f 0204 	mvn.w	r2, #4
 8008ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2202      	movs	r2, #2
 8008ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	699b      	ldr	r3, [r3, #24]
 8008ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d003      	beq.n	8008aee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f8c4 	bl	8008c74 <HAL_TIM_IC_CaptureCallback>
 8008aec:	e005      	b.n	8008afa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 f8b6 	bl	8008c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 f8c7 	bl	8008c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	f003 0308 	and.w	r3, r3, #8
 8008b0a:	2b08      	cmp	r3, #8
 8008b0c:	d122      	bne.n	8008b54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	f003 0308 	and.w	r3, r3, #8
 8008b18:	2b08      	cmp	r3, #8
 8008b1a:	d11b      	bne.n	8008b54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f06f 0208 	mvn.w	r2, #8
 8008b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2204      	movs	r2, #4
 8008b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	69db      	ldr	r3, [r3, #28]
 8008b32:	f003 0303 	and.w	r3, r3, #3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d003      	beq.n	8008b42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f89a 	bl	8008c74 <HAL_TIM_IC_CaptureCallback>
 8008b40:	e005      	b.n	8008b4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f88c 	bl	8008c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f89d 	bl	8008c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	f003 0310 	and.w	r3, r3, #16
 8008b5e:	2b10      	cmp	r3, #16
 8008b60:	d122      	bne.n	8008ba8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	f003 0310 	and.w	r3, r3, #16
 8008b6c:	2b10      	cmp	r3, #16
 8008b6e:	d11b      	bne.n	8008ba8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f06f 0210 	mvn.w	r2, #16
 8008b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2208      	movs	r2, #8
 8008b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	69db      	ldr	r3, [r3, #28]
 8008b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d003      	beq.n	8008b96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 f870 	bl	8008c74 <HAL_TIM_IC_CaptureCallback>
 8008b94:	e005      	b.n	8008ba2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 f862 	bl	8008c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 f873 	bl	8008c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	f003 0301 	and.w	r3, r3, #1
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d10e      	bne.n	8008bd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d107      	bne.n	8008bd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f06f 0201 	mvn.w	r2, #1
 8008bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f7f8 fe04 	bl	80017dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	691b      	ldr	r3, [r3, #16]
 8008bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bde:	2b80      	cmp	r3, #128	; 0x80
 8008be0:	d10e      	bne.n	8008c00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bec:	2b80      	cmp	r3, #128	; 0x80
 8008bee:	d107      	bne.n	8008c00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f000 f902 	bl	8008e04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c0a:	2b40      	cmp	r3, #64	; 0x40
 8008c0c:	d10e      	bne.n	8008c2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c18:	2b40      	cmp	r3, #64	; 0x40
 8008c1a:	d107      	bne.n	8008c2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 f838 	bl	8008c9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	691b      	ldr	r3, [r3, #16]
 8008c32:	f003 0320 	and.w	r3, r3, #32
 8008c36:	2b20      	cmp	r3, #32
 8008c38:	d10e      	bne.n	8008c58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	f003 0320 	and.w	r3, r3, #32
 8008c44:	2b20      	cmp	r3, #32
 8008c46:	d107      	bne.n	8008c58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f06f 0220 	mvn.w	r2, #32
 8008c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f8cc 	bl	8008df0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c58:	bf00      	nop
 8008c5a:	3708      	adds	r7, #8
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c68:	bf00      	nop
 8008c6a:	370c      	adds	r7, #12
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c90:	bf00      	nop
 8008c92:	370c      	adds	r7, #12
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr

08008c9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	4a40      	ldr	r2, [pc, #256]	; (8008dc4 <TIM_Base_SetConfig+0x114>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d013      	beq.n	8008cf0 <TIM_Base_SetConfig+0x40>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cce:	d00f      	beq.n	8008cf0 <TIM_Base_SetConfig+0x40>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a3d      	ldr	r2, [pc, #244]	; (8008dc8 <TIM_Base_SetConfig+0x118>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d00b      	beq.n	8008cf0 <TIM_Base_SetConfig+0x40>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a3c      	ldr	r2, [pc, #240]	; (8008dcc <TIM_Base_SetConfig+0x11c>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d007      	beq.n	8008cf0 <TIM_Base_SetConfig+0x40>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a3b      	ldr	r2, [pc, #236]	; (8008dd0 <TIM_Base_SetConfig+0x120>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d003      	beq.n	8008cf0 <TIM_Base_SetConfig+0x40>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a3a      	ldr	r2, [pc, #232]	; (8008dd4 <TIM_Base_SetConfig+0x124>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d108      	bne.n	8008d02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	68fa      	ldr	r2, [r7, #12]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a2f      	ldr	r2, [pc, #188]	; (8008dc4 <TIM_Base_SetConfig+0x114>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d02b      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d10:	d027      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	4a2c      	ldr	r2, [pc, #176]	; (8008dc8 <TIM_Base_SetConfig+0x118>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d023      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a2b      	ldr	r2, [pc, #172]	; (8008dcc <TIM_Base_SetConfig+0x11c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d01f      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a2a      	ldr	r2, [pc, #168]	; (8008dd0 <TIM_Base_SetConfig+0x120>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d01b      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a29      	ldr	r2, [pc, #164]	; (8008dd4 <TIM_Base_SetConfig+0x124>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d017      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a28      	ldr	r2, [pc, #160]	; (8008dd8 <TIM_Base_SetConfig+0x128>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d013      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a27      	ldr	r2, [pc, #156]	; (8008ddc <TIM_Base_SetConfig+0x12c>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d00f      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a26      	ldr	r2, [pc, #152]	; (8008de0 <TIM_Base_SetConfig+0x130>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d00b      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a25      	ldr	r2, [pc, #148]	; (8008de4 <TIM_Base_SetConfig+0x134>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d007      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a24      	ldr	r2, [pc, #144]	; (8008de8 <TIM_Base_SetConfig+0x138>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d003      	beq.n	8008d62 <TIM_Base_SetConfig+0xb2>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a23      	ldr	r2, [pc, #140]	; (8008dec <TIM_Base_SetConfig+0x13c>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d108      	bne.n	8008d74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	68fa      	ldr	r2, [r7, #12]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	689a      	ldr	r2, [r3, #8]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a0a      	ldr	r2, [pc, #40]	; (8008dc4 <TIM_Base_SetConfig+0x114>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d003      	beq.n	8008da8 <TIM_Base_SetConfig+0xf8>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4a0c      	ldr	r2, [pc, #48]	; (8008dd4 <TIM_Base_SetConfig+0x124>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d103      	bne.n	8008db0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	691a      	ldr	r2, [r3, #16]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	615a      	str	r2, [r3, #20]
}
 8008db6:	bf00      	nop
 8008db8:	3714      	adds	r7, #20
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	40010000 	.word	0x40010000
 8008dc8:	40000400 	.word	0x40000400
 8008dcc:	40000800 	.word	0x40000800
 8008dd0:	40000c00 	.word	0x40000c00
 8008dd4:	40010400 	.word	0x40010400
 8008dd8:	40014000 	.word	0x40014000
 8008ddc:	40014400 	.word	0x40014400
 8008de0:	40014800 	.word	0x40014800
 8008de4:	40001800 	.word	0x40001800
 8008de8:	40001c00 	.word	0x40001c00
 8008dec:	40002000 	.word	0x40002000

08008df0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <HAL_WWDG_IRQHandler>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  /* Check if Early Wakeup Interrupt is enable */
  if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e2e:	d10e      	bne.n	8008e4e <HAL_WWDG_IRQHandler+0x36>
  {
    /* Check if WWDG Early Wakeup Interrupt occurred */
    if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f003 0301 	and.w	r3, r3, #1
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d107      	bne.n	8008e4e <HAL_WWDG_IRQHandler+0x36>
    {
      /* Clear the WWDG Early Wakeup flag */
      __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f06f 0201 	mvn.w	r2, #1
 8008e46:	609a      	str	r2, [r3, #8]
#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
      /* Early Wakeup registered callback */
      hwwdg->EwiCallback(hwwdg);
#else
      /* Early Wakeup callback */
      HAL_WWDG_EarlyWakeupCallback(hwwdg);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f804 	bl	8008e56 <HAL_WWDG_EarlyWakeupCallback>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
    }
  }
}
 8008e4e:	bf00      	nop
 8008e50:	3708      	adds	r7, #8
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <HAL_WWDG_EarlyWakeupCallback>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
__weak void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg)
{
 8008e56:	b480      	push	{r7}
 8008e58:	b083      	sub	sp, #12
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
  UNUSED(hwwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_WWDG_EarlyWakeupCallback could be implemented in the user file
   */
}
 8008e5e:	bf00      	nop
 8008e60:	370c      	adds	r7, #12
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	b085      	sub	sp, #20
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	4603      	mov	r3, r0
 8008e72:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008e74:	2300      	movs	r3, #0
 8008e76:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008e78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e7c:	2b84      	cmp	r3, #132	; 0x84
 8008e7e:	d005      	beq.n	8008e8c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008e80:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	4413      	add	r3, r2
 8008e88:	3303      	adds	r3, #3
 8008e8a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3714      	adds	r7, #20
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr

08008e9a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008e9e:	f000 fbd7 	bl	8009650 <vTaskStartScheduler>
  
  return osOK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eaa:	b089      	sub	sp, #36	; 0x24
 8008eac:	af04      	add	r7, sp, #16
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d020      	beq.n	8008efc <osThreadCreate+0x54>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d01c      	beq.n	8008efc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	685c      	ldr	r4, [r3, #4]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681d      	ldr	r5, [r3, #0]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	691e      	ldr	r6, [r3, #16]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f7ff ffc8 	bl	8008e6a <makeFreeRtosPriority>
 8008eda:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	695b      	ldr	r3, [r3, #20]
 8008ee0:	687a      	ldr	r2, [r7, #4]
 8008ee2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ee4:	9202      	str	r2, [sp, #8]
 8008ee6:	9301      	str	r3, [sp, #4]
 8008ee8:	9100      	str	r1, [sp, #0]
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	4632      	mov	r2, r6
 8008eee:	4629      	mov	r1, r5
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 fa02 	bl	80092fa <xTaskCreateStatic>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	60fb      	str	r3, [r7, #12]
 8008efa:	e01c      	b.n	8008f36 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	685c      	ldr	r4, [r3, #4]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008f08:	b29e      	uxth	r6, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7ff ffaa 	bl	8008e6a <makeFreeRtosPriority>
 8008f16:	4602      	mov	r2, r0
 8008f18:	f107 030c 	add.w	r3, r7, #12
 8008f1c:	9301      	str	r3, [sp, #4]
 8008f1e:	9200      	str	r2, [sp, #0]
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	4632      	mov	r2, r6
 8008f24:	4629      	mov	r1, r5
 8008f26:	4620      	mov	r0, r4
 8008f28:	f000 fa44 	bl	80093b4 <xTaskCreate>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d001      	beq.n	8008f36 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008f32:	2300      	movs	r3, #0
 8008f34:	e000      	b.n	8008f38 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008f36:	68fb      	ldr	r3, [r7, #12]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3714      	adds	r7, #20
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f40 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008f40:	b590      	push	{r4, r7, lr}
 8008f42:	b085      	sub	sp, #20
 8008f44:	af02      	add	r7, sp, #8
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d011      	beq.n	8008f76 <osMessageCreate+0x36>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	68db      	ldr	r3, [r3, #12]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d00d      	beq.n	8008f76 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6859      	ldr	r1, [r3, #4]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	689a      	ldr	r2, [r3, #8]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	2400      	movs	r4, #0
 8008f6c:	9400      	str	r4, [sp, #0]
 8008f6e:	f000 f8f3 	bl	8009158 <xQueueGenericCreateStatic>
 8008f72:	4603      	mov	r3, r0
 8008f74:	e008      	b.n	8008f88 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6818      	ldr	r0, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	4619      	mov	r1, r3
 8008f82:	f000 f961 	bl	8009248 <xQueueGenericCreate>
 8008f86:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd90      	pop	{r4, r7, pc}

08008f90 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f103 0208 	add.w	r2, r3, #8
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8008fa8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f103 0208 	add.w	r2, r3, #8
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f103 0208 	add.w	r2, r3, #8
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008fde:	bf00      	nop
 8008fe0:	370c      	adds	r7, #12
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr

08008fea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008fea:	b480      	push	{r7}
 8008fec:	b085      	sub	sp, #20
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
 8008ff2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	68fa      	ldr	r2, [r7, #12]
 8008ffe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	689a      	ldr	r2, [r3, #8]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	683a      	ldr	r2, [r7, #0]
 800900e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	1c5a      	adds	r2, r3, #1
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	601a      	str	r2, [r3, #0]
}
 8009026:	bf00      	nop
 8009028:	3714      	adds	r7, #20
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr

08009032 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009032:	b480      	push	{r7}
 8009034:	b085      	sub	sp, #20
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	691b      	ldr	r3, [r3, #16]
 800903e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	6892      	ldr	r2, [r2, #8]
 8009048:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	6852      	ldr	r2, [r2, #4]
 8009052:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	429a      	cmp	r2, r3
 800905c:	d103      	bne.n	8009066 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	689a      	ldr	r2, [r3, #8]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	1e5a      	subs	r2, r3, #1
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
}
 800907a:	4618      	mov	r0, r3
 800907c:	3714      	adds	r7, #20
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr
	...

08009088 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10a      	bne.n	80090b2 <xQueueGenericReset+0x2a>
	__asm volatile
 800909c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	60bb      	str	r3, [r7, #8]
}
 80090ae:	bf00      	nop
 80090b0:	e7fe      	b.n	80090b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80090b2:	f000 ff77 	bl	8009fa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090be:	68f9      	ldr	r1, [r7, #12]
 80090c0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80090c2:	fb01 f303 	mul.w	r3, r1, r3
 80090c6:	441a      	add	r2, r3
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2200      	movs	r2, #0
 80090d0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090e2:	3b01      	subs	r3, #1
 80090e4:	68f9      	ldr	r1, [r7, #12]
 80090e6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80090e8:	fb01 f303 	mul.w	r3, r1, r3
 80090ec:	441a      	add	r2, r3
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	22ff      	movs	r2, #255	; 0xff
 80090f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	22ff      	movs	r2, #255	; 0xff
 80090fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d114      	bne.n	8009132 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	691b      	ldr	r3, [r3, #16]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d01a      	beq.n	8009146 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	3310      	adds	r3, #16
 8009114:	4618      	mov	r0, r3
 8009116:	f000 fcd9 	bl	8009acc <xTaskRemoveFromEventList>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d012      	beq.n	8009146 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009120:	4b0c      	ldr	r3, [pc, #48]	; (8009154 <xQueueGenericReset+0xcc>)
 8009122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009126:	601a      	str	r2, [r3, #0]
 8009128:	f3bf 8f4f 	dsb	sy
 800912c:	f3bf 8f6f 	isb	sy
 8009130:	e009      	b.n	8009146 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	3310      	adds	r3, #16
 8009136:	4618      	mov	r0, r3
 8009138:	f7ff ff2a 	bl	8008f90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	3324      	adds	r3, #36	; 0x24
 8009140:	4618      	mov	r0, r3
 8009142:	f7ff ff25 	bl	8008f90 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009146:	f000 ff5d 	bl	800a004 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800914a:	2301      	movs	r3, #1
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	e000ed04 	.word	0xe000ed04

08009158 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009158:	b580      	push	{r7, lr}
 800915a:	b08e      	sub	sp, #56	; 0x38
 800915c:	af02      	add	r7, sp, #8
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	607a      	str	r2, [r7, #4]
 8009164:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d10a      	bne.n	8009182 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800916c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009170:	f383 8811 	msr	BASEPRI, r3
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	f3bf 8f4f 	dsb	sy
 800917c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800917e:	bf00      	nop
 8009180:	e7fe      	b.n	8009180 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d10a      	bne.n	800919e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	627b      	str	r3, [r7, #36]	; 0x24
}
 800919a:	bf00      	nop
 800919c:	e7fe      	b.n	800919c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d002      	beq.n	80091aa <xQueueGenericCreateStatic+0x52>
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d001      	beq.n	80091ae <xQueueGenericCreateStatic+0x56>
 80091aa:	2301      	movs	r3, #1
 80091ac:	e000      	b.n	80091b0 <xQueueGenericCreateStatic+0x58>
 80091ae:	2300      	movs	r3, #0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10a      	bne.n	80091ca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80091b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b8:	f383 8811 	msr	BASEPRI, r3
 80091bc:	f3bf 8f6f 	isb	sy
 80091c0:	f3bf 8f4f 	dsb	sy
 80091c4:	623b      	str	r3, [r7, #32]
}
 80091c6:	bf00      	nop
 80091c8:	e7fe      	b.n	80091c8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d102      	bne.n	80091d6 <xQueueGenericCreateStatic+0x7e>
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d101      	bne.n	80091da <xQueueGenericCreateStatic+0x82>
 80091d6:	2301      	movs	r3, #1
 80091d8:	e000      	b.n	80091dc <xQueueGenericCreateStatic+0x84>
 80091da:	2300      	movs	r3, #0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d10a      	bne.n	80091f6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80091e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e4:	f383 8811 	msr	BASEPRI, r3
 80091e8:	f3bf 8f6f 	isb	sy
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	61fb      	str	r3, [r7, #28]
}
 80091f2:	bf00      	nop
 80091f4:	e7fe      	b.n	80091f4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80091f6:	2348      	movs	r3, #72	; 0x48
 80091f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	2b48      	cmp	r3, #72	; 0x48
 80091fe:	d00a      	beq.n	8009216 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	61bb      	str	r3, [r7, #24]
}
 8009212:	bf00      	nop
 8009214:	e7fe      	b.n	8009214 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009216:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800921c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00d      	beq.n	800923e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009224:	2201      	movs	r2, #1
 8009226:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800922a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800922e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009230:	9300      	str	r3, [sp, #0]
 8009232:	4613      	mov	r3, r2
 8009234:	687a      	ldr	r2, [r7, #4]
 8009236:	68b9      	ldr	r1, [r7, #8]
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f000 f83f 	bl	80092bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800923e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009240:	4618      	mov	r0, r3
 8009242:	3730      	adds	r7, #48	; 0x30
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009248:	b580      	push	{r7, lr}
 800924a:	b08a      	sub	sp, #40	; 0x28
 800924c:	af02      	add	r7, sp, #8
 800924e:	60f8      	str	r0, [r7, #12]
 8009250:	60b9      	str	r1, [r7, #8]
 8009252:	4613      	mov	r3, r2
 8009254:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d10a      	bne.n	8009272 <xQueueGenericCreate+0x2a>
	__asm volatile
 800925c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009260:	f383 8811 	msr	BASEPRI, r3
 8009264:	f3bf 8f6f 	isb	sy
 8009268:	f3bf 8f4f 	dsb	sy
 800926c:	613b      	str	r3, [r7, #16]
}
 800926e:	bf00      	nop
 8009270:	e7fe      	b.n	8009270 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	68ba      	ldr	r2, [r7, #8]
 8009276:	fb02 f303 	mul.w	r3, r2, r3
 800927a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800927c:	69fb      	ldr	r3, [r7, #28]
 800927e:	3348      	adds	r3, #72	; 0x48
 8009280:	4618      	mov	r0, r3
 8009282:	f000 ff71 	bl	800a168 <pvPortMalloc>
 8009286:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009288:	69bb      	ldr	r3, [r7, #24]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d011      	beq.n	80092b2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	3348      	adds	r3, #72	; 0x48
 8009296:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	2200      	movs	r2, #0
 800929c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80092a0:	79fa      	ldrb	r2, [r7, #7]
 80092a2:	69bb      	ldr	r3, [r7, #24]
 80092a4:	9300      	str	r3, [sp, #0]
 80092a6:	4613      	mov	r3, r2
 80092a8:	697a      	ldr	r2, [r7, #20]
 80092aa:	68b9      	ldr	r1, [r7, #8]
 80092ac:	68f8      	ldr	r0, [r7, #12]
 80092ae:	f000 f805 	bl	80092bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80092b2:	69bb      	ldr	r3, [r7, #24]
	}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3720      	adds	r7, #32
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	607a      	str	r2, [r7, #4]
 80092c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d103      	bne.n	80092d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	69ba      	ldr	r2, [r7, #24]
 80092d4:	601a      	str	r2, [r3, #0]
 80092d6:	e002      	b.n	80092de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	68fa      	ldr	r2, [r7, #12]
 80092e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	68ba      	ldr	r2, [r7, #8]
 80092e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80092ea:	2101      	movs	r1, #1
 80092ec:	69b8      	ldr	r0, [r7, #24]
 80092ee:	f7ff fecb 	bl	8009088 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80092f2:	bf00      	nop
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b08e      	sub	sp, #56	; 0x38
 80092fe:	af04      	add	r7, sp, #16
 8009300:	60f8      	str	r0, [r7, #12]
 8009302:	60b9      	str	r1, [r7, #8]
 8009304:	607a      	str	r2, [r7, #4]
 8009306:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800930a:	2b00      	cmp	r3, #0
 800930c:	d10a      	bne.n	8009324 <xTaskCreateStatic+0x2a>
	__asm volatile
 800930e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009312:	f383 8811 	msr	BASEPRI, r3
 8009316:	f3bf 8f6f 	isb	sy
 800931a:	f3bf 8f4f 	dsb	sy
 800931e:	623b      	str	r3, [r7, #32]
}
 8009320:	bf00      	nop
 8009322:	e7fe      	b.n	8009322 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10a      	bne.n	8009340 <xTaskCreateStatic+0x46>
	__asm volatile
 800932a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932e:	f383 8811 	msr	BASEPRI, r3
 8009332:	f3bf 8f6f 	isb	sy
 8009336:	f3bf 8f4f 	dsb	sy
 800933a:	61fb      	str	r3, [r7, #28]
}
 800933c:	bf00      	nop
 800933e:	e7fe      	b.n	800933e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009340:	23b4      	movs	r3, #180	; 0xb4
 8009342:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	2bb4      	cmp	r3, #180	; 0xb4
 8009348:	d00a      	beq.n	8009360 <xTaskCreateStatic+0x66>
	__asm volatile
 800934a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	61bb      	str	r3, [r7, #24]
}
 800935c:	bf00      	nop
 800935e:	e7fe      	b.n	800935e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009360:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009364:	2b00      	cmp	r3, #0
 8009366:	d01e      	beq.n	80093a6 <xTaskCreateStatic+0xac>
 8009368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800936a:	2b00      	cmp	r3, #0
 800936c:	d01b      	beq.n	80093a6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800936e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009370:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009374:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009376:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937a:	2202      	movs	r2, #2
 800937c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009380:	2300      	movs	r3, #0
 8009382:	9303      	str	r3, [sp, #12]
 8009384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009386:	9302      	str	r3, [sp, #8]
 8009388:	f107 0314 	add.w	r3, r7, #20
 800938c:	9301      	str	r3, [sp, #4]
 800938e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009390:	9300      	str	r3, [sp, #0]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	68b9      	ldr	r1, [r7, #8]
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 f851 	bl	8009440 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800939e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093a0:	f000 f8ec 	bl	800957c <prvAddNewTaskToReadyList>
 80093a4:	e001      	b.n	80093aa <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80093a6:	2300      	movs	r3, #0
 80093a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80093aa:	697b      	ldr	r3, [r7, #20]
	}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3728      	adds	r7, #40	; 0x28
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b08c      	sub	sp, #48	; 0x30
 80093b8:	af04      	add	r7, sp, #16
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	60b9      	str	r1, [r7, #8]
 80093be:	603b      	str	r3, [r7, #0]
 80093c0:	4613      	mov	r3, r2
 80093c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80093c4:	88fb      	ldrh	r3, [r7, #6]
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4618      	mov	r0, r3
 80093ca:	f000 fecd 	bl	800a168 <pvPortMalloc>
 80093ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d00e      	beq.n	80093f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80093d6:	20b4      	movs	r0, #180	; 0xb4
 80093d8:	f000 fec6 	bl	800a168 <pvPortMalloc>
 80093dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d003      	beq.n	80093ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80093e4:	69fb      	ldr	r3, [r7, #28]
 80093e6:	697a      	ldr	r2, [r7, #20]
 80093e8:	631a      	str	r2, [r3, #48]	; 0x30
 80093ea:	e005      	b.n	80093f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80093ec:	6978      	ldr	r0, [r7, #20]
 80093ee:	f000 ff87 	bl	800a300 <vPortFree>
 80093f2:	e001      	b.n	80093f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80093f4:	2300      	movs	r3, #0
 80093f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80093f8:	69fb      	ldr	r3, [r7, #28]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d017      	beq.n	800942e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80093fe:	69fb      	ldr	r3, [r7, #28]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009406:	88fa      	ldrh	r2, [r7, #6]
 8009408:	2300      	movs	r3, #0
 800940a:	9303      	str	r3, [sp, #12]
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	9302      	str	r3, [sp, #8]
 8009410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009412:	9301      	str	r3, [sp, #4]
 8009414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	68b9      	ldr	r1, [r7, #8]
 800941c:	68f8      	ldr	r0, [r7, #12]
 800941e:	f000 f80f 	bl	8009440 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009422:	69f8      	ldr	r0, [r7, #28]
 8009424:	f000 f8aa 	bl	800957c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009428:	2301      	movs	r3, #1
 800942a:	61bb      	str	r3, [r7, #24]
 800942c:	e002      	b.n	8009434 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800942e:	f04f 33ff 	mov.w	r3, #4294967295
 8009432:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009434:	69bb      	ldr	r3, [r7, #24]
	}
 8009436:	4618      	mov	r0, r3
 8009438:	3720      	adds	r7, #32
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
	...

08009440 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b088      	sub	sp, #32
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
 800944c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800944e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009450:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009458:	3b01      	subs	r3, #1
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	4413      	add	r3, r2
 800945e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	f023 0307 	bic.w	r3, r3, #7
 8009466:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	f003 0307 	and.w	r3, r3, #7
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00a      	beq.n	8009488 <prvInitialiseNewTask+0x48>
	__asm volatile
 8009472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009476:	f383 8811 	msr	BASEPRI, r3
 800947a:	f3bf 8f6f 	isb	sy
 800947e:	f3bf 8f4f 	dsb	sy
 8009482:	617b      	str	r3, [r7, #20]
}
 8009484:	bf00      	nop
 8009486:	e7fe      	b.n	8009486 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d01f      	beq.n	80094ce <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800948e:	2300      	movs	r3, #0
 8009490:	61fb      	str	r3, [r7, #28]
 8009492:	e012      	b.n	80094ba <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009494:	68ba      	ldr	r2, [r7, #8]
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	4413      	add	r3, r2
 800949a:	7819      	ldrb	r1, [r3, #0]
 800949c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	4413      	add	r3, r2
 80094a2:	3334      	adds	r3, #52	; 0x34
 80094a4:	460a      	mov	r2, r1
 80094a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	4413      	add	r3, r2
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d006      	beq.n	80094c2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094b4:	69fb      	ldr	r3, [r7, #28]
 80094b6:	3301      	adds	r3, #1
 80094b8:	61fb      	str	r3, [r7, #28]
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	2b0f      	cmp	r3, #15
 80094be:	d9e9      	bls.n	8009494 <prvInitialiseNewTask+0x54>
 80094c0:	e000      	b.n	80094c4 <prvInitialiseNewTask+0x84>
			{
				break;
 80094c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80094c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094c6:	2200      	movs	r2, #0
 80094c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80094cc:	e003      	b.n	80094d6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80094ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094d0:	2200      	movs	r2, #0
 80094d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80094d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094d8:	2b06      	cmp	r3, #6
 80094da:	d901      	bls.n	80094e0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80094dc:	2306      	movs	r3, #6
 80094de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80094e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80094e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094ea:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80094ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ee:	2200      	movs	r2, #0
 80094f0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80094f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f4:	3304      	adds	r3, #4
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7ff fd6a 	bl	8008fd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80094fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fe:	3318      	adds	r3, #24
 8009500:	4618      	mov	r0, r3
 8009502:	f7ff fd65 	bl	8008fd0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800950a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800950c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950e:	f1c3 0207 	rsb	r2, r3, #7
 8009512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009514:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800951a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800951c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800951e:	2200      	movs	r2, #0
 8009520:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009526:	2200      	movs	r2, #0
 8009528:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800952c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800952e:	334c      	adds	r3, #76	; 0x4c
 8009530:	2260      	movs	r2, #96	; 0x60
 8009532:	2100      	movs	r1, #0
 8009534:	4618      	mov	r0, r3
 8009536:	f001 f825 	bl	800a584 <memset>
 800953a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800953c:	4a0c      	ldr	r2, [pc, #48]	; (8009570 <prvInitialiseNewTask+0x130>)
 800953e:	651a      	str	r2, [r3, #80]	; 0x50
 8009540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009542:	4a0c      	ldr	r2, [pc, #48]	; (8009574 <prvInitialiseNewTask+0x134>)
 8009544:	655a      	str	r2, [r3, #84]	; 0x54
 8009546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009548:	4a0b      	ldr	r2, [pc, #44]	; (8009578 <prvInitialiseNewTask+0x138>)
 800954a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	68f9      	ldr	r1, [r7, #12]
 8009550:	69b8      	ldr	r0, [r7, #24]
 8009552:	f000 fbf7 	bl	8009d44 <pxPortInitialiseStack>
 8009556:	4602      	mov	r2, r0
 8009558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800955a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800955c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800955e:	2b00      	cmp	r3, #0
 8009560:	d002      	beq.n	8009568 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009566:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009568:	bf00      	nop
 800956a:	3720      	adds	r7, #32
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}
 8009570:	0800aaac 	.word	0x0800aaac
 8009574:	0800aacc 	.word	0x0800aacc
 8009578:	0800aa8c 	.word	0x0800aa8c

0800957c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009584:	f000 fd0e 	bl	8009fa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009588:	4b2a      	ldr	r3, [pc, #168]	; (8009634 <prvAddNewTaskToReadyList+0xb8>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	3301      	adds	r3, #1
 800958e:	4a29      	ldr	r2, [pc, #164]	; (8009634 <prvAddNewTaskToReadyList+0xb8>)
 8009590:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009592:	4b29      	ldr	r3, [pc, #164]	; (8009638 <prvAddNewTaskToReadyList+0xbc>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d109      	bne.n	80095ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800959a:	4a27      	ldr	r2, [pc, #156]	; (8009638 <prvAddNewTaskToReadyList+0xbc>)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80095a0:	4b24      	ldr	r3, [pc, #144]	; (8009634 <prvAddNewTaskToReadyList+0xb8>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d110      	bne.n	80095ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80095a8:	f000 fb0a 	bl	8009bc0 <prvInitialiseTaskLists>
 80095ac:	e00d      	b.n	80095ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80095ae:	4b23      	ldr	r3, [pc, #140]	; (800963c <prvAddNewTaskToReadyList+0xc0>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d109      	bne.n	80095ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80095b6:	4b20      	ldr	r3, [pc, #128]	; (8009638 <prvAddNewTaskToReadyList+0xbc>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d802      	bhi.n	80095ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80095c4:	4a1c      	ldr	r2, [pc, #112]	; (8009638 <prvAddNewTaskToReadyList+0xbc>)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80095ca:	4b1d      	ldr	r3, [pc, #116]	; (8009640 <prvAddNewTaskToReadyList+0xc4>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	3301      	adds	r3, #1
 80095d0:	4a1b      	ldr	r2, [pc, #108]	; (8009640 <prvAddNewTaskToReadyList+0xc4>)
 80095d2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095d8:	2201      	movs	r2, #1
 80095da:	409a      	lsls	r2, r3
 80095dc:	4b19      	ldr	r3, [pc, #100]	; (8009644 <prvAddNewTaskToReadyList+0xc8>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	4a18      	ldr	r2, [pc, #96]	; (8009644 <prvAddNewTaskToReadyList+0xc8>)
 80095e4:	6013      	str	r3, [r2, #0]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095ea:	4613      	mov	r3, r2
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	4413      	add	r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	4a15      	ldr	r2, [pc, #84]	; (8009648 <prvAddNewTaskToReadyList+0xcc>)
 80095f4:	441a      	add	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	3304      	adds	r3, #4
 80095fa:	4619      	mov	r1, r3
 80095fc:	4610      	mov	r0, r2
 80095fe:	f7ff fcf4 	bl	8008fea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009602:	f000 fcff 	bl	800a004 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009606:	4b0d      	ldr	r3, [pc, #52]	; (800963c <prvAddNewTaskToReadyList+0xc0>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00e      	beq.n	800962c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800960e:	4b0a      	ldr	r3, [pc, #40]	; (8009638 <prvAddNewTaskToReadyList+0xbc>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009618:	429a      	cmp	r2, r3
 800961a:	d207      	bcs.n	800962c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800961c:	4b0b      	ldr	r3, [pc, #44]	; (800964c <prvAddNewTaskToReadyList+0xd0>)
 800961e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	f3bf 8f4f 	dsb	sy
 8009628:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800962c:	bf00      	nop
 800962e:	3708      	adds	r7, #8
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20000830 	.word	0x20000830
 8009638:	20000730 	.word	0x20000730
 800963c:	2000083c 	.word	0x2000083c
 8009640:	2000084c 	.word	0x2000084c
 8009644:	20000838 	.word	0x20000838
 8009648:	20000734 	.word	0x20000734
 800964c:	e000ed04 	.word	0xe000ed04

08009650 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b08a      	sub	sp, #40	; 0x28
 8009654:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009656:	2300      	movs	r3, #0
 8009658:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800965a:	2300      	movs	r3, #0
 800965c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800965e:	463a      	mov	r2, r7
 8009660:	1d39      	adds	r1, r7, #4
 8009662:	f107 0308 	add.w	r3, r7, #8
 8009666:	4618      	mov	r0, r3
 8009668:	f7f7 fdc4 	bl	80011f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800966c:	6839      	ldr	r1, [r7, #0]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	68ba      	ldr	r2, [r7, #8]
 8009672:	9202      	str	r2, [sp, #8]
 8009674:	9301      	str	r3, [sp, #4]
 8009676:	2300      	movs	r3, #0
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	2300      	movs	r3, #0
 800967c:	460a      	mov	r2, r1
 800967e:	4921      	ldr	r1, [pc, #132]	; (8009704 <vTaskStartScheduler+0xb4>)
 8009680:	4821      	ldr	r0, [pc, #132]	; (8009708 <vTaskStartScheduler+0xb8>)
 8009682:	f7ff fe3a 	bl	80092fa <xTaskCreateStatic>
 8009686:	4603      	mov	r3, r0
 8009688:	4a20      	ldr	r2, [pc, #128]	; (800970c <vTaskStartScheduler+0xbc>)
 800968a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800968c:	4b1f      	ldr	r3, [pc, #124]	; (800970c <vTaskStartScheduler+0xbc>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d002      	beq.n	800969a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009694:	2301      	movs	r3, #1
 8009696:	617b      	str	r3, [r7, #20]
 8009698:	e001      	b.n	800969e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800969a:	2300      	movs	r3, #0
 800969c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d11b      	bne.n	80096dc <vTaskStartScheduler+0x8c>
	__asm volatile
 80096a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a8:	f383 8811 	msr	BASEPRI, r3
 80096ac:	f3bf 8f6f 	isb	sy
 80096b0:	f3bf 8f4f 	dsb	sy
 80096b4:	613b      	str	r3, [r7, #16]
}
 80096b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096b8:	4b15      	ldr	r3, [pc, #84]	; (8009710 <vTaskStartScheduler+0xc0>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	334c      	adds	r3, #76	; 0x4c
 80096be:	4a15      	ldr	r2, [pc, #84]	; (8009714 <vTaskStartScheduler+0xc4>)
 80096c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80096c2:	4b15      	ldr	r3, [pc, #84]	; (8009718 <vTaskStartScheduler+0xc8>)
 80096c4:	f04f 32ff 	mov.w	r2, #4294967295
 80096c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80096ca:	4b14      	ldr	r3, [pc, #80]	; (800971c <vTaskStartScheduler+0xcc>)
 80096cc:	2201      	movs	r2, #1
 80096ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80096d0:	4b13      	ldr	r3, [pc, #76]	; (8009720 <vTaskStartScheduler+0xd0>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80096d6:	f000 fbc3 	bl	8009e60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80096da:	e00e      	b.n	80096fa <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096e2:	d10a      	bne.n	80096fa <vTaskStartScheduler+0xaa>
	__asm volatile
 80096e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e8:	f383 8811 	msr	BASEPRI, r3
 80096ec:	f3bf 8f6f 	isb	sy
 80096f0:	f3bf 8f4f 	dsb	sy
 80096f4:	60fb      	str	r3, [r7, #12]
}
 80096f6:	bf00      	nop
 80096f8:	e7fe      	b.n	80096f8 <vTaskStartScheduler+0xa8>
}
 80096fa:	bf00      	nop
 80096fc:	3718      	adds	r7, #24
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	0800aa04 	.word	0x0800aa04
 8009708:	08009b91 	.word	0x08009b91
 800970c:	20000854 	.word	0x20000854
 8009710:	20000730 	.word	0x20000730
 8009714:	20000010 	.word	0x20000010
 8009718:	20000850 	.word	0x20000850
 800971c:	2000083c 	.word	0x2000083c
 8009720:	20000834 	.word	0x20000834

08009724 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009724:	b480      	push	{r7}
 8009726:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009728:	4b04      	ldr	r3, [pc, #16]	; (800973c <vTaskSuspendAll+0x18>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	3301      	adds	r3, #1
 800972e:	4a03      	ldr	r2, [pc, #12]	; (800973c <vTaskSuspendAll+0x18>)
 8009730:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009732:	bf00      	nop
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr
 800973c:	20000858 	.word	0x20000858

08009740 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009746:	2300      	movs	r3, #0
 8009748:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800974a:	2300      	movs	r3, #0
 800974c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800974e:	4b41      	ldr	r3, [pc, #260]	; (8009854 <xTaskResumeAll+0x114>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10a      	bne.n	800976c <xTaskResumeAll+0x2c>
	__asm volatile
 8009756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975a:	f383 8811 	msr	BASEPRI, r3
 800975e:	f3bf 8f6f 	isb	sy
 8009762:	f3bf 8f4f 	dsb	sy
 8009766:	603b      	str	r3, [r7, #0]
}
 8009768:	bf00      	nop
 800976a:	e7fe      	b.n	800976a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800976c:	f000 fc1a 	bl	8009fa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009770:	4b38      	ldr	r3, [pc, #224]	; (8009854 <xTaskResumeAll+0x114>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	3b01      	subs	r3, #1
 8009776:	4a37      	ldr	r2, [pc, #220]	; (8009854 <xTaskResumeAll+0x114>)
 8009778:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800977a:	4b36      	ldr	r3, [pc, #216]	; (8009854 <xTaskResumeAll+0x114>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d161      	bne.n	8009846 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009782:	4b35      	ldr	r3, [pc, #212]	; (8009858 <xTaskResumeAll+0x118>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d05d      	beq.n	8009846 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800978a:	e02e      	b.n	80097ea <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800978c:	4b33      	ldr	r3, [pc, #204]	; (800985c <xTaskResumeAll+0x11c>)
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	3318      	adds	r3, #24
 8009798:	4618      	mov	r0, r3
 800979a:	f7ff fc4a 	bl	8009032 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3304      	adds	r3, #4
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7ff fc45 	bl	8009032 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ac:	2201      	movs	r2, #1
 80097ae:	409a      	lsls	r2, r3
 80097b0:	4b2b      	ldr	r3, [pc, #172]	; (8009860 <xTaskResumeAll+0x120>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	4a2a      	ldr	r2, [pc, #168]	; (8009860 <xTaskResumeAll+0x120>)
 80097b8:	6013      	str	r3, [r2, #0]
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097be:	4613      	mov	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	4413      	add	r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	4a27      	ldr	r2, [pc, #156]	; (8009864 <xTaskResumeAll+0x124>)
 80097c8:	441a      	add	r2, r3
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	3304      	adds	r3, #4
 80097ce:	4619      	mov	r1, r3
 80097d0:	4610      	mov	r0, r2
 80097d2:	f7ff fc0a 	bl	8008fea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097da:	4b23      	ldr	r3, [pc, #140]	; (8009868 <xTaskResumeAll+0x128>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d302      	bcc.n	80097ea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80097e4:	4b21      	ldr	r3, [pc, #132]	; (800986c <xTaskResumeAll+0x12c>)
 80097e6:	2201      	movs	r2, #1
 80097e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80097ea:	4b1c      	ldr	r3, [pc, #112]	; (800985c <xTaskResumeAll+0x11c>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d1cc      	bne.n	800978c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d001      	beq.n	80097fc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80097f8:	f000 fa84 	bl	8009d04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80097fc:	4b1c      	ldr	r3, [pc, #112]	; (8009870 <xTaskResumeAll+0x130>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d010      	beq.n	800982a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009808:	f000 f846 	bl	8009898 <xTaskIncrementTick>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009812:	4b16      	ldr	r3, [pc, #88]	; (800986c <xTaskResumeAll+0x12c>)
 8009814:	2201      	movs	r2, #1
 8009816:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	3b01      	subs	r3, #1
 800981c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d1f1      	bne.n	8009808 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009824:	4b12      	ldr	r3, [pc, #72]	; (8009870 <xTaskResumeAll+0x130>)
 8009826:	2200      	movs	r2, #0
 8009828:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800982a:	4b10      	ldr	r3, [pc, #64]	; (800986c <xTaskResumeAll+0x12c>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d009      	beq.n	8009846 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009832:	2301      	movs	r3, #1
 8009834:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009836:	4b0f      	ldr	r3, [pc, #60]	; (8009874 <xTaskResumeAll+0x134>)
 8009838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009846:	f000 fbdd 	bl	800a004 <vPortExitCritical>

	return xAlreadyYielded;
 800984a:	68bb      	ldr	r3, [r7, #8]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3710      	adds	r7, #16
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	20000858 	.word	0x20000858
 8009858:	20000830 	.word	0x20000830
 800985c:	200007f0 	.word	0x200007f0
 8009860:	20000838 	.word	0x20000838
 8009864:	20000734 	.word	0x20000734
 8009868:	20000730 	.word	0x20000730
 800986c:	20000844 	.word	0x20000844
 8009870:	20000840 	.word	0x20000840
 8009874:	e000ed04 	.word	0xe000ed04

08009878 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009878:	b480      	push	{r7}
 800987a:	b083      	sub	sp, #12
 800987c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800987e:	4b05      	ldr	r3, [pc, #20]	; (8009894 <xTaskGetTickCount+0x1c>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009884:	687b      	ldr	r3, [r7, #4]
}
 8009886:	4618      	mov	r0, r3
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr
 8009892:	bf00      	nop
 8009894:	20000834 	.word	0x20000834

08009898 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b086      	sub	sp, #24
 800989c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800989e:	2300      	movs	r3, #0
 80098a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098a2:	4b4e      	ldr	r3, [pc, #312]	; (80099dc <xTaskIncrementTick+0x144>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	f040 808e 	bne.w	80099c8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80098ac:	4b4c      	ldr	r3, [pc, #304]	; (80099e0 <xTaskIncrementTick+0x148>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	3301      	adds	r3, #1
 80098b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80098b4:	4a4a      	ldr	r2, [pc, #296]	; (80099e0 <xTaskIncrementTick+0x148>)
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d120      	bne.n	8009902 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80098c0:	4b48      	ldr	r3, [pc, #288]	; (80099e4 <xTaskIncrementTick+0x14c>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d00a      	beq.n	80098e0 <xTaskIncrementTick+0x48>
	__asm volatile
 80098ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ce:	f383 8811 	msr	BASEPRI, r3
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	f3bf 8f4f 	dsb	sy
 80098da:	603b      	str	r3, [r7, #0]
}
 80098dc:	bf00      	nop
 80098de:	e7fe      	b.n	80098de <xTaskIncrementTick+0x46>
 80098e0:	4b40      	ldr	r3, [pc, #256]	; (80099e4 <xTaskIncrementTick+0x14c>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	60fb      	str	r3, [r7, #12]
 80098e6:	4b40      	ldr	r3, [pc, #256]	; (80099e8 <xTaskIncrementTick+0x150>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a3e      	ldr	r2, [pc, #248]	; (80099e4 <xTaskIncrementTick+0x14c>)
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	4a3e      	ldr	r2, [pc, #248]	; (80099e8 <xTaskIncrementTick+0x150>)
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6013      	str	r3, [r2, #0]
 80098f4:	4b3d      	ldr	r3, [pc, #244]	; (80099ec <xTaskIncrementTick+0x154>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	3301      	adds	r3, #1
 80098fa:	4a3c      	ldr	r2, [pc, #240]	; (80099ec <xTaskIncrementTick+0x154>)
 80098fc:	6013      	str	r3, [r2, #0]
 80098fe:	f000 fa01 	bl	8009d04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009902:	4b3b      	ldr	r3, [pc, #236]	; (80099f0 <xTaskIncrementTick+0x158>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	693a      	ldr	r2, [r7, #16]
 8009908:	429a      	cmp	r2, r3
 800990a:	d348      	bcc.n	800999e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800990c:	4b35      	ldr	r3, [pc, #212]	; (80099e4 <xTaskIncrementTick+0x14c>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d104      	bne.n	8009920 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009916:	4b36      	ldr	r3, [pc, #216]	; (80099f0 <xTaskIncrementTick+0x158>)
 8009918:	f04f 32ff 	mov.w	r2, #4294967295
 800991c:	601a      	str	r2, [r3, #0]
					break;
 800991e:	e03e      	b.n	800999e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009920:	4b30      	ldr	r3, [pc, #192]	; (80099e4 <xTaskIncrementTick+0x14c>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	68db      	ldr	r3, [r3, #12]
 8009926:	68db      	ldr	r3, [r3, #12]
 8009928:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	429a      	cmp	r2, r3
 8009936:	d203      	bcs.n	8009940 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009938:	4a2d      	ldr	r2, [pc, #180]	; (80099f0 <xTaskIncrementTick+0x158>)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800993e:	e02e      	b.n	800999e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	3304      	adds	r3, #4
 8009944:	4618      	mov	r0, r3
 8009946:	f7ff fb74 	bl	8009032 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800994e:	2b00      	cmp	r3, #0
 8009950:	d004      	beq.n	800995c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	3318      	adds	r3, #24
 8009956:	4618      	mov	r0, r3
 8009958:	f7ff fb6b 	bl	8009032 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009960:	2201      	movs	r2, #1
 8009962:	409a      	lsls	r2, r3
 8009964:	4b23      	ldr	r3, [pc, #140]	; (80099f4 <xTaskIncrementTick+0x15c>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4313      	orrs	r3, r2
 800996a:	4a22      	ldr	r2, [pc, #136]	; (80099f4 <xTaskIncrementTick+0x15c>)
 800996c:	6013      	str	r3, [r2, #0]
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009972:	4613      	mov	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4a1f      	ldr	r2, [pc, #124]	; (80099f8 <xTaskIncrementTick+0x160>)
 800997c:	441a      	add	r2, r3
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	3304      	adds	r3, #4
 8009982:	4619      	mov	r1, r3
 8009984:	4610      	mov	r0, r2
 8009986:	f7ff fb30 	bl	8008fea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800998e:	4b1b      	ldr	r3, [pc, #108]	; (80099fc <xTaskIncrementTick+0x164>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009994:	429a      	cmp	r2, r3
 8009996:	d3b9      	bcc.n	800990c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009998:	2301      	movs	r3, #1
 800999a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800999c:	e7b6      	b.n	800990c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800999e:	4b17      	ldr	r3, [pc, #92]	; (80099fc <xTaskIncrementTick+0x164>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099a4:	4914      	ldr	r1, [pc, #80]	; (80099f8 <xTaskIncrementTick+0x160>)
 80099a6:	4613      	mov	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	4413      	add	r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	440b      	add	r3, r1
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d901      	bls.n	80099ba <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80099b6:	2301      	movs	r3, #1
 80099b8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80099ba:	4b11      	ldr	r3, [pc, #68]	; (8009a00 <xTaskIncrementTick+0x168>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d007      	beq.n	80099d2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80099c2:	2301      	movs	r3, #1
 80099c4:	617b      	str	r3, [r7, #20]
 80099c6:	e004      	b.n	80099d2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80099c8:	4b0e      	ldr	r3, [pc, #56]	; (8009a04 <xTaskIncrementTick+0x16c>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	3301      	adds	r3, #1
 80099ce:	4a0d      	ldr	r2, [pc, #52]	; (8009a04 <xTaskIncrementTick+0x16c>)
 80099d0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80099d2:	697b      	ldr	r3, [r7, #20]
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3718      	adds	r7, #24
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}
 80099dc:	20000858 	.word	0x20000858
 80099e0:	20000834 	.word	0x20000834
 80099e4:	200007e8 	.word	0x200007e8
 80099e8:	200007ec 	.word	0x200007ec
 80099ec:	20000848 	.word	0x20000848
 80099f0:	20000850 	.word	0x20000850
 80099f4:	20000838 	.word	0x20000838
 80099f8:	20000734 	.word	0x20000734
 80099fc:	20000730 	.word	0x20000730
 8009a00:	20000844 	.word	0x20000844
 8009a04:	20000840 	.word	0x20000840

08009a08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b087      	sub	sp, #28
 8009a0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a0e:	4b29      	ldr	r3, [pc, #164]	; (8009ab4 <vTaskSwitchContext+0xac>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d003      	beq.n	8009a1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a16:	4b28      	ldr	r3, [pc, #160]	; (8009ab8 <vTaskSwitchContext+0xb0>)
 8009a18:	2201      	movs	r2, #1
 8009a1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a1c:	e044      	b.n	8009aa8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8009a1e:	4b26      	ldr	r3, [pc, #152]	; (8009ab8 <vTaskSwitchContext+0xb0>)
 8009a20:	2200      	movs	r2, #0
 8009a22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a24:	4b25      	ldr	r3, [pc, #148]	; (8009abc <vTaskSwitchContext+0xb4>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	fab3 f383 	clz	r3, r3
 8009a30:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009a32:	7afb      	ldrb	r3, [r7, #11]
 8009a34:	f1c3 031f 	rsb	r3, r3, #31
 8009a38:	617b      	str	r3, [r7, #20]
 8009a3a:	4921      	ldr	r1, [pc, #132]	; (8009ac0 <vTaskSwitchContext+0xb8>)
 8009a3c:	697a      	ldr	r2, [r7, #20]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	009b      	lsls	r3, r3, #2
 8009a42:	4413      	add	r3, r2
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	440b      	add	r3, r1
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10a      	bne.n	8009a64 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a52:	f383 8811 	msr	BASEPRI, r3
 8009a56:	f3bf 8f6f 	isb	sy
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	607b      	str	r3, [r7, #4]
}
 8009a60:	bf00      	nop
 8009a62:	e7fe      	b.n	8009a62 <vTaskSwitchContext+0x5a>
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	4613      	mov	r3, r2
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	4413      	add	r3, r2
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	4a14      	ldr	r2, [pc, #80]	; (8009ac0 <vTaskSwitchContext+0xb8>)
 8009a70:	4413      	add	r3, r2
 8009a72:	613b      	str	r3, [r7, #16]
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	685a      	ldr	r2, [r3, #4]
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	605a      	str	r2, [r3, #4]
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	685a      	ldr	r2, [r3, #4]
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	3308      	adds	r3, #8
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d104      	bne.n	8009a94 <vTaskSwitchContext+0x8c>
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	605a      	str	r2, [r3, #4]
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	68db      	ldr	r3, [r3, #12]
 8009a9a:	4a0a      	ldr	r2, [pc, #40]	; (8009ac4 <vTaskSwitchContext+0xbc>)
 8009a9c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009a9e:	4b09      	ldr	r3, [pc, #36]	; (8009ac4 <vTaskSwitchContext+0xbc>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	334c      	adds	r3, #76	; 0x4c
 8009aa4:	4a08      	ldr	r2, [pc, #32]	; (8009ac8 <vTaskSwitchContext+0xc0>)
 8009aa6:	6013      	str	r3, [r2, #0]
}
 8009aa8:	bf00      	nop
 8009aaa:	371c      	adds	r7, #28
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr
 8009ab4:	20000858 	.word	0x20000858
 8009ab8:	20000844 	.word	0x20000844
 8009abc:	20000838 	.word	0x20000838
 8009ac0:	20000734 	.word	0x20000734
 8009ac4:	20000730 	.word	0x20000730
 8009ac8:	20000010 	.word	0x20000010

08009acc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b086      	sub	sp, #24
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	68db      	ldr	r3, [r3, #12]
 8009ada:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d10a      	bne.n	8009af8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
 8009af2:	60fb      	str	r3, [r7, #12]
}
 8009af4:	bf00      	nop
 8009af6:	e7fe      	b.n	8009af6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	3318      	adds	r3, #24
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7ff fa98 	bl	8009032 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b02:	4b1d      	ldr	r3, [pc, #116]	; (8009b78 <xTaskRemoveFromEventList+0xac>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d11c      	bne.n	8009b44 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	3304      	adds	r3, #4
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f7ff fa8f 	bl	8009032 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b18:	2201      	movs	r2, #1
 8009b1a:	409a      	lsls	r2, r3
 8009b1c:	4b17      	ldr	r3, [pc, #92]	; (8009b7c <xTaskRemoveFromEventList+0xb0>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4313      	orrs	r3, r2
 8009b22:	4a16      	ldr	r2, [pc, #88]	; (8009b7c <xTaskRemoveFromEventList+0xb0>)
 8009b24:	6013      	str	r3, [r2, #0]
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	4413      	add	r3, r2
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	4a13      	ldr	r2, [pc, #76]	; (8009b80 <xTaskRemoveFromEventList+0xb4>)
 8009b34:	441a      	add	r2, r3
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	3304      	adds	r3, #4
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	4610      	mov	r0, r2
 8009b3e:	f7ff fa54 	bl	8008fea <vListInsertEnd>
 8009b42:	e005      	b.n	8009b50 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	3318      	adds	r3, #24
 8009b48:	4619      	mov	r1, r3
 8009b4a:	480e      	ldr	r0, [pc, #56]	; (8009b84 <xTaskRemoveFromEventList+0xb8>)
 8009b4c:	f7ff fa4d 	bl	8008fea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b54:	4b0c      	ldr	r3, [pc, #48]	; (8009b88 <xTaskRemoveFromEventList+0xbc>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d905      	bls.n	8009b6a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009b62:	4b0a      	ldr	r3, [pc, #40]	; (8009b8c <xTaskRemoveFromEventList+0xc0>)
 8009b64:	2201      	movs	r2, #1
 8009b66:	601a      	str	r2, [r3, #0]
 8009b68:	e001      	b.n	8009b6e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009b6e:	697b      	ldr	r3, [r7, #20]
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3718      	adds	r7, #24
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}
 8009b78:	20000858 	.word	0x20000858
 8009b7c:	20000838 	.word	0x20000838
 8009b80:	20000734 	.word	0x20000734
 8009b84:	200007f0 	.word	0x200007f0
 8009b88:	20000730 	.word	0x20000730
 8009b8c:	20000844 	.word	0x20000844

08009b90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b082      	sub	sp, #8
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009b98:	f000 f852 	bl	8009c40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009b9c:	4b06      	ldr	r3, [pc, #24]	; (8009bb8 <prvIdleTask+0x28>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d9f9      	bls.n	8009b98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ba4:	4b05      	ldr	r3, [pc, #20]	; (8009bbc <prvIdleTask+0x2c>)
 8009ba6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009baa:	601a      	str	r2, [r3, #0]
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009bb4:	e7f0      	b.n	8009b98 <prvIdleTask+0x8>
 8009bb6:	bf00      	nop
 8009bb8:	20000734 	.word	0x20000734
 8009bbc:	e000ed04 	.word	0xe000ed04

08009bc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b082      	sub	sp, #8
 8009bc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	607b      	str	r3, [r7, #4]
 8009bca:	e00c      	b.n	8009be6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	4613      	mov	r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	4413      	add	r3, r2
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	4a12      	ldr	r2, [pc, #72]	; (8009c20 <prvInitialiseTaskLists+0x60>)
 8009bd8:	4413      	add	r3, r2
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f7ff f9d8 	bl	8008f90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	3301      	adds	r3, #1
 8009be4:	607b      	str	r3, [r7, #4]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2b06      	cmp	r3, #6
 8009bea:	d9ef      	bls.n	8009bcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009bec:	480d      	ldr	r0, [pc, #52]	; (8009c24 <prvInitialiseTaskLists+0x64>)
 8009bee:	f7ff f9cf 	bl	8008f90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009bf2:	480d      	ldr	r0, [pc, #52]	; (8009c28 <prvInitialiseTaskLists+0x68>)
 8009bf4:	f7ff f9cc 	bl	8008f90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009bf8:	480c      	ldr	r0, [pc, #48]	; (8009c2c <prvInitialiseTaskLists+0x6c>)
 8009bfa:	f7ff f9c9 	bl	8008f90 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009bfe:	480c      	ldr	r0, [pc, #48]	; (8009c30 <prvInitialiseTaskLists+0x70>)
 8009c00:	f7ff f9c6 	bl	8008f90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009c04:	480b      	ldr	r0, [pc, #44]	; (8009c34 <prvInitialiseTaskLists+0x74>)
 8009c06:	f7ff f9c3 	bl	8008f90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c0a:	4b0b      	ldr	r3, [pc, #44]	; (8009c38 <prvInitialiseTaskLists+0x78>)
 8009c0c:	4a05      	ldr	r2, [pc, #20]	; (8009c24 <prvInitialiseTaskLists+0x64>)
 8009c0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c10:	4b0a      	ldr	r3, [pc, #40]	; (8009c3c <prvInitialiseTaskLists+0x7c>)
 8009c12:	4a05      	ldr	r2, [pc, #20]	; (8009c28 <prvInitialiseTaskLists+0x68>)
 8009c14:	601a      	str	r2, [r3, #0]
}
 8009c16:	bf00      	nop
 8009c18:	3708      	adds	r7, #8
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	20000734 	.word	0x20000734
 8009c24:	200007c0 	.word	0x200007c0
 8009c28:	200007d4 	.word	0x200007d4
 8009c2c:	200007f0 	.word	0x200007f0
 8009c30:	20000804 	.word	0x20000804
 8009c34:	2000081c 	.word	0x2000081c
 8009c38:	200007e8 	.word	0x200007e8
 8009c3c:	200007ec 	.word	0x200007ec

08009c40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c46:	e019      	b.n	8009c7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009c48:	f000 f9ac 	bl	8009fa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c4c:	4b10      	ldr	r3, [pc, #64]	; (8009c90 <prvCheckTasksWaitingTermination+0x50>)
 8009c4e:	68db      	ldr	r3, [r3, #12]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	3304      	adds	r3, #4
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f7ff f9ea 	bl	8009032 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009c5e:	4b0d      	ldr	r3, [pc, #52]	; (8009c94 <prvCheckTasksWaitingTermination+0x54>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	3b01      	subs	r3, #1
 8009c64:	4a0b      	ldr	r2, [pc, #44]	; (8009c94 <prvCheckTasksWaitingTermination+0x54>)
 8009c66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009c68:	4b0b      	ldr	r3, [pc, #44]	; (8009c98 <prvCheckTasksWaitingTermination+0x58>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	4a0a      	ldr	r2, [pc, #40]	; (8009c98 <prvCheckTasksWaitingTermination+0x58>)
 8009c70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009c72:	f000 f9c7 	bl	800a004 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 f810 	bl	8009c9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c7c:	4b06      	ldr	r3, [pc, #24]	; (8009c98 <prvCheckTasksWaitingTermination+0x58>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d1e1      	bne.n	8009c48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009c84:	bf00      	nop
 8009c86:	bf00      	nop
 8009c88:	3708      	adds	r7, #8
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	bf00      	nop
 8009c90:	20000804 	.word	0x20000804
 8009c94:	20000830 	.word	0x20000830
 8009c98:	20000818 	.word	0x20000818

08009c9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	334c      	adds	r3, #76	; 0x4c
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f000 fccd 	bl	800a648 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d108      	bne.n	8009cca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f000 fb1f 	bl	800a300 <vPortFree>
				vPortFree( pxTCB );
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fb1c 	bl	800a300 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009cc8:	e018      	b.n	8009cfc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d103      	bne.n	8009cdc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 fb13 	bl	800a300 <vPortFree>
	}
 8009cda:	e00f      	b.n	8009cfc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009ce2:	2b02      	cmp	r3, #2
 8009ce4:	d00a      	beq.n	8009cfc <prvDeleteTCB+0x60>
	__asm volatile
 8009ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cea:	f383 8811 	msr	BASEPRI, r3
 8009cee:	f3bf 8f6f 	isb	sy
 8009cf2:	f3bf 8f4f 	dsb	sy
 8009cf6:	60fb      	str	r3, [r7, #12]
}
 8009cf8:	bf00      	nop
 8009cfa:	e7fe      	b.n	8009cfa <prvDeleteTCB+0x5e>
	}
 8009cfc:	bf00      	nop
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009d04:	b480      	push	{r7}
 8009d06:	b083      	sub	sp, #12
 8009d08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d0a:	4b0c      	ldr	r3, [pc, #48]	; (8009d3c <prvResetNextTaskUnblockTime+0x38>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d104      	bne.n	8009d1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009d14:	4b0a      	ldr	r3, [pc, #40]	; (8009d40 <prvResetNextTaskUnblockTime+0x3c>)
 8009d16:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009d1c:	e008      	b.n	8009d30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d1e:	4b07      	ldr	r3, [pc, #28]	; (8009d3c <prvResetNextTaskUnblockTime+0x38>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	68db      	ldr	r3, [r3, #12]
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	4a04      	ldr	r2, [pc, #16]	; (8009d40 <prvResetNextTaskUnblockTime+0x3c>)
 8009d2e:	6013      	str	r3, [r2, #0]
}
 8009d30:	bf00      	nop
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr
 8009d3c:	200007e8 	.word	0x200007e8
 8009d40:	20000850 	.word	0x20000850

08009d44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d44:	b480      	push	{r7}
 8009d46:	b085      	sub	sp, #20
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	3b04      	subs	r3, #4
 8009d54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009d5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	3b04      	subs	r3, #4
 8009d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	f023 0201 	bic.w	r2, r3, #1
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	3b04      	subs	r3, #4
 8009d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d74:	4a0c      	ldr	r2, [pc, #48]	; (8009da8 <pxPortInitialiseStack+0x64>)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	3b14      	subs	r3, #20
 8009d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	3b04      	subs	r3, #4
 8009d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f06f 0202 	mvn.w	r2, #2
 8009d92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	3b20      	subs	r3, #32
 8009d98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3714      	adds	r7, #20
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr
 8009da8:	08009dad 	.word	0x08009dad

08009dac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009dac:	b480      	push	{r7}
 8009dae:	b085      	sub	sp, #20
 8009db0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009db2:	2300      	movs	r3, #0
 8009db4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009db6:	4b12      	ldr	r3, [pc, #72]	; (8009e00 <prvTaskExitError+0x54>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dbe:	d00a      	beq.n	8009dd6 <prvTaskExitError+0x2a>
	__asm volatile
 8009dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc4:	f383 8811 	msr	BASEPRI, r3
 8009dc8:	f3bf 8f6f 	isb	sy
 8009dcc:	f3bf 8f4f 	dsb	sy
 8009dd0:	60fb      	str	r3, [r7, #12]
}
 8009dd2:	bf00      	nop
 8009dd4:	e7fe      	b.n	8009dd4 <prvTaskExitError+0x28>
	__asm volatile
 8009dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dda:	f383 8811 	msr	BASEPRI, r3
 8009dde:	f3bf 8f6f 	isb	sy
 8009de2:	f3bf 8f4f 	dsb	sy
 8009de6:	60bb      	str	r3, [r7, #8]
}
 8009de8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009dea:	bf00      	nop
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d0fc      	beq.n	8009dec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009df2:	bf00      	nop
 8009df4:	bf00      	nop
 8009df6:	3714      	adds	r7, #20
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr
 8009e00:	2000000c 	.word	0x2000000c
	...

08009e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e10:	4b07      	ldr	r3, [pc, #28]	; (8009e30 <pxCurrentTCBConst2>)
 8009e12:	6819      	ldr	r1, [r3, #0]
 8009e14:	6808      	ldr	r0, [r1, #0]
 8009e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e1a:	f380 8809 	msr	PSP, r0
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f04f 0000 	mov.w	r0, #0
 8009e26:	f380 8811 	msr	BASEPRI, r0
 8009e2a:	4770      	bx	lr
 8009e2c:	f3af 8000 	nop.w

08009e30 <pxCurrentTCBConst2>:
 8009e30:	20000730 	.word	0x20000730
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e34:	bf00      	nop
 8009e36:	bf00      	nop

08009e38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009e38:	4808      	ldr	r0, [pc, #32]	; (8009e5c <prvPortStartFirstTask+0x24>)
 8009e3a:	6800      	ldr	r0, [r0, #0]
 8009e3c:	6800      	ldr	r0, [r0, #0]
 8009e3e:	f380 8808 	msr	MSP, r0
 8009e42:	f04f 0000 	mov.w	r0, #0
 8009e46:	f380 8814 	msr	CONTROL, r0
 8009e4a:	b662      	cpsie	i
 8009e4c:	b661      	cpsie	f
 8009e4e:	f3bf 8f4f 	dsb	sy
 8009e52:	f3bf 8f6f 	isb	sy
 8009e56:	df00      	svc	0
 8009e58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e5a:	bf00      	nop
 8009e5c:	e000ed08 	.word	0xe000ed08

08009e60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b086      	sub	sp, #24
 8009e64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e66:	4b46      	ldr	r3, [pc, #280]	; (8009f80 <xPortStartScheduler+0x120>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a46      	ldr	r2, [pc, #280]	; (8009f84 <xPortStartScheduler+0x124>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d10a      	bne.n	8009e86 <xPortStartScheduler+0x26>
	__asm volatile
 8009e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e74:	f383 8811 	msr	BASEPRI, r3
 8009e78:	f3bf 8f6f 	isb	sy
 8009e7c:	f3bf 8f4f 	dsb	sy
 8009e80:	613b      	str	r3, [r7, #16]
}
 8009e82:	bf00      	nop
 8009e84:	e7fe      	b.n	8009e84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009e86:	4b3e      	ldr	r3, [pc, #248]	; (8009f80 <xPortStartScheduler+0x120>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a3f      	ldr	r2, [pc, #252]	; (8009f88 <xPortStartScheduler+0x128>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d10a      	bne.n	8009ea6 <xPortStartScheduler+0x46>
	__asm volatile
 8009e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	60fb      	str	r3, [r7, #12]
}
 8009ea2:	bf00      	nop
 8009ea4:	e7fe      	b.n	8009ea4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009ea6:	4b39      	ldr	r3, [pc, #228]	; (8009f8c <xPortStartScheduler+0x12c>)
 8009ea8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	781b      	ldrb	r3, [r3, #0]
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	22ff      	movs	r2, #255	; 0xff
 8009eb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	781b      	ldrb	r3, [r3, #0]
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009ec0:	78fb      	ldrb	r3, [r7, #3]
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009ec8:	b2da      	uxtb	r2, r3
 8009eca:	4b31      	ldr	r3, [pc, #196]	; (8009f90 <xPortStartScheduler+0x130>)
 8009ecc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ece:	4b31      	ldr	r3, [pc, #196]	; (8009f94 <xPortStartScheduler+0x134>)
 8009ed0:	2207      	movs	r2, #7
 8009ed2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ed4:	e009      	b.n	8009eea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009ed6:	4b2f      	ldr	r3, [pc, #188]	; (8009f94 <xPortStartScheduler+0x134>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	3b01      	subs	r3, #1
 8009edc:	4a2d      	ldr	r2, [pc, #180]	; (8009f94 <xPortStartScheduler+0x134>)
 8009ede:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ee0:	78fb      	ldrb	r3, [r7, #3]
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	005b      	lsls	r3, r3, #1
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009eea:	78fb      	ldrb	r3, [r7, #3]
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ef2:	2b80      	cmp	r3, #128	; 0x80
 8009ef4:	d0ef      	beq.n	8009ed6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009ef6:	4b27      	ldr	r3, [pc, #156]	; (8009f94 <xPortStartScheduler+0x134>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f1c3 0307 	rsb	r3, r3, #7
 8009efe:	2b04      	cmp	r3, #4
 8009f00:	d00a      	beq.n	8009f18 <xPortStartScheduler+0xb8>
	__asm volatile
 8009f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f06:	f383 8811 	msr	BASEPRI, r3
 8009f0a:	f3bf 8f6f 	isb	sy
 8009f0e:	f3bf 8f4f 	dsb	sy
 8009f12:	60bb      	str	r3, [r7, #8]
}
 8009f14:	bf00      	nop
 8009f16:	e7fe      	b.n	8009f16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f18:	4b1e      	ldr	r3, [pc, #120]	; (8009f94 <xPortStartScheduler+0x134>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	021b      	lsls	r3, r3, #8
 8009f1e:	4a1d      	ldr	r2, [pc, #116]	; (8009f94 <xPortStartScheduler+0x134>)
 8009f20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f22:	4b1c      	ldr	r3, [pc, #112]	; (8009f94 <xPortStartScheduler+0x134>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009f2a:	4a1a      	ldr	r2, [pc, #104]	; (8009f94 <xPortStartScheduler+0x134>)
 8009f2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	b2da      	uxtb	r2, r3
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f36:	4b18      	ldr	r3, [pc, #96]	; (8009f98 <xPortStartScheduler+0x138>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a17      	ldr	r2, [pc, #92]	; (8009f98 <xPortStartScheduler+0x138>)
 8009f3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009f40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f42:	4b15      	ldr	r3, [pc, #84]	; (8009f98 <xPortStartScheduler+0x138>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a14      	ldr	r2, [pc, #80]	; (8009f98 <xPortStartScheduler+0x138>)
 8009f48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009f4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f4e:	f000 f8dd 	bl	800a10c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f52:	4b12      	ldr	r3, [pc, #72]	; (8009f9c <xPortStartScheduler+0x13c>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009f58:	f000 f8fc 	bl	800a154 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f5c:	4b10      	ldr	r3, [pc, #64]	; (8009fa0 <xPortStartScheduler+0x140>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a0f      	ldr	r2, [pc, #60]	; (8009fa0 <xPortStartScheduler+0x140>)
 8009f62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009f66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f68:	f7ff ff66 	bl	8009e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f6c:	f7ff fd4c 	bl	8009a08 <vTaskSwitchContext>
	prvTaskExitError();
 8009f70:	f7ff ff1c 	bl	8009dac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3718      	adds	r7, #24
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	e000ed00 	.word	0xe000ed00
 8009f84:	410fc271 	.word	0x410fc271
 8009f88:	410fc270 	.word	0x410fc270
 8009f8c:	e000e400 	.word	0xe000e400
 8009f90:	2000085c 	.word	0x2000085c
 8009f94:	20000860 	.word	0x20000860
 8009f98:	e000ed20 	.word	0xe000ed20
 8009f9c:	2000000c 	.word	0x2000000c
 8009fa0:	e000ef34 	.word	0xe000ef34

08009fa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
	__asm volatile
 8009faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	607b      	str	r3, [r7, #4]
}
 8009fbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009fbe:	4b0f      	ldr	r3, [pc, #60]	; (8009ffc <vPortEnterCritical+0x58>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	4a0d      	ldr	r2, [pc, #52]	; (8009ffc <vPortEnterCritical+0x58>)
 8009fc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009fc8:	4b0c      	ldr	r3, [pc, #48]	; (8009ffc <vPortEnterCritical+0x58>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d10f      	bne.n	8009ff0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009fd0:	4b0b      	ldr	r3, [pc, #44]	; (800a000 <vPortEnterCritical+0x5c>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00a      	beq.n	8009ff0 <vPortEnterCritical+0x4c>
	__asm volatile
 8009fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fde:	f383 8811 	msr	BASEPRI, r3
 8009fe2:	f3bf 8f6f 	isb	sy
 8009fe6:	f3bf 8f4f 	dsb	sy
 8009fea:	603b      	str	r3, [r7, #0]
}
 8009fec:	bf00      	nop
 8009fee:	e7fe      	b.n	8009fee <vPortEnterCritical+0x4a>
	}
}
 8009ff0:	bf00      	nop
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr
 8009ffc:	2000000c 	.word	0x2000000c
 800a000:	e000ed04 	.word	0xe000ed04

0800a004 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a00a:	4b12      	ldr	r3, [pc, #72]	; (800a054 <vPortExitCritical+0x50>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d10a      	bne.n	800a028 <vPortExitCritical+0x24>
	__asm volatile
 800a012:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a016:	f383 8811 	msr	BASEPRI, r3
 800a01a:	f3bf 8f6f 	isb	sy
 800a01e:	f3bf 8f4f 	dsb	sy
 800a022:	607b      	str	r3, [r7, #4]
}
 800a024:	bf00      	nop
 800a026:	e7fe      	b.n	800a026 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a028:	4b0a      	ldr	r3, [pc, #40]	; (800a054 <vPortExitCritical+0x50>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	3b01      	subs	r3, #1
 800a02e:	4a09      	ldr	r2, [pc, #36]	; (800a054 <vPortExitCritical+0x50>)
 800a030:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a032:	4b08      	ldr	r3, [pc, #32]	; (800a054 <vPortExitCritical+0x50>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d105      	bne.n	800a046 <vPortExitCritical+0x42>
 800a03a:	2300      	movs	r3, #0
 800a03c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	f383 8811 	msr	BASEPRI, r3
}
 800a044:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a046:	bf00      	nop
 800a048:	370c      	adds	r7, #12
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr
 800a052:	bf00      	nop
 800a054:	2000000c 	.word	0x2000000c
	...

0800a060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a060:	f3ef 8009 	mrs	r0, PSP
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	4b15      	ldr	r3, [pc, #84]	; (800a0c0 <pxCurrentTCBConst>)
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	f01e 0f10 	tst.w	lr, #16
 800a070:	bf08      	it	eq
 800a072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a07a:	6010      	str	r0, [r2, #0]
 800a07c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a080:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a084:	f380 8811 	msr	BASEPRI, r0
 800a088:	f3bf 8f4f 	dsb	sy
 800a08c:	f3bf 8f6f 	isb	sy
 800a090:	f7ff fcba 	bl	8009a08 <vTaskSwitchContext>
 800a094:	f04f 0000 	mov.w	r0, #0
 800a098:	f380 8811 	msr	BASEPRI, r0
 800a09c:	bc09      	pop	{r0, r3}
 800a09e:	6819      	ldr	r1, [r3, #0]
 800a0a0:	6808      	ldr	r0, [r1, #0]
 800a0a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a6:	f01e 0f10 	tst.w	lr, #16
 800a0aa:	bf08      	it	eq
 800a0ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a0b0:	f380 8809 	msr	PSP, r0
 800a0b4:	f3bf 8f6f 	isb	sy
 800a0b8:	4770      	bx	lr
 800a0ba:	bf00      	nop
 800a0bc:	f3af 8000 	nop.w

0800a0c0 <pxCurrentTCBConst>:
 800a0c0:	20000730 	.word	0x20000730
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop

0800a0c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a0ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d2:	f383 8811 	msr	BASEPRI, r3
 800a0d6:	f3bf 8f6f 	isb	sy
 800a0da:	f3bf 8f4f 	dsb	sy
 800a0de:	607b      	str	r3, [r7, #4]
}
 800a0e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a0e2:	f7ff fbd9 	bl	8009898 <xTaskIncrementTick>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d003      	beq.n	800a0f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a0ec:	4b06      	ldr	r3, [pc, #24]	; (800a108 <SysTick_Handler+0x40>)
 800a0ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	f383 8811 	msr	BASEPRI, r3
}
 800a0fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a100:	bf00      	nop
 800a102:	3708      	adds	r7, #8
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	e000ed04 	.word	0xe000ed04

0800a10c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a10c:	b480      	push	{r7}
 800a10e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a110:	4b0b      	ldr	r3, [pc, #44]	; (800a140 <vPortSetupTimerInterrupt+0x34>)
 800a112:	2200      	movs	r2, #0
 800a114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a116:	4b0b      	ldr	r3, [pc, #44]	; (800a144 <vPortSetupTimerInterrupt+0x38>)
 800a118:	2200      	movs	r2, #0
 800a11a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a11c:	4b0a      	ldr	r3, [pc, #40]	; (800a148 <vPortSetupTimerInterrupt+0x3c>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a0a      	ldr	r2, [pc, #40]	; (800a14c <vPortSetupTimerInterrupt+0x40>)
 800a122:	fba2 2303 	umull	r2, r3, r2, r3
 800a126:	099b      	lsrs	r3, r3, #6
 800a128:	4a09      	ldr	r2, [pc, #36]	; (800a150 <vPortSetupTimerInterrupt+0x44>)
 800a12a:	3b01      	subs	r3, #1
 800a12c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a12e:	4b04      	ldr	r3, [pc, #16]	; (800a140 <vPortSetupTimerInterrupt+0x34>)
 800a130:	2207      	movs	r2, #7
 800a132:	601a      	str	r2, [r3, #0]
}
 800a134:	bf00      	nop
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr
 800a13e:	bf00      	nop
 800a140:	e000e010 	.word	0xe000e010
 800a144:	e000e018 	.word	0xe000e018
 800a148:	20000000 	.word	0x20000000
 800a14c:	10624dd3 	.word	0x10624dd3
 800a150:	e000e014 	.word	0xe000e014

0800a154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a154:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a164 <vPortEnableVFP+0x10>
 800a158:	6801      	ldr	r1, [r0, #0]
 800a15a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a15e:	6001      	str	r1, [r0, #0]
 800a160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a162:	bf00      	nop
 800a164:	e000ed88 	.word	0xe000ed88

0800a168 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b08a      	sub	sp, #40	; 0x28
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a170:	2300      	movs	r3, #0
 800a172:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a174:	f7ff fad6 	bl	8009724 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a178:	4b5b      	ldr	r3, [pc, #364]	; (800a2e8 <pvPortMalloc+0x180>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d101      	bne.n	800a184 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a180:	f000 f920 	bl	800a3c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a184:	4b59      	ldr	r3, [pc, #356]	; (800a2ec <pvPortMalloc+0x184>)
 800a186:	681a      	ldr	r2, [r3, #0]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4013      	ands	r3, r2
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f040 8093 	bne.w	800a2b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d01d      	beq.n	800a1d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a198:	2208      	movs	r2, #8
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4413      	add	r3, r2
 800a19e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f003 0307 	and.w	r3, r3, #7
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d014      	beq.n	800a1d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f023 0307 	bic.w	r3, r3, #7
 800a1b0:	3308      	adds	r3, #8
 800a1b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f003 0307 	and.w	r3, r3, #7
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00a      	beq.n	800a1d4 <pvPortMalloc+0x6c>
	__asm volatile
 800a1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c2:	f383 8811 	msr	BASEPRI, r3
 800a1c6:	f3bf 8f6f 	isb	sy
 800a1ca:	f3bf 8f4f 	dsb	sy
 800a1ce:	617b      	str	r3, [r7, #20]
}
 800a1d0:	bf00      	nop
 800a1d2:	e7fe      	b.n	800a1d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d06e      	beq.n	800a2b8 <pvPortMalloc+0x150>
 800a1da:	4b45      	ldr	r3, [pc, #276]	; (800a2f0 <pvPortMalloc+0x188>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d869      	bhi.n	800a2b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a1e4:	4b43      	ldr	r3, [pc, #268]	; (800a2f4 <pvPortMalloc+0x18c>)
 800a1e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a1e8:	4b42      	ldr	r3, [pc, #264]	; (800a2f4 <pvPortMalloc+0x18c>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1ee:	e004      	b.n	800a1fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	429a      	cmp	r2, r3
 800a202:	d903      	bls.n	800a20c <pvPortMalloc+0xa4>
 800a204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1f1      	bne.n	800a1f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a20c:	4b36      	ldr	r3, [pc, #216]	; (800a2e8 <pvPortMalloc+0x180>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a212:	429a      	cmp	r2, r3
 800a214:	d050      	beq.n	800a2b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a216:	6a3b      	ldr	r3, [r7, #32]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2208      	movs	r2, #8
 800a21c:	4413      	add	r3, r2
 800a21e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22a:	685a      	ldr	r2, [r3, #4]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	1ad2      	subs	r2, r2, r3
 800a230:	2308      	movs	r3, #8
 800a232:	005b      	lsls	r3, r3, #1
 800a234:	429a      	cmp	r2, r3
 800a236:	d91f      	bls.n	800a278 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4413      	add	r3, r2
 800a23e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	f003 0307 	and.w	r3, r3, #7
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00a      	beq.n	800a260 <pvPortMalloc+0xf8>
	__asm volatile
 800a24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a24e:	f383 8811 	msr	BASEPRI, r3
 800a252:	f3bf 8f6f 	isb	sy
 800a256:	f3bf 8f4f 	dsb	sy
 800a25a:	613b      	str	r3, [r7, #16]
}
 800a25c:	bf00      	nop
 800a25e:	e7fe      	b.n	800a25e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a262:	685a      	ldr	r2, [r3, #4]
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	1ad2      	subs	r2, r2, r3
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a272:	69b8      	ldr	r0, [r7, #24]
 800a274:	f000 f908 	bl	800a488 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a278:	4b1d      	ldr	r3, [pc, #116]	; (800a2f0 <pvPortMalloc+0x188>)
 800a27a:	681a      	ldr	r2, [r3, #0]
 800a27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	4a1b      	ldr	r2, [pc, #108]	; (800a2f0 <pvPortMalloc+0x188>)
 800a284:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a286:	4b1a      	ldr	r3, [pc, #104]	; (800a2f0 <pvPortMalloc+0x188>)
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	4b1b      	ldr	r3, [pc, #108]	; (800a2f8 <pvPortMalloc+0x190>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	429a      	cmp	r2, r3
 800a290:	d203      	bcs.n	800a29a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a292:	4b17      	ldr	r3, [pc, #92]	; (800a2f0 <pvPortMalloc+0x188>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a18      	ldr	r2, [pc, #96]	; (800a2f8 <pvPortMalloc+0x190>)
 800a298:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29c:	685a      	ldr	r2, [r3, #4]
 800a29e:	4b13      	ldr	r3, [pc, #76]	; (800a2ec <pvPortMalloc+0x184>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a2ae:	4b13      	ldr	r3, [pc, #76]	; (800a2fc <pvPortMalloc+0x194>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	4a11      	ldr	r2, [pc, #68]	; (800a2fc <pvPortMalloc+0x194>)
 800a2b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a2b8:	f7ff fa42 	bl	8009740 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2bc:	69fb      	ldr	r3, [r7, #28]
 800a2be:	f003 0307 	and.w	r3, r3, #7
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00a      	beq.n	800a2dc <pvPortMalloc+0x174>
	__asm volatile
 800a2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ca:	f383 8811 	msr	BASEPRI, r3
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f3bf 8f4f 	dsb	sy
 800a2d6:	60fb      	str	r3, [r7, #12]
}
 800a2d8:	bf00      	nop
 800a2da:	e7fe      	b.n	800a2da <pvPortMalloc+0x172>
	return pvReturn;
 800a2dc:	69fb      	ldr	r3, [r7, #28]
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3728      	adds	r7, #40	; 0x28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	2001026c 	.word	0x2001026c
 800a2ec:	20010280 	.word	0x20010280
 800a2f0:	20010270 	.word	0x20010270
 800a2f4:	20010264 	.word	0x20010264
 800a2f8:	20010274 	.word	0x20010274
 800a2fc:	20010278 	.word	0x20010278

0800a300 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b086      	sub	sp, #24
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d04d      	beq.n	800a3ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a312:	2308      	movs	r3, #8
 800a314:	425b      	negs	r3, r3
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	4413      	add	r3, r2
 800a31a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	4b24      	ldr	r3, [pc, #144]	; (800a3b8 <vPortFree+0xb8>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4013      	ands	r3, r2
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d10a      	bne.n	800a344 <vPortFree+0x44>
	__asm volatile
 800a32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a332:	f383 8811 	msr	BASEPRI, r3
 800a336:	f3bf 8f6f 	isb	sy
 800a33a:	f3bf 8f4f 	dsb	sy
 800a33e:	60fb      	str	r3, [r7, #12]
}
 800a340:	bf00      	nop
 800a342:	e7fe      	b.n	800a342 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00a      	beq.n	800a362 <vPortFree+0x62>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a350:	f383 8811 	msr	BASEPRI, r3
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	f3bf 8f4f 	dsb	sy
 800a35c:	60bb      	str	r3, [r7, #8]
}
 800a35e:	bf00      	nop
 800a360:	e7fe      	b.n	800a360 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	685a      	ldr	r2, [r3, #4]
 800a366:	4b14      	ldr	r3, [pc, #80]	; (800a3b8 <vPortFree+0xb8>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4013      	ands	r3, r2
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d01e      	beq.n	800a3ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d11a      	bne.n	800a3ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	685a      	ldr	r2, [r3, #4]
 800a37c:	4b0e      	ldr	r3, [pc, #56]	; (800a3b8 <vPortFree+0xb8>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	43db      	mvns	r3, r3
 800a382:	401a      	ands	r2, r3
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a388:	f7ff f9cc 	bl	8009724 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	685a      	ldr	r2, [r3, #4]
 800a390:	4b0a      	ldr	r3, [pc, #40]	; (800a3bc <vPortFree+0xbc>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4413      	add	r3, r2
 800a396:	4a09      	ldr	r2, [pc, #36]	; (800a3bc <vPortFree+0xbc>)
 800a398:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a39a:	6938      	ldr	r0, [r7, #16]
 800a39c:	f000 f874 	bl	800a488 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a3a0:	4b07      	ldr	r3, [pc, #28]	; (800a3c0 <vPortFree+0xc0>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	3301      	adds	r3, #1
 800a3a6:	4a06      	ldr	r2, [pc, #24]	; (800a3c0 <vPortFree+0xc0>)
 800a3a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a3aa:	f7ff f9c9 	bl	8009740 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a3ae:	bf00      	nop
 800a3b0:	3718      	adds	r7, #24
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	20010280 	.word	0x20010280
 800a3bc:	20010270 	.word	0x20010270
 800a3c0:	2001027c 	.word	0x2001027c

0800a3c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b085      	sub	sp, #20
 800a3c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a3ca:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 800a3ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a3d0:	4b27      	ldr	r3, [pc, #156]	; (800a470 <prvHeapInit+0xac>)
 800a3d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f003 0307 	and.w	r3, r3, #7
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00c      	beq.n	800a3f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	3307      	adds	r3, #7
 800a3e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f023 0307 	bic.w	r3, r3, #7
 800a3ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	1ad3      	subs	r3, r2, r3
 800a3f2:	4a1f      	ldr	r2, [pc, #124]	; (800a470 <prvHeapInit+0xac>)
 800a3f4:	4413      	add	r3, r2
 800a3f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a3fc:	4a1d      	ldr	r2, [pc, #116]	; (800a474 <prvHeapInit+0xb0>)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a402:	4b1c      	ldr	r3, [pc, #112]	; (800a474 <prvHeapInit+0xb0>)
 800a404:	2200      	movs	r2, #0
 800a406:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	4413      	add	r3, r2
 800a40e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a410:	2208      	movs	r2, #8
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	1a9b      	subs	r3, r3, r2
 800a416:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f023 0307 	bic.w	r3, r3, #7
 800a41e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	4a15      	ldr	r2, [pc, #84]	; (800a478 <prvHeapInit+0xb4>)
 800a424:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a426:	4b14      	ldr	r3, [pc, #80]	; (800a478 <prvHeapInit+0xb4>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	2200      	movs	r2, #0
 800a42c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a42e:	4b12      	ldr	r3, [pc, #72]	; (800a478 <prvHeapInit+0xb4>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	2200      	movs	r2, #0
 800a434:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	68fa      	ldr	r2, [r7, #12]
 800a43e:	1ad2      	subs	r2, r2, r3
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a444:	4b0c      	ldr	r3, [pc, #48]	; (800a478 <prvHeapInit+0xb4>)
 800a446:	681a      	ldr	r2, [r3, #0]
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	4a0a      	ldr	r2, [pc, #40]	; (800a47c <prvHeapInit+0xb8>)
 800a452:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	4a09      	ldr	r2, [pc, #36]	; (800a480 <prvHeapInit+0xbc>)
 800a45a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a45c:	4b09      	ldr	r3, [pc, #36]	; (800a484 <prvHeapInit+0xc0>)
 800a45e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a462:	601a      	str	r2, [r3, #0]
}
 800a464:	bf00      	nop
 800a466:	3714      	adds	r7, #20
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr
 800a470:	20000864 	.word	0x20000864
 800a474:	20010264 	.word	0x20010264
 800a478:	2001026c 	.word	0x2001026c
 800a47c:	20010274 	.word	0x20010274
 800a480:	20010270 	.word	0x20010270
 800a484:	20010280 	.word	0x20010280

0800a488 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a490:	4b28      	ldr	r3, [pc, #160]	; (800a534 <prvInsertBlockIntoFreeList+0xac>)
 800a492:	60fb      	str	r3, [r7, #12]
 800a494:	e002      	b.n	800a49c <prvInsertBlockIntoFreeList+0x14>
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	60fb      	str	r3, [r7, #12]
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d8f7      	bhi.n	800a496 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	68ba      	ldr	r2, [r7, #8]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	687a      	ldr	r2, [r7, #4]
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d108      	bne.n	800a4ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	441a      	add	r2, r3
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	441a      	add	r2, r3
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d118      	bne.n	800a510 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	4b15      	ldr	r3, [pc, #84]	; (800a538 <prvInsertBlockIntoFreeList+0xb0>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d00d      	beq.n	800a506 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	441a      	add	r2, r3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	e008      	b.n	800a518 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a506:	4b0c      	ldr	r3, [pc, #48]	; (800a538 <prvInsertBlockIntoFreeList+0xb0>)
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	601a      	str	r2, [r3, #0]
 800a50e:	e003      	b.n	800a518 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681a      	ldr	r2, [r3, #0]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d002      	beq.n	800a526 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a526:	bf00      	nop
 800a528:	3714      	adds	r7, #20
 800a52a:	46bd      	mov	sp, r7
 800a52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a530:	4770      	bx	lr
 800a532:	bf00      	nop
 800a534:	20010264 	.word	0x20010264
 800a538:	2001026c 	.word	0x2001026c

0800a53c <__libc_init_array>:
 800a53c:	b570      	push	{r4, r5, r6, lr}
 800a53e:	4d0d      	ldr	r5, [pc, #52]	; (800a574 <__libc_init_array+0x38>)
 800a540:	4c0d      	ldr	r4, [pc, #52]	; (800a578 <__libc_init_array+0x3c>)
 800a542:	1b64      	subs	r4, r4, r5
 800a544:	10a4      	asrs	r4, r4, #2
 800a546:	2600      	movs	r6, #0
 800a548:	42a6      	cmp	r6, r4
 800a54a:	d109      	bne.n	800a560 <__libc_init_array+0x24>
 800a54c:	4d0b      	ldr	r5, [pc, #44]	; (800a57c <__libc_init_array+0x40>)
 800a54e:	4c0c      	ldr	r4, [pc, #48]	; (800a580 <__libc_init_array+0x44>)
 800a550:	f000 f8e2 	bl	800a718 <_init>
 800a554:	1b64      	subs	r4, r4, r5
 800a556:	10a4      	asrs	r4, r4, #2
 800a558:	2600      	movs	r6, #0
 800a55a:	42a6      	cmp	r6, r4
 800a55c:	d105      	bne.n	800a56a <__libc_init_array+0x2e>
 800a55e:	bd70      	pop	{r4, r5, r6, pc}
 800a560:	f855 3b04 	ldr.w	r3, [r5], #4
 800a564:	4798      	blx	r3
 800a566:	3601      	adds	r6, #1
 800a568:	e7ee      	b.n	800a548 <__libc_init_array+0xc>
 800a56a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a56e:	4798      	blx	r3
 800a570:	3601      	adds	r6, #1
 800a572:	e7f2      	b.n	800a55a <__libc_init_array+0x1e>
 800a574:	0800aaf4 	.word	0x0800aaf4
 800a578:	0800aaf4 	.word	0x0800aaf4
 800a57c:	0800aaf4 	.word	0x0800aaf4
 800a580:	0800aaf8 	.word	0x0800aaf8

0800a584 <memset>:
 800a584:	4402      	add	r2, r0
 800a586:	4603      	mov	r3, r0
 800a588:	4293      	cmp	r3, r2
 800a58a:	d100      	bne.n	800a58e <memset+0xa>
 800a58c:	4770      	bx	lr
 800a58e:	f803 1b01 	strb.w	r1, [r3], #1
 800a592:	e7f9      	b.n	800a588 <memset+0x4>

0800a594 <_free_r>:
 800a594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a596:	2900      	cmp	r1, #0
 800a598:	d044      	beq.n	800a624 <_free_r+0x90>
 800a59a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a59e:	9001      	str	r0, [sp, #4]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f1a1 0404 	sub.w	r4, r1, #4
 800a5a6:	bfb8      	it	lt
 800a5a8:	18e4      	addlt	r4, r4, r3
 800a5aa:	f000 f8a9 	bl	800a700 <__malloc_lock>
 800a5ae:	4a1e      	ldr	r2, [pc, #120]	; (800a628 <_free_r+0x94>)
 800a5b0:	9801      	ldr	r0, [sp, #4]
 800a5b2:	6813      	ldr	r3, [r2, #0]
 800a5b4:	b933      	cbnz	r3, 800a5c4 <_free_r+0x30>
 800a5b6:	6063      	str	r3, [r4, #4]
 800a5b8:	6014      	str	r4, [r2, #0]
 800a5ba:	b003      	add	sp, #12
 800a5bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a5c0:	f000 b8a4 	b.w	800a70c <__malloc_unlock>
 800a5c4:	42a3      	cmp	r3, r4
 800a5c6:	d908      	bls.n	800a5da <_free_r+0x46>
 800a5c8:	6825      	ldr	r5, [r4, #0]
 800a5ca:	1961      	adds	r1, r4, r5
 800a5cc:	428b      	cmp	r3, r1
 800a5ce:	bf01      	itttt	eq
 800a5d0:	6819      	ldreq	r1, [r3, #0]
 800a5d2:	685b      	ldreq	r3, [r3, #4]
 800a5d4:	1949      	addeq	r1, r1, r5
 800a5d6:	6021      	streq	r1, [r4, #0]
 800a5d8:	e7ed      	b.n	800a5b6 <_free_r+0x22>
 800a5da:	461a      	mov	r2, r3
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	b10b      	cbz	r3, 800a5e4 <_free_r+0x50>
 800a5e0:	42a3      	cmp	r3, r4
 800a5e2:	d9fa      	bls.n	800a5da <_free_r+0x46>
 800a5e4:	6811      	ldr	r1, [r2, #0]
 800a5e6:	1855      	adds	r5, r2, r1
 800a5e8:	42a5      	cmp	r5, r4
 800a5ea:	d10b      	bne.n	800a604 <_free_r+0x70>
 800a5ec:	6824      	ldr	r4, [r4, #0]
 800a5ee:	4421      	add	r1, r4
 800a5f0:	1854      	adds	r4, r2, r1
 800a5f2:	42a3      	cmp	r3, r4
 800a5f4:	6011      	str	r1, [r2, #0]
 800a5f6:	d1e0      	bne.n	800a5ba <_free_r+0x26>
 800a5f8:	681c      	ldr	r4, [r3, #0]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	6053      	str	r3, [r2, #4]
 800a5fe:	4421      	add	r1, r4
 800a600:	6011      	str	r1, [r2, #0]
 800a602:	e7da      	b.n	800a5ba <_free_r+0x26>
 800a604:	d902      	bls.n	800a60c <_free_r+0x78>
 800a606:	230c      	movs	r3, #12
 800a608:	6003      	str	r3, [r0, #0]
 800a60a:	e7d6      	b.n	800a5ba <_free_r+0x26>
 800a60c:	6825      	ldr	r5, [r4, #0]
 800a60e:	1961      	adds	r1, r4, r5
 800a610:	428b      	cmp	r3, r1
 800a612:	bf04      	itt	eq
 800a614:	6819      	ldreq	r1, [r3, #0]
 800a616:	685b      	ldreq	r3, [r3, #4]
 800a618:	6063      	str	r3, [r4, #4]
 800a61a:	bf04      	itt	eq
 800a61c:	1949      	addeq	r1, r1, r5
 800a61e:	6021      	streq	r1, [r4, #0]
 800a620:	6054      	str	r4, [r2, #4]
 800a622:	e7ca      	b.n	800a5ba <_free_r+0x26>
 800a624:	b003      	add	sp, #12
 800a626:	bd30      	pop	{r4, r5, pc}
 800a628:	20010284 	.word	0x20010284

0800a62c <cleanup_glue>:
 800a62c:	b538      	push	{r3, r4, r5, lr}
 800a62e:	460c      	mov	r4, r1
 800a630:	6809      	ldr	r1, [r1, #0]
 800a632:	4605      	mov	r5, r0
 800a634:	b109      	cbz	r1, 800a63a <cleanup_glue+0xe>
 800a636:	f7ff fff9 	bl	800a62c <cleanup_glue>
 800a63a:	4621      	mov	r1, r4
 800a63c:	4628      	mov	r0, r5
 800a63e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a642:	f7ff bfa7 	b.w	800a594 <_free_r>
	...

0800a648 <_reclaim_reent>:
 800a648:	4b2c      	ldr	r3, [pc, #176]	; (800a6fc <_reclaim_reent+0xb4>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4283      	cmp	r3, r0
 800a64e:	b570      	push	{r4, r5, r6, lr}
 800a650:	4604      	mov	r4, r0
 800a652:	d051      	beq.n	800a6f8 <_reclaim_reent+0xb0>
 800a654:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a656:	b143      	cbz	r3, 800a66a <_reclaim_reent+0x22>
 800a658:	68db      	ldr	r3, [r3, #12]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d14a      	bne.n	800a6f4 <_reclaim_reent+0xac>
 800a65e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a660:	6819      	ldr	r1, [r3, #0]
 800a662:	b111      	cbz	r1, 800a66a <_reclaim_reent+0x22>
 800a664:	4620      	mov	r0, r4
 800a666:	f7ff ff95 	bl	800a594 <_free_r>
 800a66a:	6961      	ldr	r1, [r4, #20]
 800a66c:	b111      	cbz	r1, 800a674 <_reclaim_reent+0x2c>
 800a66e:	4620      	mov	r0, r4
 800a670:	f7ff ff90 	bl	800a594 <_free_r>
 800a674:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a676:	b111      	cbz	r1, 800a67e <_reclaim_reent+0x36>
 800a678:	4620      	mov	r0, r4
 800a67a:	f7ff ff8b 	bl	800a594 <_free_r>
 800a67e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a680:	b111      	cbz	r1, 800a688 <_reclaim_reent+0x40>
 800a682:	4620      	mov	r0, r4
 800a684:	f7ff ff86 	bl	800a594 <_free_r>
 800a688:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a68a:	b111      	cbz	r1, 800a692 <_reclaim_reent+0x4a>
 800a68c:	4620      	mov	r0, r4
 800a68e:	f7ff ff81 	bl	800a594 <_free_r>
 800a692:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a694:	b111      	cbz	r1, 800a69c <_reclaim_reent+0x54>
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff ff7c 	bl	800a594 <_free_r>
 800a69c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a69e:	b111      	cbz	r1, 800a6a6 <_reclaim_reent+0x5e>
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f7ff ff77 	bl	800a594 <_free_r>
 800a6a6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a6a8:	b111      	cbz	r1, 800a6b0 <_reclaim_reent+0x68>
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	f7ff ff72 	bl	800a594 <_free_r>
 800a6b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6b2:	b111      	cbz	r1, 800a6ba <_reclaim_reent+0x72>
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	f7ff ff6d 	bl	800a594 <_free_r>
 800a6ba:	69a3      	ldr	r3, [r4, #24]
 800a6bc:	b1e3      	cbz	r3, 800a6f8 <_reclaim_reent+0xb0>
 800a6be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	4798      	blx	r3
 800a6c4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a6c6:	b1b9      	cbz	r1, 800a6f8 <_reclaim_reent+0xb0>
 800a6c8:	4620      	mov	r0, r4
 800a6ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a6ce:	f7ff bfad 	b.w	800a62c <cleanup_glue>
 800a6d2:	5949      	ldr	r1, [r1, r5]
 800a6d4:	b941      	cbnz	r1, 800a6e8 <_reclaim_reent+0xa0>
 800a6d6:	3504      	adds	r5, #4
 800a6d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6da:	2d80      	cmp	r5, #128	; 0x80
 800a6dc:	68d9      	ldr	r1, [r3, #12]
 800a6de:	d1f8      	bne.n	800a6d2 <_reclaim_reent+0x8a>
 800a6e0:	4620      	mov	r0, r4
 800a6e2:	f7ff ff57 	bl	800a594 <_free_r>
 800a6e6:	e7ba      	b.n	800a65e <_reclaim_reent+0x16>
 800a6e8:	680e      	ldr	r6, [r1, #0]
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	f7ff ff52 	bl	800a594 <_free_r>
 800a6f0:	4631      	mov	r1, r6
 800a6f2:	e7ef      	b.n	800a6d4 <_reclaim_reent+0x8c>
 800a6f4:	2500      	movs	r5, #0
 800a6f6:	e7ef      	b.n	800a6d8 <_reclaim_reent+0x90>
 800a6f8:	bd70      	pop	{r4, r5, r6, pc}
 800a6fa:	bf00      	nop
 800a6fc:	20000010 	.word	0x20000010

0800a700 <__malloc_lock>:
 800a700:	4801      	ldr	r0, [pc, #4]	; (800a708 <__malloc_lock+0x8>)
 800a702:	f7f7 bb46 	b.w	8001d92 <__retarget_lock_acquire_recursive>
 800a706:	bf00      	nop
 800a708:	20000720 	.word	0x20000720

0800a70c <__malloc_unlock>:
 800a70c:	4801      	ldr	r0, [pc, #4]	; (800a714 <__malloc_unlock+0x8>)
 800a70e:	f7f7 bb54 	b.w	8001dba <__retarget_lock_release_recursive>
 800a712:	bf00      	nop
 800a714:	20000720 	.word	0x20000720

0800a718 <_init>:
 800a718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a71a:	bf00      	nop
 800a71c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a71e:	bc08      	pop	{r3}
 800a720:	469e      	mov	lr, r3
 800a722:	4770      	bx	lr

0800a724 <_fini>:
 800a724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a726:	bf00      	nop
 800a728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a72a:	bc08      	pop	{r3}
 800a72c:	469e      	mov	lr, r3
 800a72e:	4770      	bx	lr
