{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709911986917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709911986918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 09:33:06 2024 " "Processing started: Fri Mar  8 09:33:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709911986918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911986918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911986918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709911987961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709911987962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n AlteraTimer.sv(2) " "Verilog HDL Declaration information at AlteraTimer.sv(2): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709912000405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alteratimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file alteratimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraTimer " "Found entity 1: AlteraTimer" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisemultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwisemultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseMultiplier " "Found entity 1: BitwiseMultiplier" {  } { { "BitwiseMultiplier.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/BitwiseMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divid.sv 1 1 " "Found 1 design units, including 1 entities, in source file divid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divid " "Found entity 1: divid" {  } { { "divid.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_bits " "Found entity 1: and_N_bits" {  } { { "and_N_bits.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/and_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop1.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop1 " "Found entity 1: FlipFlop1" {  } { { "FlipFlop1.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/FlipFlop1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop2.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop2 " "Found entity 1: FlipFlop2" {  } { { "FlipFlop2.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/FlipFlop2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modu " "Found entity 1: modu" {  } { { "modu.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/modu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_bits " "Found entity 1: or_N_bits" {  } { { "or_N_bits.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/or_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subt.sv 1 1 " "Found 1 design units, including 1 entities, in source file subt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subt " "Found entity 1: subt" {  } { { "subt.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/subt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_1 " "Found entity 1: sum_1" {  } { { "sum_1.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/sum_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_bits " "Found entity 1: xor_N_bits" {  } { { "xor_N_bits.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/xor_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709912000426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_menor_b comparator.sv(7) " "Verilog HDL Implicit Net warning at comparator.sv(7): created implicit net for \"a_menor_b\"" {  } { { "comparator.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/comparator.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlteraTimer " "Elaborating entity \"AlteraTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709912000471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop1 FlipFlop1:ff1_inst " "Elaborating entity \"FlipFlop1\" for hierarchy \"FlipFlop1:ff1_inst\"" {  } { { "AlteraTimer.sv" "ff1_inst" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "AlteraTimer.sv" "alu_inst" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum alu:alu_inst\|sum:adder " "Elaborating entity \"sum\" for hierarchy \"alu:alu_inst\|sum:adder\"" {  } { { "alu.sv" "adder" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_1 alu:alu_inst\|sum:adder\|sum_1:adder_instances\[0\].adder_instance " "Elaborating entity \"sum_1\" for hierarchy \"alu:alu_inst\|sum:adder\|sum_1:adder_instances\[0\].adder_instance\"" {  } { { "sum.sv" "adder_instances\[0\].adder_instance" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/sum.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subt alu:alu_inst\|subt:subtract " "Elaborating entity \"subt\" for hierarchy \"alu:alu_inst\|subt:subtract\"" {  } { { "alu.sv" "subtract" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mayor_b subt.sv(20) " "Verilog HDL or VHDL warning at subt.sv(20): object \"a_mayor_b\" assigned a value but never read" {  } { { "subt.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/subt.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709912000502 "|AlteraTimer|alu:alu_inst|subt:subtract"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divid alu:alu_inst\|divid:divi " "Elaborating entity \"divid\" for hierarchy \"alu:alu_inst\|divid:divi\"" {  } { { "alu.sv" "divi" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mayor_b divid.sv(6) " "Verilog HDL or VHDL warning at divid.sv(6): object \"a_mayor_b\" assigned a value but never read" {  } { { "divid.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709912000508 "|AlteraTimer|alu:alu_inst|divid:divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modu alu:alu_inst\|modu:mod " "Elaborating entity \"modu\" for hierarchy \"alu:alu_inst\|modu:mod\"" {  } { { "alu.sv" "mod" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseMultiplier alu:alu_inst\|BitwiseMultiplier:multiplier1 " "Elaborating entity \"BitwiseMultiplier\" for hierarchy \"alu:alu_inst\|BitwiseMultiplier:multiplier1\"" {  } { { "alu.sv" "multiplier1" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000517 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "-1 3 0 M BitwiseMultiplier.sv(50) " "Verilog HDL error at BitwiseMultiplier.sv(50): index -1 cannot fall outside the declared range \[3:0\] for vector \"M\"" {  } { { "BitwiseMultiplier.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/BitwiseMultiplier.sv" 50 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000519 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "alu:alu_inst\|BitwiseMultiplier:multiplier1 " "Can't elaborate user hierarchy \"alu:alu_inst\|BitwiseMultiplier:multiplier1\"" {  } { { "alu.sv" "multiplier1" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 31 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709912000520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/output_files/problema2.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/output_files/problema2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000541 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709912000586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar  8 09:33:20 2024 " "Processing ended: Fri Mar  8 09:33:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709912000586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709912000586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709912000586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709912000586 ""}
