Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 15:50:54 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/GenerationGenerator_timing_synth.rpt
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 3.633ns (61.340%)  route 2.290ns (38.660%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.973     0.973    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
                         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[1]
                         net (fo=2, unplaced)         0.800     4.227    grp_GenerationGenerator_generateGeneration_fu_114/GenerationGenerator_randomNumbers_V_q0[1]
                         LUT4 (Prop_lut4_I1_O)        0.150     4.377 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.377    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     4.930 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.930    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.044    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, unplaced)        0.969     6.127    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.251 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, unplaced)        0.521     6.772    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
                         LUT4 (Prop_lut4_I2_O)        0.124     6.896 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.896    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[31]_i_1_n_0
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          0.924    20.924    grp_GenerationGenerator_generateGeneration_fu_114/clk
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDRE (Setup_fdre_C_D)       -0.064    20.825    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]
  -------------------------------------------------------------------
                         required time                         20.825    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 13.929    




