# Source Code Directory

ì‹¤ì œ êµ¬í˜„ ì½”ë“œë¥¼ ìœ„í•œ ë””ë ‰í† ë¦¬

---

## ğŸ”„ ì „ì²´ ê°œë°œ í†µí•© í”Œë¡œìš°

```mermaid
graph TB
    Start([í”„ë¡œì íŠ¸ ì‹œì‘]) --> Plan[ë¬¸ì„œ ê²€í† ]
    
    Plan --> Parallel{ë³‘ë ¬ ê°œë°œ}
    
    Parallel -->|FPGA íŒ€| FPGA1[FPGA ê°œë°œ]
    Parallel -->|i.MX8MP íŒ€| IMX1[i.MX8MP ê°œë°œ]
    
    FPGA1 --> FPGA2[IP ì„¤ì •]
    FPGA2 --> FPGA3[RTL ê°œë°œ]
    FPGA3 --> FPGA4[ì‹œë®¬ë ˆì´ì…˜]
    FPGA4 --> FPGA5[í•©ì„± & êµ¬í˜„]
    FPGA5 --> FPGA6[ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼]
    FPGA6 --> FPGAReady{FPGA ì™„ë£Œ?}
    
    IMX1 --> IMX2[Device Tree]
    IMX2 --> IMX3[DT ì»´íŒŒì¼]
    IMX3 --> IMX4[ì»¤ë„ ë°°í¬]
    IMX4 --> IMX5[ë“œë¼ì´ë²„ í™•ì¸]
    IMX5 --> IMX6[ìŠ¤í¬ë¦½íŠ¸ ì‘ì„±]
    IMX6 --> IMXReady{i.MX8MP ì™„ë£Œ?}
    
    FPGAReady -->|Yes| Integration[í†µí•© í…ŒìŠ¤íŠ¸]
    IMXReady -->|Yes| Integration
    
    Integration --> Test1[1. FPGA Config í™•ì¸]
    Test1 --> Test2[2. MIPI ì—°ê²° í™•ì¸]
    Test2 --> Test3[3. ë°ì´í„° ìº¡ì²˜]
    Test3 --> Test4[4. ë¬´ê²°ì„± ê²€ì¦]
    
    Test4 --> Final{ê²€ì¦ í†µê³¼?}
    Final -->|No| Debug{ë¬¸ì œ ì˜ì—­?}
    Debug -->|FPGA| FPGA3
    Debug -->|i.MX8MP| IMX2
    Debug -->|ë‘˜ ë‹¤| Integration
    
    Final -->|Yes| Complete([í”„ë¡œì íŠ¸ ì™„ë£Œ ğŸ‰])
    
    style Start fill:#e1f5ff
    style Complete fill:#e1ffe1
    style Parallel fill:#fff4e1
    style FPGAReady fill:#fff4e1
    style IMXReady fill:#fff4e1
    style Final fill:#fff4e1
    style Debug fill:#ffe1e1
```

---

## ğŸ¯ íŒ€ë³„ ì‘ì—… íë¦„

### FPGA íŒ€ (Day 1-4)

```mermaid
gantt
    title FPGA ê°œë°œ ì¼ì •
    dateFormat YYYY-MM-DD
    
    section Setup
    IP ì„¤ì •           :a1, 2026-01-07, 1d
    
    section RTL
    ë°ì´í„° íŒ¨í‚¹       :a2, after a1, 1d
    MIPI FSM          :a3, after a2, 1d
    í”„ë ˆì„ ìƒì„±       :a4, after a3, 1d
    
    section í†µí•©
    Top ëª¨ë“ˆ          :a5, after a4, 1d
    ì œì•½ ì„¤ì •         :a6, after a5, 1d
    
    section ê²€ì¦
    í•©ì„± & êµ¬í˜„       :a7, after a6, 1d
    ILA ê²€ì¦          :a8, after a7, 1d
```

### i.MX8MP íŒ€ (Day 1-4)

```mermaid
gantt
    title i.MX8MP ê°œë°œ ì¼ì •
    dateFormat YYYY-MM-DD
    
    section ë¶„ì„
    ì‚¬ì–‘ í™•ì •         :b1, 2026-01-07, 1d
    
    section DT
    Device Tree ì‘ì„±  :b2, after b1, 1d
    DT ì»´íŒŒì¼         :b3, after b2, 1d
    
    section ë°°í¬
    ì»¤ë„ ë°°í¬         :b4, after b3, 1d
    ë“œë¼ì´ë²„ í™•ì¸     :b5, after b4, 1d
    
    section ìŠ¤í¬ë¦½íŠ¸
    ìº¡ì²˜ ìŠ¤í¬ë¦½íŠ¸     :b6, after b5, 1d
    ê²€ì¦ ìŠ¤í¬ë¦½íŠ¸     :b7, after b6, 1d
```

---

## ğŸ” í†µí•© í…ŒìŠ¤íŠ¸ í”Œë¡œìš°

```mermaid
sequenceDiagram
    participant User as í…ŒìŠ¤íŠ¸ ë‹´ë‹¹ì
    participant FPGA as FPGA
    participant PHY as MIPI D-PHY
    participant IMX as i.MX8MP
    participant Script as ê²€ì¦ ìŠ¤í¬ë¦½íŠ¸
    
    Note over User: Day 5: í†µí•© í…ŒìŠ¤íŠ¸
    
    User->>FPGA: 1. DONE ìƒíƒœ í™•ì¸
    FPGA-->>User: DONE = High âœ…
    
    User->>IMX: 2. ë“œë¼ì´ë²„ í™•ì¸
    IMX-->>User: /dev/video0 ì¡´ì¬ âœ…
    
    User->>FPGA: 3. ë°ì´í„° ì „ì†¡ ì‹œì‘
    FPGA->>PHY: MIPI íŒ¨í‚· (FSâ†’LSâ†’Payloadâ†’FE)
    PHY->>IMX: 4-Lane ì „ì†¡
    IMX->>IMX: ISI â†’ DRAM ì €ì¥
    
    User->>IMX: 4. v4l2-ctl ìº¡ì²˜
    IMX-->>User: capture.raw (8192 bytes)
    
    User->>Script: 5. verify.py ì‹¤í–‰
    Script->>Script: RAW8 â†’ 16-bit ë³µì›
    Script->>Script: ë°ì´í„° ë¹„êµ
    
    alt ë°ì´í„° ë¶ˆì¼ì¹˜
        Script-->>User: ì˜¤í”„ì…‹: 1024, ê¸°ëŒ€: 0xABCD, ì‹¤ì œ: 0xABDC
        User->>FPGA: Endian í™•ì¸
        User->>IMX: ë³µì› ë¡œì§ í™•ì¸
    else ë°ì´í„° ì¼ì¹˜
        Script-->>User: ë¬´ê²°ì„± 100% âœ…
        Note over User: í”„ë¡œì íŠ¸ ì™„ë£Œ!
    end
```

---

## ğŸ“ êµ¬ì¡°

```
source/
â”œâ”€â”€ fpga/         FPGA (Xilinx Artix-7) ê´€ë ¨ ì½”ë“œ
â”‚   â”œâ”€â”€ rtl/      Verilog/VHDL RTL
â”‚   â”œâ”€â”€ ip/       Vivado IP ì„¤ì •
â”‚   â”œâ”€â”€ constraints/ XDC ì œì•½ íŒŒì¼
â”‚   â””â”€â”€ sim/      í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚
â””â”€â”€ imx8mp/       i.MX8MP ê´€ë ¨ ì½”ë“œ
    â”œâ”€â”€ device-tree/ Device Tree ì„¤ì •
    â”œâ”€â”€ scripts/  ìŠ¤í¬ë¦½íŠ¸ (ìº¡ì²˜, ê²€ì¦)
    â””â”€â”€ drivers/  ë“œë¼ì´ë²„ (í•„ìš” ì‹œ)
```

---

## ğŸ“‹ í†µí•© ì²´í¬ë¦¬ìŠ¤íŠ¸

### ì‚¬ì „ ì¤€ë¹„
- [ ] FPGA ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ì¤€ë¹„ (.bit)
- [ ] i.MX8MP ì»¤ë„ ì´ë¯¸ì§€ ì¤€ë¹„
- [ ] Device Tree Blob ì¤€ë¹„ (.dtb)
- [ ] ê²€ì¦ ìŠ¤í¬ë¦½íŠ¸ ì¤€ë¹„ (capture.sh, verify.py)

### í•˜ë“œì›¨ì–´ ì—°ê²°
- [ ] FPGA â†” i.MX8MP MIPI ì—°ê²°
- [ ] SPI ì—°ê²° (Configìš©)
- [ ] ì „ì› ë° Clock ì—°ê²°
- [ ] UART ë””ë²„ê·¸ ì—°ê²°

### FPGA ì¸¡
- [ ] FPGA Configuration ì™„ë£Œ
- [ ] DONE ì‹ í˜¸ í™•ì¸
- [ ] ILA ì‹ í˜¸ í™•ì¸ (TVALID, TREADY, TLAST)
- [ ] MIPI íŒ¨í‚· ì¶œë ¥ í™•ì¸

### i.MX8MP ì¸¡
- [ ] ì»¤ë„ ë¶€íŒ… ì„±ê³µ
- [ ] /dev/video0 ìƒì„± í™•ì¸
- [ ] ISI clock í™œì„±í™”
- [ ] dmesg ì—ëŸ¬ ì—†ìŒ

### ë°ì´í„° ê²€ì¦
- [ ] íŒŒì¼ í¬ê¸°: 8192 bytes
- [ ] ë°ì´í„° ë¬´ê²°ì„±: 100%
- [ ] ì—°ì† ìº¡ì²˜ ì„±ê³µ (10íšŒ ì´ìƒ)
- [ ] MIPI PHY ì—ëŸ¬: 0ê±´

---

## ğŸš¨ í†µí•© í…ŒìŠ¤íŠ¸ ì‹œ ì£¼ì˜ì‚¬í•­

### FPGA
1. **Configuration ìˆœì„œ ì—„ìˆ˜**: i.MX8MP SPI â†’ FPGA Config â†’ DONE í™•ì¸
2. **íƒ€ì´ë° ê²€ì¦**: ILAë¡œ AXI Handshake í™•ì¸ í•„ìˆ˜
3. **Clock ì•ˆì •í™”**: ìµœì†Œ 10ms ëŒ€ê¸° í›„ ë°ì´í„° ì „ì†¡

### i.MX8MP
1. **ë“œë¼ì´ë²„ ë¡œë“œ í™•ì¸**: ë§¤ ë¶€íŒ… ì‹œ `lsmod` í™•ì¸
2. **ISI ì´ˆê¸°í™”**: setup_isi.sh ì‹¤í–‰ í•„ìˆ˜
3. **ë©”ëª¨ë¦¬ ì •ë ¬**: stride = 512, 64-byte ì •ë ¬ ì¬í™•ì¸

### í†µí•©
1. **ì ì§„ì  í…ŒìŠ¤íŠ¸**: í•œ í”„ë ˆì„ì”© í™•ì¸ í›„ ì—°ì† í…ŒìŠ¤íŠ¸
2. **ë¡œê·¸ ìˆ˜ì§‘**: dmesg, ILA ë¡œê·¸ ì €ì¥
3. **ì¬í˜„ì„± í™•ë³´**: ì‹¤íŒ¨ ì‹œ ì¬í˜„ ê°€ëŠ¥í•˜ë„ë¡ ì¡°ê±´ ê¸°ë¡

---

## ğŸš€ ì‹œì‘í•˜ê¸°

### FPGA ê°œë°œ
1. [fpga/README.md](fpga/README.md) ì°¸ì¡°
2. Task ê°€ì´ë“œ: [../agent-guide/agent-prompts.md](../agent-guide/agent-prompts.md)
3. 5ì¼ ê³„íš: [../agent-guide/todo-list-5days.md](../agent-guide/todo-list-5days.md)

### i.MX8MP ê°œë°œ
1. [imx8mp/README.md](imx8mp/README.md) ì°¸ì¡°
2. Device Tree ê°€ì´ë“œ: [../agent-guide/agent-prompts.md](../agent-guide/agent-prompts.md)

---

## ğŸ“š ì°¸ê³  ë¬¸ì„œ

**í”„ë¡œì íŠ¸ ë¬¸ì„œ**: [../agent-guide/](../agent-guide/) í´ë”  
**FPGA ìƒì„¸**: [fpga/README.md](fpga/README.md)  
**i.MX8MP ìƒì„¸**: [imx8mp/README.md](imx8mp/README.md)
