Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 19:37:14 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (48)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (48)
-------------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.521     -196.221                     75                   75        0.073        0.000                      0                   75       16.667        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 19.999}     39.998          25.001          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          
sysclk                  {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.499        0.000                      0                   75        0.368        0.000                      0                   75       19.499        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.478        0.000                      0                   75        0.368        0.000                      0                   75       19.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.040        0.000                      0                   75        0.073        0.000                      0                   75  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.521     -196.221                     75                   75        0.073        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.890ns (33.187%)  route 1.792ns (66.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.516 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.607    -0.886    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.855     0.487    vga_driver/h_cnt_reg[1]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.611 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.447     1.059    vga_driver/hsync_i_4_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.183 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.159     1.341    vga_driver/hsync_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330     1.796    vga_driver/hsync0
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.516    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.273    38.818    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.524    38.294    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 36.499    

Slack (MET) :             36.544ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.598ns (52.170%)  route 1.465ns (47.830%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.614    -0.879    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga_driver/pixel_row_reg[0]/Q
                         net (fo=3, routed)           0.598     0.175    vga_driver/pixel_row[0]
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     0.299 r  vga_driver/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.299    add_frog/leqOp_inferred__0/i__carry__0_0[0]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.831 r  add_frog/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.831    add_frog/leqOp_inferred__0/i__carry_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.988 f  add_frog/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.677     1.665    add_frog/leqOp4_in
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.329     1.994 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190     2.184    vga_driver/red_out0
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561    39.081    
                         clock uncertainty           -0.273    38.808    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.081    38.727    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 36.544    

Slack (MET) :             36.591ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.296    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.591    

Slack (MET) :             36.591ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.296    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.591    

Slack (MET) :             36.591ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.296    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.591    

Slack (MET) :             36.591ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.296    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.591    

Slack (MET) :             36.591ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.296    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.591    

Slack (MET) :             36.591ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.296    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.591    

Slack (MET) :             36.702ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.885    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894     0.428    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299     0.727 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186     0.914    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     1.038 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652     1.689    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    38.391    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                 36.702    

Slack (MET) :             36.702ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.885    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894     0.428    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299     0.727 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186     0.914    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     1.038 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652     1.689    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.273    38.820    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    38.391    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                 36.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.498%)  route 0.311ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.311    -0.106    vga_driver/v_cnt_reg[7]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.070    -0.475    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.982%)  route 0.319ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.319    -0.099    vga_driver/v_cnt_reg[9]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.478    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y77         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.316    -0.124    vga_driver/v_cnt_reg[2]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.063    -0.503    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.664%)  route 0.267ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X64Y77         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.148    -0.433 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.267    -0.166    vga_driver/v_cnt_reg[0]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.017    -0.548    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.517%)  route 0.257ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.257    -0.178    vga_driver/h_cnt_reg[2]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.006    -0.561    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.188%)  route 0.302ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.302    -0.118    vga_driver/h_cnt_reg[1]
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.066    -0.502    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.059%)  route 0.328ns (69.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.328    -0.116    vga_driver/h_cnt_reg[5]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.504    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.020%)  route 0.333ns (66.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.333    -0.085    vga_driver/v_cnt_reg[5]
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.819    vga_driver/CLK
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.072    -0.474    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.512%)  route 0.354ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.354    -0.087    vga_driver/h_cnt_reg[10]
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.066    -0.478    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.468%)  route 0.298ns (61.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.298    -0.146    vga_driver/h_cnt_reg[5]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.101 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    vga_driver/plusOp[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.092    -0.493    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.998
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.998      37.843     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.998      38.749     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X63Y79     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X58Y77     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X58Y77     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X61Y75     vga_driver/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X61Y75     vga_driver/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X59Y77     vga_driver/h_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X59Y78     vga_driver/h_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X58Y77     vga_driver/h_cnt_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.998      173.362    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y79     vga_driver/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y80     vga_driver/pixel_col_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y80     vga_driver/pixel_col_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y79     vga_driver/pixel_row_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y79     vga_driver/pixel_row_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y79     vga_driver/pixel_row_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y79     vga_driver/pixel_row_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y79     vga_driver/pixel_row_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X56Y78     vga_driver/v_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y79     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y79     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X58Y77     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X58Y77     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y77     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y78     vga_driver/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X58Y77     vga_driver/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y77     vga_driver/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y79     vga_driver/pixel_col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y80     vga_driver/pixel_col_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y78     vga_driver/pixel_col_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.890ns (33.187%)  route 1.792ns (66.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.607    -0.886    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.855     0.487    vga_driver/h_cnt_reg[1]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.611 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.447     1.059    vga_driver/hsync_i_4_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.124     1.183 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.159     1.341    vga_driver/hsync_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330     1.796    vga_driver/hsync0
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.518    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.295    38.797    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.524    38.273    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.522ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.598ns (52.170%)  route 1.465ns (47.830%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.614    -0.879    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  vga_driver/pixel_row_reg[0]/Q
                         net (fo=3, routed)           0.598     0.175    vga_driver/pixel_row[0]
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     0.299 r  vga_driver/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.299    add_frog/leqOp_inferred__0/i__carry__0_0[0]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.831 r  add_frog/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.831    add_frog/leqOp_inferred__0/i__carry_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.988 f  add_frog/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.677     1.665    add_frog/leqOp4_in
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.329     1.994 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190     2.184    vga_driver/red_out0
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561    39.083    
                         clock uncertainty           -0.295    38.787    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.081    38.706    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 36.522    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.570ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    -0.882    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682     0.255    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275     0.654    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464     1.242    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.366 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339     1.706    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 36.570    

Slack (MET) :             36.681ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.885    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894     0.428    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299     0.727 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186     0.914    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     1.038 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652     1.689    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    38.370    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                 36.681    

Slack (MET) :             36.681ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.885    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894     0.428    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299     0.727 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186     0.914    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     1.038 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652     1.689    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    38.370    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                 36.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.498%)  route 0.311ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.311    -0.106    vga_driver/v_cnt_reg[7]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.070    -0.475    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.982%)  route 0.319ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.319    -0.099    vga_driver/v_cnt_reg[9]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.478    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y77         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.316    -0.124    vga_driver/v_cnt_reg[2]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.063    -0.503    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.664%)  route 0.267ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X64Y77         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.148    -0.433 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.267    -0.166    vga_driver/v_cnt_reg[0]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.017    -0.548    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.517%)  route 0.257ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.257    -0.178    vga_driver/h_cnt_reg[2]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.006    -0.561    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.188%)  route 0.302ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.302    -0.118    vga_driver/h_cnt_reg[1]
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.066    -0.502    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.059%)  route 0.328ns (69.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.328    -0.116    vga_driver/h_cnt_reg[5]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.504    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.020%)  route 0.333ns (66.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.333    -0.085    vga_driver/v_cnt_reg[5]
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.819    vga_driver/CLK
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.072    -0.474    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.512%)  route 0.354ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.354    -0.087    vga_driver/h_cnt_reg[10]
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.066    -0.478    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.468%)  route 0.298ns (61.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.298    -0.146    vga_driver/h_cnt_reg[5]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.101 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    vga_driver/plusOp[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.092    -0.493    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y79     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y77     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y77     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y75     vga_driver/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y75     vga_driver/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y77     vga_driver/h_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y78     vga_driver/h_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y77     vga_driver/h_cnt_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y78     vga_driver/v_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y79     vga_driver/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y79     vga_driver/green_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y77     vga_driver/h_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y78     vga_driver/h_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y79     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     vga_driver/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y77     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y77     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y78     vga_driver/h_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.040ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.682ns  (logic 0.890ns (33.187%)  route 1.792ns (66.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.607 39878.957    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518 39879.477 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.855 39880.332    vga_driver/h_cnt_reg[1]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124 39880.457 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.447 39880.906    vga_driver/hsync_i_4_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.124 39881.031 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.159 39881.191    vga_driver/hsync_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124 39881.316 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330 39881.648    vga_driver/hsync0
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494 39916.914    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.524 39916.668    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                      39916.676    
                         arrival time                       -39881.637    
  -------------------------------------------------------------------
                         slack                                 35.040    

Slack (MET) :             35.085ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.063ns  (logic 1.598ns (52.170%)  route 1.465ns (47.830%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 39878.961 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.614 39878.965    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456 39879.422 f  vga_driver/pixel_row_reg[0]/Q
                         net (fo=3, routed)           0.598 39880.020    vga_driver/pixel_row[0]
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124 39880.145 r  vga_driver/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000 39880.145    add_frog/leqOp_inferred__0/i__carry__0_0[0]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 39880.676 r  add_frog/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000 39880.676    add_frog/leqOp_inferred__0/i__carry_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157 39880.832 f  add_frog/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.677 39881.508    add_frog/leqOp4_in
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.329 39881.836 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190 39882.027    vga_driver/red_out0
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561 39917.480    
                         clock uncertainty           -0.295 39917.184    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.081 39917.102    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                      39917.109    
                         arrival time                       -39882.023    
  -------------------------------------------------------------------
                         slack                                 35.085    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611 39878.961    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.418 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682 39880.102    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.227 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275 39880.500    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.625 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464 39881.090    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124 39881.215 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339 39881.555    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524 39916.672    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      39916.680    
                         arrival time                       -39881.547    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611 39878.961    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.418 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682 39880.102    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.227 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275 39880.500    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.625 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464 39881.090    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124 39881.215 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339 39881.555    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524 39916.672    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      39916.680    
                         arrival time                       -39881.547    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611 39878.961    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.418 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682 39880.102    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.227 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275 39880.500    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.625 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464 39881.090    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124 39881.215 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339 39881.555    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524 39916.672    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      39916.680    
                         arrival time                       -39881.547    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611 39878.961    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.418 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682 39880.102    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.227 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275 39880.500    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.625 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464 39881.090    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124 39881.215 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339 39881.555    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524 39916.672    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      39916.680    
                         arrival time                       -39881.547    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611 39878.961    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.418 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682 39880.102    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.227 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275 39880.500    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.625 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464 39881.090    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124 39881.215 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339 39881.555    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524 39916.672    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      39916.680    
                         arrival time                       -39881.547    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611 39878.961    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.418 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682 39880.102    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.227 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275 39880.500    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124 39880.625 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464 39881.090    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124 39881.215 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339 39881.555    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524 39916.672    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                      39916.680    
                         arrival time                       -39881.547    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608 39878.961    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419 39879.379 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894 39880.273    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299 39880.574 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186 39880.762    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124 39880.887 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652 39881.539    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                      39916.773    
                         arrival time                       -39881.527    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608 39878.961    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419 39879.379 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894 39880.273    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299 39880.574 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186 39880.762    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124 39880.887 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652 39881.539    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      39916.773    
                         arrival time                       -39881.527    
  -------------------------------------------------------------------
                         slack                                 35.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.498%)  route 0.311ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.311    -0.106    vga_driver/v_cnt_reg[7]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.295    -0.249    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.070    -0.179    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.982%)  route 0.319ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.319    -0.099    vga_driver/v_cnt_reg[9]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.295    -0.248    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.182    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y77         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.316    -0.124    vga_driver/v_cnt_reg[2]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.295    -0.270    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.063    -0.207    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.664%)  route 0.267ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X64Y77         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.148    -0.433 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.267    -0.166    vga_driver/v_cnt_reg[0]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.295    -0.269    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.017    -0.252    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.517%)  route 0.257ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.257    -0.178    vga_driver/h_cnt_reg[2]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.295    -0.271    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.006    -0.265    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.188%)  route 0.302ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.302    -0.118    vga_driver/h_cnt_reg[1]
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.295    -0.272    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.066    -0.206    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.059%)  route 0.328ns (69.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.328    -0.116    vga_driver/h_cnt_reg[5]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.295    -0.271    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.208    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.020%)  route 0.333ns (66.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.333    -0.085    vga_driver/v_cnt_reg[5]
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.819    vga_driver/CLK
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.295    -0.250    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.072    -0.178    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.512%)  route 0.354ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.354    -0.087    vga_driver/h_cnt_reg[10]
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.295    -0.248    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.066    -0.182    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.468%)  route 0.298ns (61.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.298    -0.146    vga_driver/h_cnt_reg[5]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.101 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    vga_driver/plusOp[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.240    -0.585    
                         clock uncertainty            0.295    -0.289    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.092    -0.197    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           75  Failing Endpoints,  Worst Slack       -3.521ns,  Total Violation     -196.221ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.521ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.682ns  (logic 0.890ns (33.187%)  route 1.792ns (66.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 39.112 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.607    39.112    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518    39.630 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.855    40.486    vga_driver/h_cnt_reg[1]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    40.610 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.447    41.057    vga_driver/hsync_i_4_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.124    41.181 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.159    41.340    vga_driver/hsync_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124    41.464 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330    41.794    vga_driver/hsync0
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.518    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.295    38.797    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.524    38.273    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                         -41.794    
  -------------------------------------------------------------------
                         slack                                 -3.521    

Slack (VIOLATED) :        -3.476ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.063ns  (logic 1.598ns (52.170%)  route 1.465ns (47.830%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 39.119 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.614    39.119    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    39.575 f  vga_driver/pixel_row_reg[0]/Q
                         net (fo=3, routed)           0.598    40.174    vga_driver/pixel_row[0]
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124    40.298 r  vga_driver/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    40.298    add_frog/leqOp_inferred__0/i__carry__0_0[0]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.830 r  add_frog/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.830    add_frog/leqOp_inferred__0/i__carry_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.987 f  add_frog/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.677    41.663    add_frog/leqOp4_in
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.329    41.992 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190    42.182    vga_driver/red_out0
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X61Y81         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.561    39.083    
                         clock uncertainty           -0.295    38.787    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.081    38.706    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                         -42.182    
  -------------------------------------------------------------------
                         slack                                 -3.476    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39.116 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    39.116    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    39.572 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682    40.254    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.378 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275    40.653    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.777 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464    41.241    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124    41.365 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339    41.704    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -41.704    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39.116 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    39.116    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    39.572 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682    40.254    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.378 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275    40.653    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.777 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464    41.241    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124    41.365 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339    41.704    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -41.704    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39.116 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    39.116    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    39.572 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682    40.254    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.378 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275    40.653    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.777 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464    41.241    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124    41.365 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339    41.704    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -41.704    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39.116 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    39.116    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    39.572 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682    40.254    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.378 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275    40.653    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.777 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464    41.241    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124    41.365 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339    41.704    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -41.704    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39.116 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    39.116    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    39.572 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682    40.254    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.378 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275    40.653    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.777 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464    41.241    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124    41.365 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339    41.704    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -41.704    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.994%)  route 1.760ns (68.006%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 39.116 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.611    39.116    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456    39.572 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.682    40.254    vga_driver/h_cnt_reg[10]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.378 r  vga_driver/hsync_i_3/O
                         net (fo=2, routed)           0.275    40.653    vga_driver/hsync_i_3_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.124    40.777 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.464    41.241    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I0_O)        0.124    41.365 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.339    41.704    vga_driver/v_cnt0
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    38.275    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -41.704    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.318ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 39.113 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    39.113    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419    39.532 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894    40.426    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299    40.725 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186    40.912    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124    41.036 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652    41.688    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    38.370    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                         -41.688    
  -------------------------------------------------------------------
                         slack                                 -3.318    

Slack (VIOLATED) :        -3.318ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.575ns  (logic 0.842ns (32.704%)  route 1.733ns (67.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 39.113 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    39.113    vga_driver/CLK
    SLICE_X58Y77         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419    39.532 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.894    40.426    vga_driver/h_cnt_reg[4]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.299    40.725 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=5, routed)           0.186    40.912    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124    41.036 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.652    41.688    vga_driver/clear
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.295    38.799    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.429    38.370    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                         -41.688    
  -------------------------------------------------------------------
                         slack                                 -3.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.498%)  route 0.311ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.311    -0.106    vga_driver/v_cnt_reg[7]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.295    -0.249    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.070    -0.179    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.982%)  route 0.319ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.319    -0.099    vga_driver/v_cnt_reg[9]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.295    -0.248    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.182    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.839%)  route 0.316ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y77         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.316    -0.124    vga_driver/v_cnt_reg[2]
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.852    -0.818    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.295    -0.270    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.063    -0.207    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.664%)  route 0.267ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X64Y77         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.148    -0.433 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.267    -0.166    vga_driver/v_cnt_reg[0]
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X63Y80         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.295    -0.269    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.017    -0.252    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.517%)  route 0.257ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.257    -0.178    vga_driver/h_cnt_reg[2]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.295    -0.271    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.006    -0.265    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.188%)  route 0.302ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.302    -0.118    vga_driver/h_cnt_reg[1]
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.295    -0.272    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.066    -0.206    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.059%)  route 0.328ns (69.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.328    -0.116    vga_driver/h_cnt_reg[5]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.295    -0.271    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.208    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.020%)  route 0.333ns (66.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y78         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.333    -0.085    vga_driver/v_cnt_reg[5]
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.851    -0.819    vga_driver/CLK
    SLICE_X65Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.295    -0.250    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.072    -0.178    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.512%)  route 0.354ns (71.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.354    -0.087    vga_driver/h_cnt_reg[10]
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.817    vga_driver/CLK
    SLICE_X62Y80         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.295    -0.248    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.066    -0.182    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.468%)  route 0.298ns (61.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.579    -0.585    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=7, routed)           0.298    -0.146    vga_driver/h_cnt_reg[5]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.101 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    vga_driver/plusOp[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism              0.240    -0.585    
                         clock uncertainty            0.295    -0.289    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.092    -0.197    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.096    





