// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/06/2024 07:57:48"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGASystem (
	Hsync,
	RST,
	CLK,
	VALUE,
	Vsync,
	out_R,
	out_G,
	out_B,
	segA,
	b0,
	SCL,
	SDA,
	segB,
	segC,
	segD,
	segE,
	segF,
	segG,
	display1,
	display2,
	display3,
	display4,
	OUT,
	ENABLE,
	TEST);
output 	Hsync;
input 	RST;
input 	CLK;
input 	[8:0] VALUE;
output 	Vsync;
output 	out_R;
output 	out_G;
output 	out_B;
output 	segA;
input 	b0;
inout 	SCL;
inout 	SDA;
output 	segB;
output 	segC;
output 	segD;
output 	segE;
output 	segF;
output 	segG;
output 	display1;
output 	display2;
output 	display3;
output 	display4;
output 	[0:15] OUT;
input 	ENABLE;
input 	[0:15] TEST;

// Design Ports Information
// Hsync	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[8]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[7]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[6]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[5]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[4]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[3]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[2]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[1]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VALUE[0]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Vsync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_R	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_G	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segA	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segB	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segC	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segD	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segE	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segF	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segG	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[0]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[2]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[3]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[4]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[5]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[6]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[7]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[8]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[9]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[10]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[11]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[12]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[13]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[14]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT[15]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCL	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDA	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[0]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENABLE	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[1]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[2]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[3]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[4]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[5]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[6]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[7]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[8]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[9]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[10]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[11]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[12]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[13]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[14]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TEST[15]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b0	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGASystem_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \VALUE[8]~input_o ;
wire \VALUE[7]~input_o ;
wire \VALUE[6]~input_o ;
wire \VALUE[5]~input_o ;
wire \VALUE[4]~input_o ;
wire \VALUE[3]~input_o ;
wire \VALUE[2]~input_o ;
wire \VALUE[1]~input_o ;
wire \VALUE[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \I2C_Read|i2c_master|divider_counter[0]~16_combout ;
wire \RST~input_o ;
wire \I2C_Read|i2c_master|divider_counter[0]~20_combout ;
wire \I2C_Read|i2c_master|divider_counter[0]~17 ;
wire \I2C_Read|i2c_master|divider_counter[1]~18_combout ;
wire \I2C_Read|i2c_master|divider_counter[1]~19 ;
wire \I2C_Read|i2c_master|divider_counter[2]~21_combout ;
wire \I2C_Read|i2c_master|divider_counter[2]~22 ;
wire \I2C_Read|i2c_master|divider_counter[3]~23_combout ;
wire \I2C_Read|i2c_master|Equal0~0_combout ;
wire \I2C_Read|i2c_master|divider_counter[3]~24 ;
wire \I2C_Read|i2c_master|divider_counter[4]~25_combout ;
wire \I2C_Read|i2c_master|divider_counter[4]~26 ;
wire \I2C_Read|i2c_master|divider_counter[5]~27_combout ;
wire \I2C_Read|i2c_master|divider_counter[5]~28 ;
wire \I2C_Read|i2c_master|divider_counter[6]~29_combout ;
wire \I2C_Read|i2c_master|divider_counter[6]~30 ;
wire \I2C_Read|i2c_master|divider_counter[7]~31_combout ;
wire \I2C_Read|i2c_master|Equal0~1_combout ;
wire \I2C_Read|i2c_master|divider_counter[7]~32 ;
wire \I2C_Read|i2c_master|divider_counter[8]~33_combout ;
wire \I2C_Read|i2c_master|divider_counter[8]~34 ;
wire \I2C_Read|i2c_master|divider_counter[9]~35_combout ;
wire \I2C_Read|i2c_master|divider_counter[9]~36 ;
wire \I2C_Read|i2c_master|divider_counter[10]~37_combout ;
wire \I2C_Read|i2c_master|divider_counter[10]~38 ;
wire \I2C_Read|i2c_master|divider_counter[11]~39_combout ;
wire \I2C_Read|i2c_master|Equal0~2_combout ;
wire \I2C_Read|i2c_master|divider_counter[11]~40 ;
wire \I2C_Read|i2c_master|divider_counter[12]~41_combout ;
wire \I2C_Read|i2c_master|divider_counter[12]~42 ;
wire \I2C_Read|i2c_master|divider_counter[13]~43_combout ;
wire \I2C_Read|i2c_master|divider_counter[13]~44 ;
wire \I2C_Read|i2c_master|divider_counter[14]~45_combout ;
wire \I2C_Read|i2c_master|divider_counter[14]~46 ;
wire \I2C_Read|i2c_master|divider_counter[15]~47_combout ;
wire \I2C_Read|i2c_master|Equal0~3_combout ;
wire \I2C_Read|i2c_master|Equal0~4_combout ;
wire \I2C_Read|i2c_master|_serial_clock~0_combout ;
wire \I2C_Read|i2c_master|_serial_clock~1_combout ;
wire \I2C_Read|i2c_master|Selector19~5_combout ;
wire \I2C_Read|i2c_master|Selector63~0_combout ;
wire \I2C_Read|i2c_master|Selector65~0_combout ;
wire \I2C_Read|i2c_master|Selector95~0_combout ;
wire \I2C_Read|i2c_master|Selector19~0_combout ;
wire \I2C_Read|i2c_master|Selector64~1_combout ;
wire \RST~inputclkctrl_outclk ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|Add1~0_combout ;
wire \inst|v_count~3_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~1 ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~3 ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~5 ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~7 ;
wire \inst|Add0~8_combout ;
wire \inst|Add0~9 ;
wire \inst|Add0~10_combout ;
wire \inst|h_count~0_combout ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \inst|Add0~13 ;
wire \inst|Add0~14_combout ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst|h_count~2_combout ;
wire \inst|Add0~17 ;
wire \inst|Add0~18_combout ;
wire \inst|h_count~1_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|Equal1~1_combout ;
wire \inst|Add1~1 ;
wire \inst|Add1~2_combout ;
wire \inst|Equal1~2_combout ;
wire \inst|Add1~3 ;
wire \inst|Add1~4_combout ;
wire \inst|v_count~2_combout ;
wire \inst|Add1~5 ;
wire \inst|Add1~6_combout ;
wire \inst|v_count~1_combout ;
wire \inst|Add1~7 ;
wire \inst|Add1~8_combout ;
wire \inst|Add1~9 ;
wire \inst|Add1~10_combout ;
wire \inst|Add1~11 ;
wire \inst|Add1~12_combout ;
wire \inst|Add1~13 ;
wire \inst|Add1~14_combout ;
wire \inst|Add1~15 ;
wire \inst|Add1~16_combout ;
wire \inst|Add1~17 ;
wire \inst|Add1~18_combout ;
wire \inst|v_count~0_combout ;
wire \inst|vsync~0_combout ;
wire \inst|vsync~1_combout ;
wire \inst|vsync~2_combout ;
wire \I2C_Read|i2c_master|Selector95~1_combout ;
wire \I2C_Read|i2c_master|Selector19~13_combout ;
wire \I2C_Read|i2c_master|Selector95~2_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~15_combout ;
wire \I2C_Read|i2c_master|Selector95~3_combout ;
wire \I2C_Read|i2c_master|Selector63~1_combout ;
wire \I2C_Read|i2c_master|Selector63~2_combout ;
wire \I2C_Read|i2c_master|Selector19~7_combout ;
wire \I2C_Read|i2c_master|Selector63~3_combout ;
wire \I2C_Read|i2c_master|Selector19~4_combout ;
wire \I2C_Read|i2c_master|Selector31~2_combout ;
wire \I2C_Read|i2c_master|process_counter~11_combout ;
wire \I2C_Read|i2c_master|process_counter~12_combout ;
wire \I2C_Read|i2c_master|Selector19~1_combout ;
wire \I2C_Read|i2c_master|process_counter~10_combout ;
wire \I2C_Read|i2c_master|process_counter~13_combout ;
wire \I2C_Read|i2c_master|process_counter~15_combout ;
wire \I2C_Read|i2c_master|process_counter~16_combout ;
wire \I2C_Read|i2c_master|process_counter~17_combout ;
wire \I2C_Read|i2c_master|process_counter.00~q ;
wire \I2C_Read|i2c_master|process_counter~14_combout ;
wire \I2C_Read|i2c_master|process_counter.01~q ;
wire \SCL~input_o ;
wire \I2C_Read|i2c_master|Selector3~0_combout ;
wire \I2C_Read|i2c_master|_process_counter~1_combout ;
wire \I2C_Read|i2c_master|Selector21~0_combout ;
wire \I2C_Read|i2c_master|Selector21~1_combout ;
wire \I2C_Read|i2c_master|Selector21~2_combout ;
wire \I2C_Read|i2c_master|Selector21~3_combout ;
wire \I2C_Read|i2c_master|Selector21~4_combout ;
wire \I2C_Read|i2c_master|process_counter.10~q ;
wire \I2C_Read|i2c_master|Selector31~1_combout ;
wire \I2C_Read|i2c_master|Selector31~3_combout ;
wire \I2C_Read|i2c_master|Selector31~4_combout ;
wire \I2C_Read|i2c_master|Selector31~5_combout ;
wire \SDA~input_o ;
wire \I2C_Read|i2c_master|Selector31~0_combout ;
wire \I2C_Read|i2c_master|Selector31~6_combout ;
wire \I2C_Read|i2c_master|last_acknowledge~q ;
wire \I2C_Read|i2c_master|Selector63~4_combout ;
wire \I2C_Read|i2c_master|Selector63~5_combout ;
wire \I2C_Read|i2c_master|Selector63~6_combout ;
wire \I2C_Read|i2c_master|Selector97~0_combout ;
wire \I2C_Read|i2c_master|Selector99~0_combout ;
wire \I2C_Read|i2c_master|Selector97~1_combout ;
wire \I2C_Read|i2c_master|Selector32~0_combout ;
wire \I2C_Read|i2c_master|Selector97~2_combout ;
wire \I2C_Read|i2c_master|Selector97~3_combout ;
wire \I2C_Read|i2c_master|Selector97~4_combout ;
wire \I2C_Read|i2c_master|Selector65~5_combout ;
wire \I2C_Read|i2c_master|Selector65~2_combout ;
wire \I2C_Read|i2c_master|Selector65~3_combout ;
wire \I2C_Read|i2c_master|Selector65~4_combout ;
wire \I2C_Read|i2c_master|Selector19~10_combout ;
wire \I2C_Read|i2c_master|Selector65~1_combout ;
wire \I2C_Read|i2c_master|Selector65~6_combout ;
wire \I2C_Read|i2c_master|Selector19~2_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~0_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~1_combout ;
wire \I2C_Read|i2c_master|Add2~0_combout ;
wire \I2C_Read|i2c_master|bit_counter~14_combout ;
wire \I2C_Read|i2c_master|Equal5~1_combout ;
wire \I2C_Read|i2c_master|Equal5~2_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~3_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~4_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~5_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~6_combout ;
wire \I2C_Read|i2c_master|bit_counter[6]~7_combout ;
wire \I2C_Read|i2c_master|Add2~1 ;
wire \I2C_Read|i2c_master|Add2~2_combout ;
wire \I2C_Read|i2c_master|bit_counter~13_combout ;
wire \I2C_Read|i2c_master|Add2~3 ;
wire \I2C_Read|i2c_master|Add2~4_combout ;
wire \I2C_Read|i2c_master|bit_counter~12_combout ;
wire \I2C_Read|i2c_master|Add2~5 ;
wire \I2C_Read|i2c_master|Add2~6_combout ;
wire \I2C_Read|i2c_master|bit_counter~11_combout ;
wire \I2C_Read|i2c_master|Add2~7 ;
wire \I2C_Read|i2c_master|Add2~8_combout ;
wire \I2C_Read|i2c_master|bit_counter~10_combout ;
wire \I2C_Read|i2c_master|Add2~9 ;
wire \I2C_Read|i2c_master|Add2~10_combout ;
wire \I2C_Read|i2c_master|bit_counter~9_combout ;
wire \I2C_Read|i2c_master|Add2~11 ;
wire \I2C_Read|i2c_master|Add2~12_combout ;
wire \I2C_Read|i2c_master|bit_counter~8_combout ;
wire \I2C_Read|i2c_master|Add2~13 ;
wire \I2C_Read|i2c_master|Add2~14_combout ;
wire \I2C_Read|i2c_master|bit_counter~2_combout ;
wire \I2C_Read|i2c_master|Equal5~0_combout ;
wire \I2C_Read|i2c_master|_post_serial_data~0_combout ;
wire \I2C_Read|i2c_master|Selector19~8_combout ;
wire \I2C_Read|i2c_master|Selector66~5_combout ;
wire \I2C_Read|i2c_master|Selector98~0_combout ;
wire \I2C_Read|i2c_master|Selector98~1_combout ;
wire \I2C_Read|i2c_master|Selector98~2_combout ;
wire \I2C_Read|i2c_master|Selector66~8_combout ;
wire \I2C_Read|i2c_master|Selector19~12_combout ;
wire \I2C_Read|i2c_master|Selector66~6_combout ;
wire \I2C_Read|i2c_master|Selector19~9_combout ;
wire \I2C_Read|i2c_master|Selector19~11_combout ;
wire \I2C_Read|i2c_master|Selector66~7_combout ;
wire \I2C_Read|i2c_master|Selector66~9_combout ;
wire \I2C_Read|i2c_master|Selector66~1_combout ;
wire \I2C_Read|i2c_master|Selector66~0_combout ;
wire \I2C_Read|i2c_master|Selector66~2_combout ;
wire \I2C_Read|i2c_master|Selector19~6_combout ;
wire \I2C_Read|i2c_master|Selector66~3_combout ;
wire \I2C_Read|i2c_master|Selector66~4_combout ;
wire \I2C_Read|i2c_master|Selector66~10_combout ;
wire \I2C_Read|i2c_master|Selector19~3_combout ;
wire \I2C_Read|i2c_master|Selector96~0_combout ;
wire \I2C_Read|i2c_master|Selector96~1_combout ;
wire \I2C_Read|i2c_master|Selector96~2_combout ;
wire \I2C_Read|i2c_master|_post_state~0_combout ;
wire \I2C_Read|i2c_master|Selector96~3_combout ;
wire \I2C_Read|i2c_master|Selector96~4_combout ;
wire \I2C_Read|i2c_master|Selector64~0_combout ;
wire \I2C_Read|i2c_master|Selector64~4_combout ;
wire \I2C_Read|i2c_master|Selector64~2_combout ;
wire \I2C_Read|i2c_master|Selector64~3_combout ;
wire \I2C_Read|i2c_master|Selector64~5_combout ;
wire \I2C_Read|i2c_master|Equal1~0_combout ;
wire \I2C_Read|i2c_master|process_counter~8_combout ;
wire \I2C_Read|i2c_master|process_counter~9_combout ;
wire \I2C_Read|i2c_master|process_counter~18_combout ;
wire \I2C_Read|i2c_master|process_counter~19_combout ;
wire \I2C_Read|i2c_master|process_counter~20_combout ;
wire \I2C_Read|i2c_master|process_counter.11~q ;
wire \I2C_Read|i2c_master|Selector34~5_combout ;
wire \I2C_Read|i2c_master|Selector34~3_combout ;
wire \I2C_Read|i2c_master|Selector34~4_combout ;
wire \I2C_Read|i2c_master|Selector34~1_combout ;
wire \I2C_Read|i2c_master|Selector34~0_combout ;
wire \I2C_Read|i2c_master|Selector34~2_combout ;
wire \I2C_Read|i2c_master|Selector34~6_combout ;
wire \I2C_Read|i2c_master|serial_clock~q ;
wire \I2C_Read|i2c_master|always0~0_combout ;
wire \I2C_Read|i2c_master|_serial_data~3_combout ;
wire \I2C_Read|i2c_master|Selector33~11_combout ;
wire \I2C_Read|i2c_master|Selector33~12_combout ;
wire \I2C_Read|i2c_master|Selector33~8_combout ;
wire \I2C_Read|i2c_master|_serial_data~2_combout ;
wire \I2C_Read|i2c_master|Selector33~9_combout ;
wire \I2C_Read|i2c_master|_saved_device_address[1]~0_combout ;
wire \I2C_Read|i2c_master|Selector32~1_combout ;
wire \I2C_Read|i2c_master|Selector32~2_combout ;
wire \I2C_Read|i2c_master|_serial_data~1_combout ;
wire \I2C_Read|i2c_master|Selector33~6_combout ;
wire \I2C_Read|i2c_master|Selector33~7_combout ;
wire \I2C_Read|i2c_master|Selector99~1_combout ;
wire \I2C_Read|i2c_master|Selector99~2_combout ;
wire \I2C_Read|i2c_master|Selector99~3_combout ;
wire \I2C_Read|i2c_master|post_serial_data~q ;
wire \I2C_Read|i2c_master|_serial_data~0_combout ;
wire \I2C_Read|i2c_master|Selector33~5_combout ;
wire \I2C_Read|i2c_master|Selector33~10_combout ;
wire \I2C_Read|i2c_master|Selector33~13_combout ;
wire \I2C_Read|i2c_master|Selector33~14_combout ;
wire \I2C_Read|i2c_master|Selector33~15_combout ;
wire \I2C_Read|i2c_master|Selector33~0_combout ;
wire \I2C_Read|i2c_master|Selector33~2_combout ;
wire \I2C_Read|i2c_master|Selector33~1_combout ;
wire \I2C_Read|i2c_master|Selector33~3_combout ;
wire \I2C_Read|i2c_master|Selector33~4_combout ;
wire \I2C_Read|i2c_master|Selector33~16_combout ;
wire \I2C_Read|i2c_master|serial_data~q ;
wire \I2C_Read|i2c_master|always0~1_combout ;
wire \inst|hsync~0_combout ;
wire \inst|hsync~1_combout ;
wire \b0~input_o ;
wire \inst8|inst~feeder_combout ;
wire \inst8|inst~q ;
wire \inst8|inst1~feeder_combout ;
wire \inst8|inst1~q ;
wire \inst8|inst2~q ;
wire \inst11~combout ;
wire \inst11~clkctrl_outclk ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita0~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita1~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita2~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita3~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita4~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita5~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita6~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita7~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita8~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita9~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita10~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita11~combout ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita11~COUT ;
wire \MUX|FrequencyDivider|auto_generated|counter_comb_bita12~combout ;
wire \MUX|inst2|inst~0_combout ;
wire \MUX|inst2|inst~feeder_combout ;
wire \MUX|inst2|inst~q ;
wire \MUX|inst2|inst1~0_combout ;
wire \MUX|inst2|inst1~q ;
wire \MUX|inst3|inst7|inst|inst7~combout ;
wire \MUX|inst3|inst7|inst|inst9~0_combout ;
wire \MUX|inst3|inst7|inst|inst9~1_combout ;
wire \MUX|inst3|inst7|inst|inst9~2_combout ;
wire \ENABLE~input_o ;
wire \ENABLE~inputclkctrl_outclk ;
wire \TEST[0]~input_o ;
wire \inst1|out[0]~feeder_combout ;
wire \TEST[1]~input_o ;
wire \inst1|out[1]~feeder_combout ;
wire \TEST[2]~input_o ;
wire \inst1|out[2]~feeder_combout ;
wire \TEST[3]~input_o ;
wire \inst1|out[3]~feeder_combout ;
wire \TEST[4]~input_o ;
wire \inst1|out[4]~feeder_combout ;
wire \TEST[5]~input_o ;
wire \inst1|out[5]~feeder_combout ;
wire \TEST[6]~input_o ;
wire \inst1|out[6]~feeder_combout ;
wire \TEST[7]~input_o ;
wire \inst1|out[7]~feeder_combout ;
wire \TEST[8]~input_o ;
wire \inst1|out[8]~feeder_combout ;
wire \TEST[9]~input_o ;
wire \inst1|out[9]~feeder_combout ;
wire \TEST[10]~input_o ;
wire \inst1|out[10]~feeder_combout ;
wire \TEST[11]~input_o ;
wire \inst1|out[11]~feeder_combout ;
wire \TEST[12]~input_o ;
wire \inst1|out[12]~feeder_combout ;
wire \TEST[13]~input_o ;
wire \inst1|out[13]~feeder_combout ;
wire \TEST[14]~input_o ;
wire \inst1|out[14]~feeder_combout ;
wire \TEST[15]~input_o ;
wire \inst1|out[15]~feeder_combout ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \inst|h_count ;
wire [31:0] \I2C_Read|i2c_master|state ;
wire [15:0] \I2C_Read|i2c_master|divider_counter ;
wire [31:0] \I2C_Read|i2c_master|post_state ;
wire [15:0] \I2C_Read|i2c_master|saved_device_address ;
wire [0:15] \inst1|out ;
wire [31:0] \MUX|FrequencyDivider|auto_generated|counter_reg_bit ;
wire [9:0] \inst|v_count ;
wire [7:0] \I2C_Read|i2c_master|bit_counter ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \Hsync~output (
	.i(!\inst|hsync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Hsync),
	.obar());
// synopsys translate_off
defparam \Hsync~output .bus_hold = "false";
defparam \Hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \Vsync~output (
	.i(!\inst|vsync~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Vsync),
	.obar());
// synopsys translate_off
defparam \Vsync~output .bus_hold = "false";
defparam \Vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \out_R~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_R),
	.obar());
// synopsys translate_off
defparam \out_R~output .bus_hold = "false";
defparam \out_R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \out_G~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_G),
	.obar());
// synopsys translate_off
defparam \out_G~output .bus_hold = "false";
defparam \out_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \out_B~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_B),
	.obar());
// synopsys translate_off
defparam \out_B~output .bus_hold = "false";
defparam \out_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \segA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segA),
	.obar());
// synopsys translate_off
defparam \segA~output .bus_hold = "false";
defparam \segA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \segB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segB),
	.obar());
// synopsys translate_off
defparam \segB~output .bus_hold = "false";
defparam \segB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \segC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segC),
	.obar());
// synopsys translate_off
defparam \segC~output .bus_hold = "false";
defparam \segC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \segD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segD),
	.obar());
// synopsys translate_off
defparam \segD~output .bus_hold = "false";
defparam \segD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \segE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segE),
	.obar());
// synopsys translate_off
defparam \segE~output .bus_hold = "false";
defparam \segE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \segF~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segF),
	.obar());
// synopsys translate_off
defparam \segF~output .bus_hold = "false";
defparam \segF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \segG~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segG),
	.obar());
// synopsys translate_off
defparam \segG~output .bus_hold = "false";
defparam \segG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \display1~output (
	.i(\MUX|inst3|inst7|inst|inst7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1),
	.obar());
// synopsys translate_off
defparam \display1~output .bus_hold = "false";
defparam \display1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \display2~output (
	.i(!\MUX|inst3|inst7|inst|inst9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2),
	.obar());
// synopsys translate_off
defparam \display2~output .bus_hold = "false";
defparam \display2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \display3~output (
	.i(!\MUX|inst3|inst7|inst|inst9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3),
	.obar());
// synopsys translate_off
defparam \display3~output .bus_hold = "false";
defparam \display3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \display4~output (
	.i(!\MUX|inst3|inst7|inst|inst9~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4),
	.obar());
// synopsys translate_off
defparam \display4~output .bus_hold = "false";
defparam \display4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \OUT[0]~output (
	.i(\inst1|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[0]),
	.obar());
// synopsys translate_off
defparam \OUT[0]~output .bus_hold = "false";
defparam \OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \OUT[1]~output (
	.i(\inst1|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[1]),
	.obar());
// synopsys translate_off
defparam \OUT[1]~output .bus_hold = "false";
defparam \OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \OUT[2]~output (
	.i(\inst1|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[2]),
	.obar());
// synopsys translate_off
defparam \OUT[2]~output .bus_hold = "false";
defparam \OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \OUT[3]~output (
	.i(\inst1|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[3]),
	.obar());
// synopsys translate_off
defparam \OUT[3]~output .bus_hold = "false";
defparam \OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \OUT[4]~output (
	.i(\inst1|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[4]),
	.obar());
// synopsys translate_off
defparam \OUT[4]~output .bus_hold = "false";
defparam \OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \OUT[5]~output (
	.i(\inst1|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[5]),
	.obar());
// synopsys translate_off
defparam \OUT[5]~output .bus_hold = "false";
defparam \OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \OUT[6]~output (
	.i(\inst1|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[6]),
	.obar());
// synopsys translate_off
defparam \OUT[6]~output .bus_hold = "false";
defparam \OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \OUT[7]~output (
	.i(\inst1|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[7]),
	.obar());
// synopsys translate_off
defparam \OUT[7]~output .bus_hold = "false";
defparam \OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \OUT[8]~output (
	.i(\inst1|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[8]),
	.obar());
// synopsys translate_off
defparam \OUT[8]~output .bus_hold = "false";
defparam \OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \OUT[9]~output (
	.i(\inst1|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[9]),
	.obar());
// synopsys translate_off
defparam \OUT[9]~output .bus_hold = "false";
defparam \OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \OUT[10]~output (
	.i(\inst1|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[10]),
	.obar());
// synopsys translate_off
defparam \OUT[10]~output .bus_hold = "false";
defparam \OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \OUT[11]~output (
	.i(\inst1|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[11]),
	.obar());
// synopsys translate_off
defparam \OUT[11]~output .bus_hold = "false";
defparam \OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \OUT[12]~output (
	.i(\inst1|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[12]),
	.obar());
// synopsys translate_off
defparam \OUT[12]~output .bus_hold = "false";
defparam \OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \OUT[13]~output (
	.i(\inst1|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[13]),
	.obar());
// synopsys translate_off
defparam \OUT[13]~output .bus_hold = "false";
defparam \OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \OUT[14]~output (
	.i(\inst1|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[14]),
	.obar());
// synopsys translate_off
defparam \OUT[14]~output .bus_hold = "false";
defparam \OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \OUT[15]~output (
	.i(\inst1|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT[15]),
	.obar());
// synopsys translate_off
defparam \OUT[15]~output .bus_hold = "false";
defparam \OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \SCL~output (
	.i(\I2C_Read|i2c_master|serial_clock~q ),
	.oe(\I2C_Read|i2c_master|always0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCL),
	.obar());
// synopsys translate_off
defparam \SCL~output .bus_hold = "false";
defparam \SCL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \SDA~output (
	.i(\I2C_Read|i2c_master|serial_data~q ),
	.oe(\I2C_Read|i2c_master|always0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDA),
	.obar());
// synopsys translate_off
defparam \SDA~output .bus_hold = "false";
defparam \SDA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[0]~16 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[0]~16_combout  = \I2C_Read|i2c_master|divider_counter [0] $ (VCC)
// \I2C_Read|i2c_master|divider_counter[0]~17  = CARRY(\I2C_Read|i2c_master|divider_counter [0])

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|divider_counter[0]~16_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[0]~17 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[0]~16 .lut_mask = 16'h33CC;
defparam \I2C_Read|i2c_master|divider_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[0]~20 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[0]~20_combout  = (\RST~input_o ) # (!\I2C_Read|i2c_master|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[0]~20 .lut_mask = 16'hF0FF;
defparam \I2C_Read|i2c_master|divider_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N1
dffeas \I2C_Read|i2c_master|divider_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[0] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[1]~18 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[1]~18_combout  = (\I2C_Read|i2c_master|divider_counter [1] & (!\I2C_Read|i2c_master|divider_counter[0]~17 )) # (!\I2C_Read|i2c_master|divider_counter [1] & ((\I2C_Read|i2c_master|divider_counter[0]~17 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[1]~19  = CARRY((!\I2C_Read|i2c_master|divider_counter[0]~17 ) # (!\I2C_Read|i2c_master|divider_counter [1]))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[0]~17 ),
	.combout(\I2C_Read|i2c_master|divider_counter[1]~18_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[1]~19 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[1]~18 .lut_mask = 16'h3C3F;
defparam \I2C_Read|i2c_master|divider_counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N3
dffeas \I2C_Read|i2c_master|divider_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[1] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[2]~21 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[2]~21_combout  = (\I2C_Read|i2c_master|divider_counter [2] & (\I2C_Read|i2c_master|divider_counter[1]~19  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [2] & (!\I2C_Read|i2c_master|divider_counter[1]~19  & VCC))
// \I2C_Read|i2c_master|divider_counter[2]~22  = CARRY((\I2C_Read|i2c_master|divider_counter [2] & !\I2C_Read|i2c_master|divider_counter[1]~19 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[1]~19 ),
	.combout(\I2C_Read|i2c_master|divider_counter[2]~21_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[2]~22 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[2]~21 .lut_mask = 16'hC30C;
defparam \I2C_Read|i2c_master|divider_counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N5
dffeas \I2C_Read|i2c_master|divider_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[2] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[3]~23 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[3]~23_combout  = (\I2C_Read|i2c_master|divider_counter [3] & (!\I2C_Read|i2c_master|divider_counter[2]~22 )) # (!\I2C_Read|i2c_master|divider_counter [3] & ((\I2C_Read|i2c_master|divider_counter[2]~22 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[3]~24  = CARRY((!\I2C_Read|i2c_master|divider_counter[2]~22 ) # (!\I2C_Read|i2c_master|divider_counter [3]))

	.dataa(\I2C_Read|i2c_master|divider_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[2]~22 ),
	.combout(\I2C_Read|i2c_master|divider_counter[3]~23_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[3]~24 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[3]~23 .lut_mask = 16'h5A5F;
defparam \I2C_Read|i2c_master|divider_counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N7
dffeas \I2C_Read|i2c_master|divider_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[3] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal0~0 (
// Equation(s):
// \I2C_Read|i2c_master|Equal0~0_combout  = ((\I2C_Read|i2c_master|divider_counter [2]) # ((\I2C_Read|i2c_master|divider_counter [3]) # (\I2C_Read|i2c_master|divider_counter [1]))) # (!\I2C_Read|i2c_master|divider_counter [0])

	.dataa(\I2C_Read|i2c_master|divider_counter [0]),
	.datab(\I2C_Read|i2c_master|divider_counter [2]),
	.datac(\I2C_Read|i2c_master|divider_counter [3]),
	.datad(\I2C_Read|i2c_master|divider_counter [1]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal0~0 .lut_mask = 16'hFFFD;
defparam \I2C_Read|i2c_master|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[4]~25 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[4]~25_combout  = (\I2C_Read|i2c_master|divider_counter [4] & (\I2C_Read|i2c_master|divider_counter[3]~24  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [4] & (!\I2C_Read|i2c_master|divider_counter[3]~24  & VCC))
// \I2C_Read|i2c_master|divider_counter[4]~26  = CARRY((\I2C_Read|i2c_master|divider_counter [4] & !\I2C_Read|i2c_master|divider_counter[3]~24 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[3]~24 ),
	.combout(\I2C_Read|i2c_master|divider_counter[4]~25_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[4]~26 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[4]~25 .lut_mask = 16'hC30C;
defparam \I2C_Read|i2c_master|divider_counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N9
dffeas \I2C_Read|i2c_master|divider_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[4] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[5]~27 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[5]~27_combout  = (\I2C_Read|i2c_master|divider_counter [5] & (!\I2C_Read|i2c_master|divider_counter[4]~26 )) # (!\I2C_Read|i2c_master|divider_counter [5] & ((\I2C_Read|i2c_master|divider_counter[4]~26 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[5]~28  = CARRY((!\I2C_Read|i2c_master|divider_counter[4]~26 ) # (!\I2C_Read|i2c_master|divider_counter [5]))

	.dataa(\I2C_Read|i2c_master|divider_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[4]~26 ),
	.combout(\I2C_Read|i2c_master|divider_counter[5]~27_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[5]~28 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[5]~27 .lut_mask = 16'h5A5F;
defparam \I2C_Read|i2c_master|divider_counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N11
dffeas \I2C_Read|i2c_master|divider_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[5] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[6]~29 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[6]~29_combout  = (\I2C_Read|i2c_master|divider_counter [6] & (\I2C_Read|i2c_master|divider_counter[5]~28  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [6] & (!\I2C_Read|i2c_master|divider_counter[5]~28  & VCC))
// \I2C_Read|i2c_master|divider_counter[6]~30  = CARRY((\I2C_Read|i2c_master|divider_counter [6] & !\I2C_Read|i2c_master|divider_counter[5]~28 ))

	.dataa(\I2C_Read|i2c_master|divider_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[5]~28 ),
	.combout(\I2C_Read|i2c_master|divider_counter[6]~29_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[6]~30 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[6]~29 .lut_mask = 16'hA50A;
defparam \I2C_Read|i2c_master|divider_counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N13
dffeas \I2C_Read|i2c_master|divider_counter[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[6] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[7]~31 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[7]~31_combout  = (\I2C_Read|i2c_master|divider_counter [7] & (!\I2C_Read|i2c_master|divider_counter[6]~30 )) # (!\I2C_Read|i2c_master|divider_counter [7] & ((\I2C_Read|i2c_master|divider_counter[6]~30 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[7]~32  = CARRY((!\I2C_Read|i2c_master|divider_counter[6]~30 ) # (!\I2C_Read|i2c_master|divider_counter [7]))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[6]~30 ),
	.combout(\I2C_Read|i2c_master|divider_counter[7]~31_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[7]~32 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[7]~31 .lut_mask = 16'h3C3F;
defparam \I2C_Read|i2c_master|divider_counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N15
dffeas \I2C_Read|i2c_master|divider_counter[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[7] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal0~1 (
// Equation(s):
// \I2C_Read|i2c_master|Equal0~1_combout  = (\I2C_Read|i2c_master|divider_counter [6]) # ((\I2C_Read|i2c_master|divider_counter [7]) # ((\I2C_Read|i2c_master|divider_counter [4]) # (\I2C_Read|i2c_master|divider_counter [5])))

	.dataa(\I2C_Read|i2c_master|divider_counter [6]),
	.datab(\I2C_Read|i2c_master|divider_counter [7]),
	.datac(\I2C_Read|i2c_master|divider_counter [4]),
	.datad(\I2C_Read|i2c_master|divider_counter [5]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal0~1 .lut_mask = 16'hFFFE;
defparam \I2C_Read|i2c_master|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[8]~33 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[8]~33_combout  = (\I2C_Read|i2c_master|divider_counter [8] & (\I2C_Read|i2c_master|divider_counter[7]~32  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [8] & (!\I2C_Read|i2c_master|divider_counter[7]~32  & VCC))
// \I2C_Read|i2c_master|divider_counter[8]~34  = CARRY((\I2C_Read|i2c_master|divider_counter [8] & !\I2C_Read|i2c_master|divider_counter[7]~32 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[7]~32 ),
	.combout(\I2C_Read|i2c_master|divider_counter[8]~33_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[8]~34 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[8]~33 .lut_mask = 16'hC30C;
defparam \I2C_Read|i2c_master|divider_counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N17
dffeas \I2C_Read|i2c_master|divider_counter[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[8] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[9]~35 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[9]~35_combout  = (\I2C_Read|i2c_master|divider_counter [9] & (!\I2C_Read|i2c_master|divider_counter[8]~34 )) # (!\I2C_Read|i2c_master|divider_counter [9] & ((\I2C_Read|i2c_master|divider_counter[8]~34 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[9]~36  = CARRY((!\I2C_Read|i2c_master|divider_counter[8]~34 ) # (!\I2C_Read|i2c_master|divider_counter [9]))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[8]~34 ),
	.combout(\I2C_Read|i2c_master|divider_counter[9]~35_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[9]~36 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[9]~35 .lut_mask = 16'h3C3F;
defparam \I2C_Read|i2c_master|divider_counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N19
dffeas \I2C_Read|i2c_master|divider_counter[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[9] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[10]~37 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[10]~37_combout  = (\I2C_Read|i2c_master|divider_counter [10] & (\I2C_Read|i2c_master|divider_counter[9]~36  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [10] & (!\I2C_Read|i2c_master|divider_counter[9]~36  & 
// VCC))
// \I2C_Read|i2c_master|divider_counter[10]~38  = CARRY((\I2C_Read|i2c_master|divider_counter [10] & !\I2C_Read|i2c_master|divider_counter[9]~36 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[9]~36 ),
	.combout(\I2C_Read|i2c_master|divider_counter[10]~37_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[10]~38 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[10]~37 .lut_mask = 16'hC30C;
defparam \I2C_Read|i2c_master|divider_counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N21
dffeas \I2C_Read|i2c_master|divider_counter[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[10] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[11]~39 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[11]~39_combout  = (\I2C_Read|i2c_master|divider_counter [11] & (!\I2C_Read|i2c_master|divider_counter[10]~38 )) # (!\I2C_Read|i2c_master|divider_counter [11] & ((\I2C_Read|i2c_master|divider_counter[10]~38 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[11]~40  = CARRY((!\I2C_Read|i2c_master|divider_counter[10]~38 ) # (!\I2C_Read|i2c_master|divider_counter [11]))

	.dataa(\I2C_Read|i2c_master|divider_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[10]~38 ),
	.combout(\I2C_Read|i2c_master|divider_counter[11]~39_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[11]~40 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[11]~39 .lut_mask = 16'h5A5F;
defparam \I2C_Read|i2c_master|divider_counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N23
dffeas \I2C_Read|i2c_master|divider_counter[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[11] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal0~2 (
// Equation(s):
// \I2C_Read|i2c_master|Equal0~2_combout  = (\I2C_Read|i2c_master|divider_counter [8]) # ((\I2C_Read|i2c_master|divider_counter [11]) # ((\I2C_Read|i2c_master|divider_counter [9]) # (\I2C_Read|i2c_master|divider_counter [10])))

	.dataa(\I2C_Read|i2c_master|divider_counter [8]),
	.datab(\I2C_Read|i2c_master|divider_counter [11]),
	.datac(\I2C_Read|i2c_master|divider_counter [9]),
	.datad(\I2C_Read|i2c_master|divider_counter [10]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal0~2 .lut_mask = 16'hFFFE;
defparam \I2C_Read|i2c_master|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[12]~41 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[12]~41_combout  = (\I2C_Read|i2c_master|divider_counter [12] & (\I2C_Read|i2c_master|divider_counter[11]~40  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [12] & (!\I2C_Read|i2c_master|divider_counter[11]~40  & 
// VCC))
// \I2C_Read|i2c_master|divider_counter[12]~42  = CARRY((\I2C_Read|i2c_master|divider_counter [12] & !\I2C_Read|i2c_master|divider_counter[11]~40 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[11]~40 ),
	.combout(\I2C_Read|i2c_master|divider_counter[12]~41_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[12]~42 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[12]~41 .lut_mask = 16'hC30C;
defparam \I2C_Read|i2c_master|divider_counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N25
dffeas \I2C_Read|i2c_master|divider_counter[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[12] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[13]~43 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[13]~43_combout  = (\I2C_Read|i2c_master|divider_counter [13] & (!\I2C_Read|i2c_master|divider_counter[12]~42 )) # (!\I2C_Read|i2c_master|divider_counter [13] & ((\I2C_Read|i2c_master|divider_counter[12]~42 ) # (GND)))
// \I2C_Read|i2c_master|divider_counter[13]~44  = CARRY((!\I2C_Read|i2c_master|divider_counter[12]~42 ) # (!\I2C_Read|i2c_master|divider_counter [13]))

	.dataa(\I2C_Read|i2c_master|divider_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[12]~42 ),
	.combout(\I2C_Read|i2c_master|divider_counter[13]~43_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[13]~44 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[13]~43 .lut_mask = 16'h5A5F;
defparam \I2C_Read|i2c_master|divider_counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N27
dffeas \I2C_Read|i2c_master|divider_counter[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[13] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[14]~45 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[14]~45_combout  = (\I2C_Read|i2c_master|divider_counter [14] & (\I2C_Read|i2c_master|divider_counter[13]~44  $ (GND))) # (!\I2C_Read|i2c_master|divider_counter [14] & (!\I2C_Read|i2c_master|divider_counter[13]~44  & 
// VCC))
// \I2C_Read|i2c_master|divider_counter[14]~46  = CARRY((\I2C_Read|i2c_master|divider_counter [14] & !\I2C_Read|i2c_master|divider_counter[13]~44 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|divider_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|divider_counter[13]~44 ),
	.combout(\I2C_Read|i2c_master|divider_counter[14]~45_combout ),
	.cout(\I2C_Read|i2c_master|divider_counter[14]~46 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[14]~45 .lut_mask = 16'hC30C;
defparam \I2C_Read|i2c_master|divider_counter[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N29
dffeas \I2C_Read|i2c_master|divider_counter[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[14] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|divider_counter[15]~47 (
// Equation(s):
// \I2C_Read|i2c_master|divider_counter[15]~47_combout  = \I2C_Read|i2c_master|divider_counter [15] $ (\I2C_Read|i2c_master|divider_counter[14]~46 )

	.dataa(\I2C_Read|i2c_master|divider_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2C_Read|i2c_master|divider_counter[14]~46 ),
	.combout(\I2C_Read|i2c_master|divider_counter[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[15]~47 .lut_mask = 16'h5A5A;
defparam \I2C_Read|i2c_master|divider_counter[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N31
dffeas \I2C_Read|i2c_master|divider_counter[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|divider_counter[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_Read|i2c_master|divider_counter[0]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|divider_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|divider_counter[15] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|divider_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal0~3 (
// Equation(s):
// \I2C_Read|i2c_master|Equal0~3_combout  = (\I2C_Read|i2c_master|divider_counter [15]) # ((\I2C_Read|i2c_master|divider_counter [12]) # ((\I2C_Read|i2c_master|divider_counter [13]) # (\I2C_Read|i2c_master|divider_counter [14])))

	.dataa(\I2C_Read|i2c_master|divider_counter [15]),
	.datab(\I2C_Read|i2c_master|divider_counter [12]),
	.datac(\I2C_Read|i2c_master|divider_counter [13]),
	.datad(\I2C_Read|i2c_master|divider_counter [14]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal0~3 .lut_mask = 16'hFFFE;
defparam \I2C_Read|i2c_master|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal0~4 (
// Equation(s):
// \I2C_Read|i2c_master|Equal0~4_combout  = (\I2C_Read|i2c_master|Equal0~0_combout ) # ((\I2C_Read|i2c_master|Equal0~1_combout ) # ((\I2C_Read|i2c_master|Equal0~2_combout ) # (\I2C_Read|i2c_master|Equal0~3_combout )))

	.dataa(\I2C_Read|i2c_master|Equal0~0_combout ),
	.datab(\I2C_Read|i2c_master|Equal0~1_combout ),
	.datac(\I2C_Read|i2c_master|Equal0~2_combout ),
	.datad(\I2C_Read|i2c_master|Equal0~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal0~4 .lut_mask = 16'hFFFE;
defparam \I2C_Read|i2c_master|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|_serial_clock~0 (
// Equation(s):
// \I2C_Read|i2c_master|_serial_clock~0_combout  = (\I2C_Read|i2c_master|process_counter.11~q  & !\I2C_Read|i2c_master|Equal0~1_combout )

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(gnd),
	.datad(\I2C_Read|i2c_master|Equal0~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_serial_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_serial_clock~0 .lut_mask = 16'h00CC;
defparam \I2C_Read|i2c_master|_serial_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|_serial_clock~1 (
// Equation(s):
// \I2C_Read|i2c_master|_serial_clock~1_combout  = (\I2C_Read|i2c_master|_serial_clock~0_combout  & (!\I2C_Read|i2c_master|Equal0~3_combout  & (!\I2C_Read|i2c_master|Equal0~2_combout  & !\I2C_Read|i2c_master|Equal0~0_combout )))

	.dataa(\I2C_Read|i2c_master|_serial_clock~0_combout ),
	.datab(\I2C_Read|i2c_master|Equal0~3_combout ),
	.datac(\I2C_Read|i2c_master|Equal0~2_combout ),
	.datad(\I2C_Read|i2c_master|Equal0~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_serial_clock~1 .lut_mask = 16'h0002;
defparam \I2C_Read|i2c_master|_serial_clock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~5_combout  = (!\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [1] & \I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~5 .lut_mask = 16'h0100;
defparam \I2C_Read|i2c_master|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~0_combout  = (\I2C_Read|i2c_master|state [1] & (!\I2C_Read|i2c_master|state [0] & (\I2C_Read|i2c_master|state [2] & \I2C_Read|i2c_master|state [3]))) # (!\I2C_Read|i2c_master|state [1] & (\I2C_Read|i2c_master|state [0] & 
// (!\I2C_Read|i2c_master|state [2] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [2]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~0 .lut_mask = 16'h2004;
defparam \I2C_Read|i2c_master|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~0_combout  = (\I2C_Read|i2c_master|state [1]) # ((\I2C_Read|i2c_master|state [0] $ (\I2C_Read|i2c_master|state [3])) # (!\I2C_Read|i2c_master|state [2]))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~0 .lut_mask = 16'hBFFB;
defparam \I2C_Read|i2c_master|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector95~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector95~0_combout  = (\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [0] $ (!\I2C_Read|i2c_master|state [3])) # (!\I2C_Read|i2c_master|state [1]))) # (!\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state 
// [3] & ((\I2C_Read|i2c_master|state [1]))) # (!\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [0]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector95~0 .lut_mask = 16'hDA3B;
defparam \I2C_Read|i2c_master|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~0_combout  = (\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~0 .lut_mask = 16'h0008;
defparam \I2C_Read|i2c_master|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector64~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector64~1_combout  = (\I2C_Read|i2c_master|Selector19~0_combout  & ((\I2C_Read|i2c_master|Equal0~4_combout ) # (!\I2C_Read|i2c_master|process_counter.11~q )))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|Selector19~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector64~1 .lut_mask = 16'hCF00;
defparam \I2C_Read|i2c_master|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \RST~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RST~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RST~inputclkctrl .clock_type = "global clock";
defparam \RST~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(!\RST~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = \inst|v_count [0] $ (VCC)
// \inst|Add1~1  = CARRY(\inst|v_count [0])

	.dataa(\inst|v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout(\inst|Add1~1 ));
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h55AA;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \inst|v_count~3 (
// Equation(s):
// \inst|v_count~3_combout  = (!\inst|Equal1~2_combout  & \inst|Add1~0_combout )

	.dataa(gnd),
	.datab(\inst|Equal1~2_combout ),
	.datac(gnd),
	.datad(\inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|v_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count~3 .lut_mask = 16'h3300;
defparam \inst|v_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|h_count [0] $ (VCC)
// \inst|Add0~1  = CARRY(\inst|h_count [0])

	.dataa(gnd),
	.datab(\inst|h_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \inst|h_count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[0] .is_wysiwyg = "true";
defparam \inst|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|h_count [1] & (!\inst|Add0~1 )) # (!\inst|h_count [1] & ((\inst|Add0~1 ) # (GND)))
// \inst|Add0~3  = CARRY((!\inst|Add0~1 ) # (!\inst|h_count [1]))

	.dataa(gnd),
	.datab(\inst|h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \inst|h_count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[1] .is_wysiwyg = "true";
defparam \inst|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = (\inst|h_count [2] & (\inst|Add0~3  $ (GND))) # (!\inst|h_count [2] & (!\inst|Add0~3  & VCC))
// \inst|Add0~5  = CARRY((\inst|h_count [2] & !\inst|Add0~3 ))

	.dataa(\inst|h_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \inst|h_count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[2] .is_wysiwyg = "true";
defparam \inst|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|h_count [3] & (!\inst|Add0~5 )) # (!\inst|h_count [3] & ((\inst|Add0~5 ) # (GND)))
// \inst|Add0~7  = CARRY((!\inst|Add0~5 ) # (!\inst|h_count [3]))

	.dataa(gnd),
	.datab(\inst|h_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \inst|h_count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[3] .is_wysiwyg = "true";
defparam \inst|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = (\inst|h_count [4] & (\inst|Add0~7  $ (GND))) # (!\inst|h_count [4] & (!\inst|Add0~7  & VCC))
// \inst|Add0~9  = CARRY((\inst|h_count [4] & !\inst|Add0~7 ))

	.dataa(\inst|h_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'hA50A;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \inst|h_count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[4] .is_wysiwyg = "true";
defparam \inst|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|h_count [5] & (!\inst|Add0~9 )) # (!\inst|h_count [5] & ((\inst|Add0~9 ) # (GND)))
// \inst|Add0~11  = CARRY((!\inst|Add0~9 ) # (!\inst|h_count [5]))

	.dataa(\inst|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \inst|h_count~0 (
// Equation(s):
// \inst|h_count~0_combout  = (\inst|Add0~10_combout  & !\inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~10_combout ),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|h_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|h_count~0 .lut_mask = 16'h00F0;
defparam \inst|h_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \inst|h_count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|h_count~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[5] .is_wysiwyg = "true";
defparam \inst|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = (\inst|h_count [6] & (\inst|Add0~11  $ (GND))) # (!\inst|h_count [6] & (!\inst|Add0~11  & VCC))
// \inst|Add0~13  = CARRY((\inst|h_count [6] & !\inst|Add0~11 ))

	.dataa(gnd),
	.datab(\inst|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'hC30C;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \inst|h_count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[6] .is_wysiwyg = "true";
defparam \inst|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst|h_count [7] & (!\inst|Add0~13 )) # (!\inst|h_count [7] & ((\inst|Add0~13 ) # (GND)))
// \inst|Add0~15  = CARRY((!\inst|Add0~13 ) # (!\inst|h_count [7]))

	.dataa(gnd),
	.datab(\inst|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \inst|h_count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[7] .is_wysiwyg = "true";
defparam \inst|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = (\inst|h_count [8] & (\inst|Add0~15  $ (GND))) # (!\inst|h_count [8] & (!\inst|Add0~15  & VCC))
// \inst|Add0~17  = CARRY((\inst|h_count [8] & !\inst|Add0~15 ))

	.dataa(gnd),
	.datab(\inst|h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout(\inst|Add0~17 ));
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'hC30C;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \inst|h_count~2 (
// Equation(s):
// \inst|h_count~2_combout  = (\inst|Add0~16_combout  & !\inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|h_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|h_count~2 .lut_mask = 16'h00CC;
defparam \inst|h_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \inst|h_count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|h_count~2_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[8] .is_wysiwyg = "true";
defparam \inst|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \inst|Add0~18 (
// Equation(s):
// \inst|Add0~18_combout  = \inst|Add0~17  $ (\inst|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|h_count [9]),
	.cin(\inst|Add0~17 ),
	.combout(\inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \inst|h_count~1 (
// Equation(s):
// \inst|h_count~1_combout  = (\inst|Add0~18_combout  & !\inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\inst|Add0~18_combout ),
	.datac(\inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|h_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|h_count~1 .lut_mask = 16'h0C0C;
defparam \inst|h_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \inst|h_count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|h_count~1_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[9] .is_wysiwyg = "true";
defparam \inst|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (!\inst|h_count [5] & (\inst|h_count [8] & (!\inst|h_count [6] & \inst|h_count [9])))

	.dataa(\inst|h_count [5]),
	.datab(\inst|h_count [8]),
	.datac(\inst|h_count [6]),
	.datad(\inst|h_count [9]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h0400;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|h_count [2] & (!\inst|h_count [7] & (\inst|h_count [3] & \inst|h_count [4])))

	.dataa(\inst|h_count [2]),
	.datab(\inst|h_count [7]),
	.datac(\inst|h_count [3]),
	.datad(\inst|h_count [4]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'h2000;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (\inst|Equal0~0_combout  & (\inst|Equal0~1_combout  & (\inst|h_count [1] & \inst|h_count [0])))

	.dataa(\inst|Equal0~0_combout ),
	.datab(\inst|Equal0~1_combout ),
	.datac(\inst|h_count [1]),
	.datad(\inst|h_count [0]),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'h8000;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \inst|v_count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|v_count~3_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[0] .is_wysiwyg = "true";
defparam \inst|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|v_count [9] & (\inst|v_count [3] & (!\inst|v_count [0] & !\inst|v_count [4])))

	.dataa(\inst|v_count [9]),
	.datab(\inst|v_count [3]),
	.datac(\inst|v_count [0]),
	.datad(\inst|v_count [4]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h0008;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (!\inst|v_count [8] & (!\inst|v_count [6] & (!\inst|v_count [7] & !\inst|v_count [5])))

	.dataa(\inst|v_count [8]),
	.datab(\inst|v_count [6]),
	.datac(\inst|v_count [7]),
	.datad(\inst|v_count [5]),
	.cin(gnd),
	.combout(\inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = 16'h0001;
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = (\inst|v_count [1] & (!\inst|Add1~1 )) # (!\inst|v_count [1] & ((\inst|Add1~1 ) # (GND)))
// \inst|Add1~3  = CARRY((!\inst|Add1~1 ) # (!\inst|v_count [1]))

	.dataa(gnd),
	.datab(\inst|v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~1 ),
	.combout(\inst|Add1~2_combout ),
	.cout(\inst|Add1~3 ));
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \inst|v_count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[1] .is_wysiwyg = "true";
defparam \inst|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \inst|Equal1~2 (
// Equation(s):
// \inst|Equal1~2_combout  = (\inst|Equal1~0_combout  & (\inst|Equal1~1_combout  & (!\inst|v_count [1] & \inst|v_count [2])))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Equal1~1_combout ),
	.datac(\inst|v_count [1]),
	.datad(\inst|v_count [2]),
	.cin(gnd),
	.combout(\inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~2 .lut_mask = 16'h0800;
defparam \inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = (\inst|v_count [2] & (\inst|Add1~3  $ (GND))) # (!\inst|v_count [2] & (!\inst|Add1~3  & VCC))
// \inst|Add1~5  = CARRY((\inst|v_count [2] & !\inst|Add1~3 ))

	.dataa(\inst|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~3 ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'hA50A;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \inst|v_count~2 (
// Equation(s):
// \inst|v_count~2_combout  = (!\inst|Equal1~2_combout  & \inst|Add1~4_combout )

	.dataa(gnd),
	.datab(\inst|Equal1~2_combout ),
	.datac(gnd),
	.datad(\inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|v_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count~2 .lut_mask = 16'h3300;
defparam \inst|v_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \inst|v_count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|v_count~2_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[2] .is_wysiwyg = "true";
defparam \inst|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst|v_count [3] & (!\inst|Add1~5 )) # (!\inst|v_count [3] & ((\inst|Add1~5 ) # (GND)))
// \inst|Add1~7  = CARRY((!\inst|Add1~5 ) # (!\inst|v_count [3]))

	.dataa(gnd),
	.datab(\inst|v_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \inst|v_count~1 (
// Equation(s):
// \inst|v_count~1_combout  = (\inst|Add1~6_combout  & !\inst|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~6_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|v_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count~1 .lut_mask = 16'h00F0;
defparam \inst|v_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \inst|v_count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|v_count~1_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[3] .is_wysiwyg = "true";
defparam \inst|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = (\inst|v_count [4] & (\inst|Add1~7  $ (GND))) # (!\inst|v_count [4] & (!\inst|Add1~7  & VCC))
// \inst|Add1~9  = CARRY((\inst|v_count [4] & !\inst|Add1~7 ))

	.dataa(gnd),
	.datab(\inst|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'hC30C;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \inst|v_count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[4] .is_wysiwyg = "true";
defparam \inst|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|v_count [5] & (!\inst|Add1~9 )) # (!\inst|v_count [5] & ((\inst|Add1~9 ) # (GND)))
// \inst|Add1~11  = CARRY((!\inst|Add1~9 ) # (!\inst|v_count [5]))

	.dataa(\inst|v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \inst|v_count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[5] .is_wysiwyg = "true";
defparam \inst|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = (\inst|v_count [6] & (\inst|Add1~11  $ (GND))) # (!\inst|v_count [6] & (!\inst|Add1~11  & VCC))
// \inst|Add1~13  = CARRY((\inst|v_count [6] & !\inst|Add1~11 ))

	.dataa(gnd),
	.datab(\inst|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'hC30C;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \inst|v_count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[6] .is_wysiwyg = "true";
defparam \inst|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst|v_count [7] & (!\inst|Add1~13 )) # (!\inst|v_count [7] & ((\inst|Add1~13 ) # (GND)))
// \inst|Add1~15  = CARRY((!\inst|Add1~13 ) # (!\inst|v_count [7]))

	.dataa(\inst|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout(\inst|Add1~15 ));
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \inst|v_count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[7] .is_wysiwyg = "true";
defparam \inst|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \inst|Add1~16 (
// Equation(s):
// \inst|Add1~16_combout  = (\inst|v_count [8] & (\inst|Add1~15  $ (GND))) # (!\inst|v_count [8] & (!\inst|Add1~15  & VCC))
// \inst|Add1~17  = CARRY((\inst|v_count [8] & !\inst|Add1~15 ))

	.dataa(\inst|v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~15 ),
	.combout(\inst|Add1~16_combout ),
	.cout(\inst|Add1~17 ));
// synopsys translate_off
defparam \inst|Add1~16 .lut_mask = 16'hA50A;
defparam \inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \inst|v_count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[8] .is_wysiwyg = "true";
defparam \inst|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \inst|Add1~18 (
// Equation(s):
// \inst|Add1~18_combout  = \inst|v_count [9] $ (\inst|Add1~17 )

	.dataa(\inst|v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add1~17 ),
	.combout(\inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~18 .lut_mask = 16'h5A5A;
defparam \inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \inst|v_count~0 (
// Equation(s):
// \inst|v_count~0_combout  = (\inst|Add1~18_combout  & !\inst|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~18_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|v_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count~0 .lut_mask = 16'h00F0;
defparam \inst|v_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \inst|v_count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|v_count~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[9] .is_wysiwyg = "true";
defparam \inst|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \inst|vsync~0 (
// Equation(s):
// \inst|vsync~0_combout  = (\inst|v_count [9]) # ((\inst|v_count [4]) # ((!\inst|v_count [8]) # (!\inst|v_count [3])))

	.dataa(\inst|v_count [9]),
	.datab(\inst|v_count [4]),
	.datac(\inst|v_count [3]),
	.datad(\inst|v_count [8]),
	.cin(gnd),
	.combout(\inst|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|vsync~0 .lut_mask = 16'hEFFF;
defparam \inst|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \inst|vsync~1 (
// Equation(s):
// \inst|vsync~1_combout  = (((\inst|v_count [2]) # (!\inst|v_count [7])) # (!\inst|v_count [6])) # (!\inst|v_count [5])

	.dataa(\inst|v_count [5]),
	.datab(\inst|v_count [6]),
	.datac(\inst|v_count [7]),
	.datad(\inst|v_count [2]),
	.cin(gnd),
	.combout(\inst|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|vsync~1 .lut_mask = 16'hFF7F;
defparam \inst|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \inst|vsync~2 (
// Equation(s):
// \inst|vsync~2_combout  = (\inst|vsync~0_combout ) # ((\inst|vsync~1_combout ) # (!\inst|v_count [1]))

	.dataa(\inst|vsync~0_combout ),
	.datab(\inst|vsync~1_combout ),
	.datac(\inst|v_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|vsync~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|vsync~2 .lut_mask = 16'hEFEF;
defparam \inst|vsync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector95~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector95~1_combout  = (\I2C_Read|i2c_master|Selector95~0_combout  & (!\I2C_Read|i2c_master|Selector64~1_combout  & ((!\inst|vsync~2_combout ) # (!\I2C_Read|i2c_master|Equal1~0_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector95~0_combout ),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector64~1_combout ),
	.datad(\inst|vsync~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector95~1 .lut_mask = 16'h020A;
defparam \I2C_Read|i2c_master|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~13 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~13_combout  = (\I2C_Read|i2c_master|state [1] & (!\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [0] & \I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~13_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~13 .lut_mask = 16'h2000;
defparam \I2C_Read|i2c_master|Selector19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector95~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector95~2_combout  = ((!\I2C_Read|i2c_master|_post_serial_data~0_combout  & ((\I2C_Read|i2c_master|Selector19~13_combout ) # (!\I2C_Read|i2c_master|Selector65~0_combout )))) # (!\I2C_Read|i2c_master|Selector95~1_combout )

	.dataa(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector65~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector95~1_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~13_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector95~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector95~2 .lut_mask = 16'h5F1F;
defparam \I2C_Read|i2c_master|Selector95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~15 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~15_combout  = (\I2C_Read|i2c_master|state [0]) # (\I2C_Read|i2c_master|state [1] $ (((!\I2C_Read|i2c_master|state [3]) # (!\I2C_Read|i2c_master|state [2]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~15 .lut_mask = 16'hEDCF;
defparam \I2C_Read|i2c_master|bit_counter[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector95~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector95~3_combout  = (\I2C_Read|i2c_master|post_state [3] & ((\I2C_Read|i2c_master|Selector95~2_combout ) # ((!\I2C_Read|i2c_master|bit_counter[6]~15_combout )))) # (!\I2C_Read|i2c_master|post_state [3] & 
// (((\I2C_Read|i2c_master|_post_serial_data~0_combout  & !\I2C_Read|i2c_master|bit_counter[6]~15_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector95~2_combout ),
	.datab(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datac(\I2C_Read|i2c_master|post_state [3]),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~15_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector95~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector95~3 .lut_mask = 16'hA0FC;
defparam \I2C_Read|i2c_master|Selector95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N5
dffeas \I2C_Read|i2c_master|post_state[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector95~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|post_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|post_state[3] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|post_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~1_combout  = (\I2C_Read|i2c_master|Selector63~0_combout  & ((\I2C_Read|i2c_master|_serial_clock~1_combout  & ((\I2C_Read|i2c_master|post_state [3]))) # (!\I2C_Read|i2c_master|_serial_clock~1_combout  & 
// (\I2C_Read|i2c_master|state [3]))))

	.dataa(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datab(\I2C_Read|i2c_master|state [3]),
	.datac(\I2C_Read|i2c_master|Selector63~0_combout ),
	.datad(\I2C_Read|i2c_master|post_state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~1 .lut_mask = 16'hE040;
defparam \I2C_Read|i2c_master|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~2_combout  = (\I2C_Read|i2c_master|state [3] & ((\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & !\I2C_Read|i2c_master|state [1])) # (!\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state 
// [1])))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~2 .lut_mask = 16'h5200;
defparam \I2C_Read|i2c_master|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~7 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~7_combout  = (\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [0] & (\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~7 .lut_mask = 16'h0080;
defparam \I2C_Read|i2c_master|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~3_combout  = (\I2C_Read|i2c_master|Selector63~1_combout ) # ((\I2C_Read|i2c_master|_post_serial_data~0_combout  & ((\I2C_Read|i2c_master|Selector19~7_combout ))) # (!\I2C_Read|i2c_master|_post_serial_data~0_combout  & 
// (\I2C_Read|i2c_master|Selector63~2_combout )))

	.dataa(\I2C_Read|i2c_master|Selector63~1_combout ),
	.datab(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector63~2_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~7_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~3 .lut_mask = 16'hFEBA;
defparam \I2C_Read|i2c_master|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~4_combout  = (\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [1] & \I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~4 .lut_mask = 16'h0800;
defparam \I2C_Read|i2c_master|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~2_combout  = (!\I2C_Read|i2c_master|state [3] & ((\I2C_Read|i2c_master|state [0] & ((!\I2C_Read|i2c_master|state [1]))) # (!\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [2] & \I2C_Read|i2c_master|state 
// [1]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~2 .lut_mask = 16'h001C;
defparam \I2C_Read|i2c_master|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~11 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~11_combout  = (\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [1] & ((!\I2C_Read|i2c_master|state [3]) # (!\I2C_Read|i2c_master|state [2]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~11 .lut_mask = 16'h040C;
defparam \I2C_Read|i2c_master|process_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~12 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~12_combout  = (!\I2C_Read|i2c_master|Equal0~4_combout  & \I2C_Read|i2c_master|process_counter~11_combout )

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(gnd),
	.datac(\I2C_Read|i2c_master|process_counter~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~12 .lut_mask = 16'h5050;
defparam \I2C_Read|i2c_master|process_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~1_combout  = (!\I2C_Read|i2c_master|state [1] & (\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [2] & \I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [2]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~1 .lut_mask = 16'h0400;
defparam \I2C_Read|i2c_master|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~10 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~10_combout  = (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|Selector19~1_combout ) # ((!\I2C_Read|i2c_master|Selector19~0_combout  & !\I2C_Read|i2c_master|Selector19~2_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector19~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~0_combout ),
	.datac(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~10 .lut_mask = 16'h0A0B;
defparam \I2C_Read|i2c_master|process_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~13 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~13_combout  = (\I2C_Read|i2c_master|Equal1~0_combout  & (\I2C_Read|i2c_master|process_counter~12_combout  & (!\I2C_Read|i2c_master|Selector3~0_combout ))) # (!\I2C_Read|i2c_master|Equal1~0_combout  & 
// ((\I2C_Read|i2c_master|process_counter~10_combout  & ((!\I2C_Read|i2c_master|Selector3~0_combout ))) # (!\I2C_Read|i2c_master|process_counter~10_combout  & (\I2C_Read|i2c_master|process_counter~12_combout ))))

	.dataa(\I2C_Read|i2c_master|process_counter~12_combout ),
	.datab(\I2C_Read|i2c_master|Selector3~0_combout ),
	.datac(\I2C_Read|i2c_master|process_counter~10_combout ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~13 .lut_mask = 16'h223A;
defparam \I2C_Read|i2c_master|process_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~15 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~15_combout  = (!\I2C_Read|i2c_master|process_counter~12_combout  & ((\I2C_Read|i2c_master|process_counter.11~q ) # ((\I2C_Read|i2c_master|Equal1~0_combout ) # (!\I2C_Read|i2c_master|process_counter~10_combout ))))

	.dataa(\I2C_Read|i2c_master|process_counter.11~q ),
	.datab(\I2C_Read|i2c_master|process_counter~10_combout ),
	.datac(\I2C_Read|i2c_master|process_counter~12_combout ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~15 .lut_mask = 16'h0F0B;
defparam \I2C_Read|i2c_master|process_counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~16 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~16_combout  = (\I2C_Read|i2c_master|process_counter~15_combout  & (((\I2C_Read|i2c_master|process_counter~9_combout ) # (!\I2C_Read|i2c_master|process_counter.00~q )))) # 
// (!\I2C_Read|i2c_master|process_counter~15_combout  & (\I2C_Read|i2c_master|process_counter.11~q  & (!\I2C_Read|i2c_master|process_counter~9_combout )))

	.dataa(\I2C_Read|i2c_master|process_counter.11~q ),
	.datab(\I2C_Read|i2c_master|process_counter~15_combout ),
	.datac(\I2C_Read|i2c_master|process_counter~9_combout ),
	.datad(\I2C_Read|i2c_master|process_counter.00~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~16 .lut_mask = 16'hC2CE;
defparam \I2C_Read|i2c_master|process_counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~17 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~17_combout  = (!\RST~input_o  & !\I2C_Read|i2c_master|process_counter~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|process_counter~16_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~17 .lut_mask = 16'h000F;
defparam \I2C_Read|i2c_master|process_counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N29
dffeas \I2C_Read|i2c_master|process_counter.00 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|process_counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|process_counter.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter.00 .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|process_counter.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~14 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~14_combout  = (\I2C_Read|i2c_master|process_counter~9_combout  & (\I2C_Read|i2c_master|process_counter~13_combout )) # (!\I2C_Read|i2c_master|process_counter~9_combout  & 
// ((\I2C_Read|i2c_master|process_counter~13_combout  & ((!\I2C_Read|i2c_master|process_counter.00~q ))) # (!\I2C_Read|i2c_master|process_counter~13_combout  & (\I2C_Read|i2c_master|process_counter.01~q ))))

	.dataa(\I2C_Read|i2c_master|process_counter~9_combout ),
	.datab(\I2C_Read|i2c_master|process_counter~13_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.01~q ),
	.datad(\I2C_Read|i2c_master|process_counter.00~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~14 .lut_mask = 16'h98DC;
defparam \I2C_Read|i2c_master|process_counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N9
dffeas \I2C_Read|i2c_master|process_counter.01 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|process_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|process_counter.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter.01 .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|process_counter.01 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \SCL~input (
	.i(SCL),
	.ibar(gnd),
	.o(\SCL~input_o ));
// synopsys translate_off
defparam \SCL~input .bus_hold = "false";
defparam \SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector3~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector3~0_combout  = (\I2C_Read|i2c_master|process_counter.00~q  & ((\SCL~input_o ) # (!\I2C_Read|i2c_master|process_counter.01~q )))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|process_counter.01~q ),
	.datac(\SCL~input_o ),
	.datad(\I2C_Read|i2c_master|process_counter.00~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector3~0 .lut_mask = 16'hF300;
defparam \I2C_Read|i2c_master|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|_process_counter~1 (
// Equation(s):
// \I2C_Read|i2c_master|_process_counter~1_combout  = (\I2C_Read|i2c_master|Equal0~4_combout  & (((\I2C_Read|i2c_master|process_counter.10~q )))) # (!\I2C_Read|i2c_master|Equal0~4_combout  & (\I2C_Read|i2c_master|process_counter.01~q  & ((\SCL~input_o ) # 
// (\I2C_Read|i2c_master|process_counter.10~q ))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.01~q ),
	.datac(\SCL~input_o ),
	.datad(\I2C_Read|i2c_master|process_counter.10~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_process_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_process_counter~1 .lut_mask = 16'hEE40;
defparam \I2C_Read|i2c_master|_process_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector21~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector21~0_combout  = (\I2C_Read|i2c_master|state [3] & (\I2C_Read|i2c_master|state [0] & (\I2C_Read|i2c_master|state [1] $ (!\I2C_Read|i2c_master|state [2])))) # (!\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [1] & 
// ((\I2C_Read|i2c_master|state [0]) # (!\I2C_Read|i2c_master|state [2]))))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector21~0 .lut_mask = 16'h840D;
defparam \I2C_Read|i2c_master|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector21~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector21~1_combout  = (\I2C_Read|i2c_master|Equal0~4_combout  & (((\I2C_Read|i2c_master|process_counter.10~q )))) # (!\I2C_Read|i2c_master|Equal0~4_combout  & (\I2C_Read|i2c_master|process_counter.01~q  & (\SCL~input_o )))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.01~q ),
	.datac(\SCL~input_o ),
	.datad(\I2C_Read|i2c_master|process_counter.10~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector21~1 .lut_mask = 16'hEA40;
defparam \I2C_Read|i2c_master|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector21~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector21~2_combout  = (\I2C_Read|i2c_master|_process_counter~1_combout  & (((\I2C_Read|i2c_master|Selector19~1_combout  & \I2C_Read|i2c_master|Selector21~1_combout )) # (!\I2C_Read|i2c_master|Selector21~0_combout ))) # 
// (!\I2C_Read|i2c_master|_process_counter~1_combout  & (((\I2C_Read|i2c_master|Selector19~1_combout  & \I2C_Read|i2c_master|Selector21~1_combout ))))

	.dataa(\I2C_Read|i2c_master|_process_counter~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector21~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~1_combout ),
	.datad(\I2C_Read|i2c_master|Selector21~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector21~2 .lut_mask = 16'hF222;
defparam \I2C_Read|i2c_master|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector21~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector21~3_combout  = (\I2C_Read|i2c_master|Equal0~4_combout  & (\I2C_Read|i2c_master|process_counter.10~q )) # (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|process_counter.01~q )))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.10~q ),
	.datac(\I2C_Read|i2c_master|process_counter.01~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector21~3 .lut_mask = 16'hD8D8;
defparam \I2C_Read|i2c_master|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector21~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector21~4_combout  = (\I2C_Read|i2c_master|Selector21~2_combout ) # ((\I2C_Read|i2c_master|Selector21~3_combout  & ((\I2C_Read|i2c_master|Selector19~2_combout ) # (\I2C_Read|i2c_master|Selector19~0_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector21~2_combout ),
	.datab(\I2C_Read|i2c_master|Selector21~3_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~2_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector21~4 .lut_mask = 16'hEEEA;
defparam \I2C_Read|i2c_master|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N5
dffeas \I2C_Read|i2c_master|process_counter.10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|process_counter.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter.10 .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|process_counter.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~1_combout  = (\I2C_Read|i2c_master|Selector19~3_combout  & ((\I2C_Read|i2c_master|Equal0~4_combout ) # ((\I2C_Read|i2c_master|process_counter.10~q ) # (!\I2C_Read|i2c_master|Selector3~0_combout ))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~3_combout ),
	.datac(\I2C_Read|i2c_master|Selector3~0_combout ),
	.datad(\I2C_Read|i2c_master|process_counter.10~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~1 .lut_mask = 16'hCC8C;
defparam \I2C_Read|i2c_master|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~3_combout  = (\I2C_Read|i2c_master|last_acknowledge~q  & ((\I2C_Read|i2c_master|Selector31~2_combout ) # (\I2C_Read|i2c_master|Selector31~1_combout )))

	.dataa(\I2C_Read|i2c_master|Selector31~2_combout ),
	.datab(gnd),
	.datac(\I2C_Read|i2c_master|last_acknowledge~q ),
	.datad(\I2C_Read|i2c_master|Selector31~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~3 .lut_mask = 16'hF0A0;
defparam \I2C_Read|i2c_master|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~4_combout  = (\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [1] $ (\I2C_Read|i2c_master|state [3])) # (!\I2C_Read|i2c_master|state [0]))) # (!\I2C_Read|i2c_master|state [2] & (((\I2C_Read|i2c_master|state 
// [3]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~4 .lut_mask = 16'h7FA2;
defparam \I2C_Read|i2c_master|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~5_combout  = (\I2C_Read|i2c_master|last_acknowledge~q  & (((\I2C_Read|i2c_master|Equal0~4_combout ) # (!\SCL~input_o )) # (!\I2C_Read|i2c_master|process_counter.01~q )))

	.dataa(\I2C_Read|i2c_master|last_acknowledge~q ),
	.datab(\I2C_Read|i2c_master|process_counter.01~q ),
	.datac(\SCL~input_o ),
	.datad(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~5 .lut_mask = 16'hAA2A;
defparam \I2C_Read|i2c_master|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \SDA~input (
	.i(SDA),
	.ibar(gnd),
	.o(\SDA~input_o ));
// synopsys translate_off
defparam \SDA~input .bus_hold = "false";
defparam \SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~0_combout  = (\I2C_Read|i2c_master|Selector19~3_combout  & (!\I2C_Read|i2c_master|Equal0~4_combout  & (\I2C_Read|i2c_master|process_counter.10~q  & !\SDA~input_o )))

	.dataa(\I2C_Read|i2c_master|Selector19~3_combout ),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.10~q ),
	.datad(\SDA~input_o ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~0 .lut_mask = 16'h0020;
defparam \I2C_Read|i2c_master|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector31~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector31~6_combout  = (\I2C_Read|i2c_master|Selector31~3_combout ) # ((\I2C_Read|i2c_master|Selector31~0_combout ) # ((\I2C_Read|i2c_master|Selector31~4_combout  & \I2C_Read|i2c_master|Selector31~5_combout )))

	.dataa(\I2C_Read|i2c_master|Selector31~3_combout ),
	.datab(\I2C_Read|i2c_master|Selector31~4_combout ),
	.datac(\I2C_Read|i2c_master|Selector31~5_combout ),
	.datad(\I2C_Read|i2c_master|Selector31~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector31~6 .lut_mask = 16'hFFEA;
defparam \I2C_Read|i2c_master|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N31
dffeas \I2C_Read|i2c_master|last_acknowledge (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector31~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|last_acknowledge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|last_acknowledge .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|last_acknowledge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~4_combout  = (\I2C_Read|i2c_master|post_state [3]) # (!\I2C_Read|i2c_master|last_acknowledge~q )

	.dataa(\I2C_Read|i2c_master|post_state [3]),
	.datab(gnd),
	.datac(\I2C_Read|i2c_master|last_acknowledge~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~4 .lut_mask = 16'hAFAF;
defparam \I2C_Read|i2c_master|Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~5_combout  = (\I2C_Read|i2c_master|_serial_clock~1_combout  & (\I2C_Read|i2c_master|Selector63~4_combout  & (\I2C_Read|i2c_master|Selector19~3_combout ))) # (!\I2C_Read|i2c_master|_serial_clock~1_combout  & 
// (((\I2C_Read|i2c_master|Selector19~1_combout ))))

	.dataa(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector63~4_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~3_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~5 .lut_mask = 16'hD580;
defparam \I2C_Read|i2c_master|Selector63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector63~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector63~6_combout  = (\I2C_Read|i2c_master|Selector19~5_combout ) # ((\I2C_Read|i2c_master|Selector63~3_combout ) # ((\I2C_Read|i2c_master|Selector19~4_combout ) # (\I2C_Read|i2c_master|Selector63~5_combout )))

	.dataa(\I2C_Read|i2c_master|Selector19~5_combout ),
	.datab(\I2C_Read|i2c_master|Selector63~3_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector63~5_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector63~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector63~6 .lut_mask = 16'hFFFE;
defparam \I2C_Read|i2c_master|Selector63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N17
dffeas \I2C_Read|i2c_master|state[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector63~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|state[3] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector97~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector97~0_combout  = (\I2C_Read|i2c_master|state [2] & (((\I2C_Read|i2c_master|state [0]) # (\I2C_Read|i2c_master|state [3])))) # (!\I2C_Read|i2c_master|state [2] & (((!\I2C_Read|i2c_master|state [3])) # 
// (!\I2C_Read|i2c_master|state [1])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector97~0 .lut_mask = 16'hDDF3;
defparam \I2C_Read|i2c_master|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector99~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector99~0_combout  = (\I2C_Read|i2c_master|state [1] & ((\I2C_Read|i2c_master|state [0] & ((\I2C_Read|i2c_master|state [3]))) # (!\I2C_Read|i2c_master|state [0] & ((!\I2C_Read|i2c_master|state [3]) # (!\I2C_Read|i2c_master|state 
// [2]))))) # (!\I2C_Read|i2c_master|state [1] & (\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [3]) # (!\I2C_Read|i2c_master|state [0]))))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector99~0 .lut_mask = 16'hE60E;
defparam \I2C_Read|i2c_master|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector97~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector97~1_combout  = (\I2C_Read|i2c_master|post_state [1] & (((!\I2C_Read|i2c_master|Selector97~0_combout  & !\I2C_Read|i2c_master|_post_serial_data~0_combout )) # (!\I2C_Read|i2c_master|Selector99~0_combout )))

	.dataa(\I2C_Read|i2c_master|Selector97~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector99~0_combout ),
	.datac(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datad(\I2C_Read|i2c_master|post_state [1]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector97~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector97~1 .lut_mask = 16'h3700;
defparam \I2C_Read|i2c_master|Selector97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector32~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector32~0_combout  = (\I2C_Read|i2c_master|process_counter.11~q  & (\I2C_Read|i2c_master|Selector19~0_combout  & !\I2C_Read|i2c_master|Equal0~4_combout ))

	.dataa(\I2C_Read|i2c_master|process_counter.11~q ),
	.datab(\I2C_Read|i2c_master|Selector19~0_combout ),
	.datac(gnd),
	.datad(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector32~0 .lut_mask = 16'h0088;
defparam \I2C_Read|i2c_master|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector97~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector97~2_combout  = (\I2C_Read|i2c_master|Selector97~1_combout ) # ((\I2C_Read|i2c_master|Selector32~0_combout ) # ((\I2C_Read|i2c_master|Equal1~0_combout  & !\inst|vsync~2_combout )))

	.dataa(\I2C_Read|i2c_master|Selector97~1_combout ),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector32~0_combout ),
	.datad(\inst|vsync~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector97~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector97~2 .lut_mask = 16'hFAFE;
defparam \I2C_Read|i2c_master|Selector97~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector97~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector97~3_combout  = (\I2C_Read|i2c_master|state [1] & (!\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [2] & !\I2C_Read|i2c_master|state [3]))) # (!\I2C_Read|i2c_master|state [1] & (((\I2C_Read|i2c_master|state [2] 
// & \I2C_Read|i2c_master|state [3]))))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [2]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector97~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector97~3 .lut_mask = 16'h5002;
defparam \I2C_Read|i2c_master|Selector97~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector97~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector97~4_combout  = (\I2C_Read|i2c_master|Selector97~2_combout ) # ((\I2C_Read|i2c_master|Selector97~3_combout  & ((\I2C_Read|i2c_master|_post_serial_data~0_combout ) # (\I2C_Read|i2c_master|post_state [1]))))

	.dataa(\I2C_Read|i2c_master|Selector97~2_combout ),
	.datab(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datac(\I2C_Read|i2c_master|post_state [1]),
	.datad(\I2C_Read|i2c_master|Selector97~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector97~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector97~4 .lut_mask = 16'hFEAA;
defparam \I2C_Read|i2c_master|Selector97~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N25
dffeas \I2C_Read|i2c_master|post_state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector97~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|post_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|post_state[1] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|post_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~5_combout  = (\I2C_Read|i2c_master|Equal0~4_combout  & (((\I2C_Read|i2c_master|state [1])))) # (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|process_counter.11~q  & (\I2C_Read|i2c_master|post_state [1])) 
// # (!\I2C_Read|i2c_master|process_counter.11~q  & ((\I2C_Read|i2c_master|state [1])))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|post_state [1]),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|state [1]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~5 .lut_mask = 16'hEF40;
defparam \I2C_Read|i2c_master|Selector65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~2_combout  = (\I2C_Read|i2c_master|Selector19~3_combout  & (((\I2C_Read|i2c_master|post_state [1] & \I2C_Read|i2c_master|last_acknowledge~q )) # (!\I2C_Read|i2c_master|_serial_clock~1_combout )))

	.dataa(\I2C_Read|i2c_master|Selector19~3_combout ),
	.datab(\I2C_Read|i2c_master|post_state [1]),
	.datac(\I2C_Read|i2c_master|last_acknowledge~q ),
	.datad(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~2 .lut_mask = 16'h80AA;
defparam \I2C_Read|i2c_master|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~3_combout  = (\I2C_Read|i2c_master|state [1] & ((\I2C_Read|i2c_master|state [3] & ((!\I2C_Read|i2c_master|state [2]))) # (!\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [0]))))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [2]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~3 .lut_mask = 16'h0A22;
defparam \I2C_Read|i2c_master|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~4_combout  = (\I2C_Read|i2c_master|Selector65~2_combout ) # ((\I2C_Read|i2c_master|Selector65~3_combout ) # ((!\I2C_Read|i2c_master|_post_serial_data~0_combout  & \I2C_Read|i2c_master|Selector19~7_combout )))

	.dataa(\I2C_Read|i2c_master|Selector65~2_combout ),
	.datab(\I2C_Read|i2c_master|Selector65~3_combout ),
	.datac(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~7_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~4 .lut_mask = 16'hEFEE;
defparam \I2C_Read|i2c_master|Selector65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~10 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~10_combout  = (!\I2C_Read|i2c_master|state [1] & (\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & \I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~10 .lut_mask = 16'h0400;
defparam \I2C_Read|i2c_master|Selector19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~1_combout  = (\I2C_Read|i2c_master|_post_serial_data~0_combout  & ((\I2C_Read|i2c_master|Selector19~10_combout ) # ((!\I2C_Read|i2c_master|Selector65~0_combout )))) # (!\I2C_Read|i2c_master|_post_serial_data~0_combout  & 
// (\I2C_Read|i2c_master|state [1] & ((\I2C_Read|i2c_master|Selector19~10_combout ) # (!\I2C_Read|i2c_master|Selector65~0_combout ))))

	.dataa(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~10_combout ),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|Selector65~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~1 .lut_mask = 16'hC8FA;
defparam \I2C_Read|i2c_master|Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector65~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector65~6_combout  = (\I2C_Read|i2c_master|Selector65~4_combout ) # ((\I2C_Read|i2c_master|Selector65~1_combout ) # ((\I2C_Read|i2c_master|Selector65~5_combout  & \I2C_Read|i2c_master|Selector63~0_combout )))

	.dataa(\I2C_Read|i2c_master|Selector65~5_combout ),
	.datab(\I2C_Read|i2c_master|Selector65~4_combout ),
	.datac(\I2C_Read|i2c_master|Selector63~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector65~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector65~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector65~6 .lut_mask = 16'hFFEC;
defparam \I2C_Read|i2c_master|Selector65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N7
dffeas \I2C_Read|i2c_master|state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector65~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|state[1] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~2_combout  = (!\I2C_Read|i2c_master|state [1] & (!\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [0] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~2 .lut_mask = 16'h0010;
defparam \I2C_Read|i2c_master|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~0 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~0_combout  = (\I2C_Read|i2c_master|state [3] & ((\I2C_Read|i2c_master|state [1] $ (\I2C_Read|i2c_master|state [2])))) # (!\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [0] & ((\I2C_Read|i2c_master|state 
// [1]) # (\I2C_Read|i2c_master|state [2]))))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~0 .lut_mask = 16'h1BB0;
defparam \I2C_Read|i2c_master|bit_counter[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~1 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~1_combout  = (\I2C_Read|i2c_master|Selector19~2_combout ) # ((\I2C_Read|i2c_master|process_counter.11~q  & \I2C_Read|i2c_master|bit_counter[6]~0_combout ))

	.dataa(\I2C_Read|i2c_master|Selector19~2_combout ),
	.datab(gnd),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~1 .lut_mask = 16'hFAAA;
defparam \I2C_Read|i2c_master|bit_counter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~0 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~0_combout  = \I2C_Read|i2c_master|bit_counter [0] $ (VCC)
// \I2C_Read|i2c_master|Add2~1  = CARRY(\I2C_Read|i2c_master|bit_counter [0])

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|bit_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Add2~0_combout ),
	.cout(\I2C_Read|i2c_master|Add2~1 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~0 .lut_mask = 16'h33CC;
defparam \I2C_Read|i2c_master|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~14 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~14_combout  = (!\RST~input_o  & (!\I2C_Read|i2c_master|bit_counter[6]~1_combout  & (\I2C_Read|i2c_master|Add2~0_combout  & !\I2C_Read|i2c_master|Equal1~0_combout )))

	.dataa(\RST~input_o ),
	.datab(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.datac(\I2C_Read|i2c_master|Add2~0_combout ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~14 .lut_mask = 16'h0010;
defparam \I2C_Read|i2c_master|bit_counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal5~1 (
// Equation(s):
// \I2C_Read|i2c_master|Equal5~1_combout  = (!\I2C_Read|i2c_master|bit_counter [3] & (!\I2C_Read|i2c_master|bit_counter [0] & (!\I2C_Read|i2c_master|bit_counter [1] & !\I2C_Read|i2c_master|bit_counter [2])))

	.dataa(\I2C_Read|i2c_master|bit_counter [3]),
	.datab(\I2C_Read|i2c_master|bit_counter [0]),
	.datac(\I2C_Read|i2c_master|bit_counter [1]),
	.datad(\I2C_Read|i2c_master|bit_counter [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal5~1 .lut_mask = 16'h0001;
defparam \I2C_Read|i2c_master|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal5~2 (
// Equation(s):
// \I2C_Read|i2c_master|Equal5~2_combout  = (\I2C_Read|i2c_master|Equal5~0_combout  & \I2C_Read|i2c_master|Equal5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C_Read|i2c_master|Equal5~0_combout ),
	.datad(\I2C_Read|i2c_master|Equal5~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal5~2 .lut_mask = 16'hF000;
defparam \I2C_Read|i2c_master|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~3 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~3_combout  = ((\I2C_Read|i2c_master|process_counter.01~q ) # ((\I2C_Read|i2c_master|process_counter.11~q  & !\I2C_Read|i2c_master|Equal5~2_combout ))) # (!\I2C_Read|i2c_master|process_counter.00~q )

	.dataa(\I2C_Read|i2c_master|process_counter.00~q ),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(\I2C_Read|i2c_master|process_counter.01~q ),
	.datad(\I2C_Read|i2c_master|Equal5~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~3 .lut_mask = 16'hF5FD;
defparam \I2C_Read|i2c_master|bit_counter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~4 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~4_combout  = (\I2C_Read|i2c_master|state [3]) # ((\I2C_Read|i2c_master|state [1] $ (\I2C_Read|i2c_master|state [2])) # (!\I2C_Read|i2c_master|state [0]))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~4 .lut_mask = 16'hBFFB;
defparam \I2C_Read|i2c_master|bit_counter[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~5 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~5_combout  = (\I2C_Read|i2c_master|bit_counter[6]~3_combout  & (((\I2C_Read|i2c_master|bit_counter[6]~4_combout ) # (!\I2C_Read|i2c_master|process_counter.10~q )))) # (!\I2C_Read|i2c_master|bit_counter[6]~3_combout  & 
// (!\I2C_Read|i2c_master|bit_counter[6]~0_combout  & ((\I2C_Read|i2c_master|bit_counter[6]~4_combout ) # (!\I2C_Read|i2c_master|process_counter.10~q ))))

	.dataa(\I2C_Read|i2c_master|bit_counter[6]~3_combout ),
	.datab(\I2C_Read|i2c_master|bit_counter[6]~0_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.10~q ),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~5 .lut_mask = 16'hBB0B;
defparam \I2C_Read|i2c_master|bit_counter[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~6 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~6_combout  = (\I2C_Read|i2c_master|Equal0~4_combout ) # ((\I2C_Read|i2c_master|Selector19~2_combout  & (\I2C_Read|i2c_master|process_counter.11~q  & !\I2C_Read|i2c_master|process_counter.10~q )))

	.dataa(\I2C_Read|i2c_master|Selector19~2_combout ),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|process_counter.10~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~6 .lut_mask = 16'hCCEC;
defparam \I2C_Read|i2c_master|bit_counter[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter[6]~7 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter[6]~7_combout  = (\I2C_Read|i2c_master|Equal1~0_combout ) # ((\RST~input_o ) # ((!\I2C_Read|i2c_master|bit_counter[6]~5_combout  & !\I2C_Read|i2c_master|bit_counter[6]~6_combout )))

	.dataa(\I2C_Read|i2c_master|bit_counter[6]~5_combout ),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~6_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6]~7 .lut_mask = 16'hFCFD;
defparam \I2C_Read|i2c_master|bit_counter[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N1
dffeas \I2C_Read|i2c_master|bit_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[0] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~2 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~2_combout  = (\I2C_Read|i2c_master|bit_counter [1] & (\I2C_Read|i2c_master|Add2~1  & VCC)) # (!\I2C_Read|i2c_master|bit_counter [1] & (!\I2C_Read|i2c_master|Add2~1 ))
// \I2C_Read|i2c_master|Add2~3  = CARRY((!\I2C_Read|i2c_master|bit_counter [1] & !\I2C_Read|i2c_master|Add2~1 ))

	.dataa(\I2C_Read|i2c_master|bit_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|Add2~1 ),
	.combout(\I2C_Read|i2c_master|Add2~2_combout ),
	.cout(\I2C_Read|i2c_master|Add2~3 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~2 .lut_mask = 16'hA505;
defparam \I2C_Read|i2c_master|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~13 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~13_combout  = (\I2C_Read|i2c_master|Add2~2_combout  & (!\I2C_Read|i2c_master|bit_counter[6]~1_combout  & (!\RST~input_o  & !\I2C_Read|i2c_master|Equal1~0_combout )))

	.dataa(\I2C_Read|i2c_master|Add2~2_combout ),
	.datab(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~13 .lut_mask = 16'h0002;
defparam \I2C_Read|i2c_master|bit_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \I2C_Read|i2c_master|bit_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[1] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~4 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~4_combout  = (\I2C_Read|i2c_master|bit_counter [2] & ((GND) # (!\I2C_Read|i2c_master|Add2~3 ))) # (!\I2C_Read|i2c_master|bit_counter [2] & (\I2C_Read|i2c_master|Add2~3  $ (GND)))
// \I2C_Read|i2c_master|Add2~5  = CARRY((\I2C_Read|i2c_master|bit_counter [2]) # (!\I2C_Read|i2c_master|Add2~3 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|bit_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|Add2~3 ),
	.combout(\I2C_Read|i2c_master|Add2~4_combout ),
	.cout(\I2C_Read|i2c_master|Add2~5 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~4 .lut_mask = 16'h3CCF;
defparam \I2C_Read|i2c_master|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~12 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~12_combout  = (!\RST~input_o  & (!\I2C_Read|i2c_master|bit_counter[6]~1_combout  & (\I2C_Read|i2c_master|Add2~4_combout  & !\I2C_Read|i2c_master|Equal1~0_combout )))

	.dataa(\RST~input_o ),
	.datab(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.datac(\I2C_Read|i2c_master|Add2~4_combout ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~12 .lut_mask = 16'h0010;
defparam \I2C_Read|i2c_master|bit_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \I2C_Read|i2c_master|bit_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[2] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~6 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~6_combout  = (\I2C_Read|i2c_master|bit_counter [3] & (\I2C_Read|i2c_master|Add2~5  & VCC)) # (!\I2C_Read|i2c_master|bit_counter [3] & (!\I2C_Read|i2c_master|Add2~5 ))
// \I2C_Read|i2c_master|Add2~7  = CARRY((!\I2C_Read|i2c_master|bit_counter [3] & !\I2C_Read|i2c_master|Add2~5 ))

	.dataa(\I2C_Read|i2c_master|bit_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|Add2~5 ),
	.combout(\I2C_Read|i2c_master|Add2~6_combout ),
	.cout(\I2C_Read|i2c_master|Add2~7 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~6 .lut_mask = 16'hA505;
defparam \I2C_Read|i2c_master|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~11 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~11_combout  = (!\I2C_Read|i2c_master|Equal1~0_combout  & (!\RST~input_o  & ((\I2C_Read|i2c_master|Add2~6_combout ) # (\I2C_Read|i2c_master|bit_counter[6]~1_combout ))))

	.dataa(\I2C_Read|i2c_master|Add2~6_combout ),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~11 .lut_mask = 16'h0302;
defparam \I2C_Read|i2c_master|bit_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \I2C_Read|i2c_master|bit_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[3] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~8 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~8_combout  = (\I2C_Read|i2c_master|bit_counter [4] & ((GND) # (!\I2C_Read|i2c_master|Add2~7 ))) # (!\I2C_Read|i2c_master|bit_counter [4] & (\I2C_Read|i2c_master|Add2~7  $ (GND)))
// \I2C_Read|i2c_master|Add2~9  = CARRY((\I2C_Read|i2c_master|bit_counter [4]) # (!\I2C_Read|i2c_master|Add2~7 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|bit_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|Add2~7 ),
	.combout(\I2C_Read|i2c_master|Add2~8_combout ),
	.cout(\I2C_Read|i2c_master|Add2~9 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~8 .lut_mask = 16'h3CCF;
defparam \I2C_Read|i2c_master|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~10 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~10_combout  = (\I2C_Read|i2c_master|Add2~8_combout  & (!\I2C_Read|i2c_master|bit_counter[6]~1_combout  & (!\RST~input_o  & !\I2C_Read|i2c_master|Equal1~0_combout )))

	.dataa(\I2C_Read|i2c_master|Add2~8_combout ),
	.datab(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~10 .lut_mask = 16'h0002;
defparam \I2C_Read|i2c_master|bit_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N3
dffeas \I2C_Read|i2c_master|bit_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[4] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~10 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~10_combout  = (\I2C_Read|i2c_master|bit_counter [5] & (\I2C_Read|i2c_master|Add2~9  & VCC)) # (!\I2C_Read|i2c_master|bit_counter [5] & (!\I2C_Read|i2c_master|Add2~9 ))
// \I2C_Read|i2c_master|Add2~11  = CARRY((!\I2C_Read|i2c_master|bit_counter [5] & !\I2C_Read|i2c_master|Add2~9 ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|bit_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|Add2~9 ),
	.combout(\I2C_Read|i2c_master|Add2~10_combout ),
	.cout(\I2C_Read|i2c_master|Add2~11 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~10 .lut_mask = 16'hC303;
defparam \I2C_Read|i2c_master|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~9 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~9_combout  = (!\RST~input_o  & (!\I2C_Read|i2c_master|bit_counter[6]~1_combout  & (\I2C_Read|i2c_master|Add2~10_combout  & !\I2C_Read|i2c_master|Equal1~0_combout )))

	.dataa(\RST~input_o ),
	.datab(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.datac(\I2C_Read|i2c_master|Add2~10_combout ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~9 .lut_mask = 16'h0010;
defparam \I2C_Read|i2c_master|bit_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \I2C_Read|i2c_master|bit_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[5] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~12 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~12_combout  = (\I2C_Read|i2c_master|bit_counter [6] & ((GND) # (!\I2C_Read|i2c_master|Add2~11 ))) # (!\I2C_Read|i2c_master|bit_counter [6] & (\I2C_Read|i2c_master|Add2~11  $ (GND)))
// \I2C_Read|i2c_master|Add2~13  = CARRY((\I2C_Read|i2c_master|bit_counter [6]) # (!\I2C_Read|i2c_master|Add2~11 ))

	.dataa(\I2C_Read|i2c_master|bit_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2C_Read|i2c_master|Add2~11 ),
	.combout(\I2C_Read|i2c_master|Add2~12_combout ),
	.cout(\I2C_Read|i2c_master|Add2~13 ));
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~12 .lut_mask = 16'h5AAF;
defparam \I2C_Read|i2c_master|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~8 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~8_combout  = (!\I2C_Read|i2c_master|Equal1~0_combout  & (\I2C_Read|i2c_master|Add2~12_combout  & (!\RST~input_o  & !\I2C_Read|i2c_master|bit_counter[6]~1_combout )))

	.dataa(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datab(\I2C_Read|i2c_master|Add2~12_combout ),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~8 .lut_mask = 16'h0004;
defparam \I2C_Read|i2c_master|bit_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N27
dffeas \I2C_Read|i2c_master|bit_counter[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[6] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Add2~14 (
// Equation(s):
// \I2C_Read|i2c_master|Add2~14_combout  = \I2C_Read|i2c_master|Add2~13  $ (!\I2C_Read|i2c_master|bit_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2C_Read|i2c_master|bit_counter [7]),
	.cin(\I2C_Read|i2c_master|Add2~13 ),
	.combout(\I2C_Read|i2c_master|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Add2~14 .lut_mask = 16'hF00F;
defparam \I2C_Read|i2c_master|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|bit_counter~2 (
// Equation(s):
// \I2C_Read|i2c_master|bit_counter~2_combout  = (!\I2C_Read|i2c_master|Equal1~0_combout  & (\I2C_Read|i2c_master|Add2~14_combout  & (!\RST~input_o  & !\I2C_Read|i2c_master|bit_counter[6]~1_combout )))

	.dataa(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datab(\I2C_Read|i2c_master|Add2~14_combout ),
	.datac(\RST~input_o ),
	.datad(\I2C_Read|i2c_master|bit_counter[6]~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|bit_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter~2 .lut_mask = 16'h0004;
defparam \I2C_Read|i2c_master|bit_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \I2C_Read|i2c_master|bit_counter[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|bit_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_Read|i2c_master|bit_counter[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|bit_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|bit_counter[7] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|bit_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal5~0 (
// Equation(s):
// \I2C_Read|i2c_master|Equal5~0_combout  = (!\I2C_Read|i2c_master|bit_counter [4] & (!\I2C_Read|i2c_master|bit_counter [6] & (!\I2C_Read|i2c_master|bit_counter [7] & !\I2C_Read|i2c_master|bit_counter [5])))

	.dataa(\I2C_Read|i2c_master|bit_counter [4]),
	.datab(\I2C_Read|i2c_master|bit_counter [6]),
	.datac(\I2C_Read|i2c_master|bit_counter [7]),
	.datad(\I2C_Read|i2c_master|bit_counter [5]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal5~0 .lut_mask = 16'h0001;
defparam \I2C_Read|i2c_master|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|_post_serial_data~0 (
// Equation(s):
// \I2C_Read|i2c_master|_post_serial_data~0_combout  = (!\I2C_Read|i2c_master|Equal0~4_combout  & (\I2C_Read|i2c_master|process_counter.11~q  & (\I2C_Read|i2c_master|Equal5~0_combout  & \I2C_Read|i2c_master|Equal5~1_combout )))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(\I2C_Read|i2c_master|Equal5~0_combout ),
	.datad(\I2C_Read|i2c_master|Equal5~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_post_serial_data~0 .lut_mask = 16'h4000;
defparam \I2C_Read|i2c_master|_post_serial_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~8 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~8_combout  = (\I2C_Read|i2c_master|state [1] & (\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~8 .lut_mask = 16'h0008;
defparam \I2C_Read|i2c_master|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~5_combout  = (\I2C_Read|i2c_master|_post_serial_data~0_combout  & (((!\I2C_Read|i2c_master|Selector19~4_combout )))) # (!\I2C_Read|i2c_master|_post_serial_data~0_combout  & ((\I2C_Read|i2c_master|state [0]) # 
// ((!\I2C_Read|i2c_master|Selector19~8_combout  & !\I2C_Read|i2c_master|Selector19~4_combout ))))

	.dataa(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|Selector19~8_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~5 .lut_mask = 16'h44EF;
defparam \I2C_Read|i2c_master|Selector66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector98~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector98~0_combout  = (\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [1] & \I2C_Read|i2c_master|state [0])) # (!\I2C_Read|i2c_master|state [3] & ((!\I2C_Read|i2c_master|state 
// [0]))))) # (!\I2C_Read|i2c_master|state [2] & (((\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [0]))))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [0]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector98~0 .lut_mask = 16'h0874;
defparam \I2C_Read|i2c_master|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector98~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector98~1_combout  = ((!\I2C_Read|i2c_master|_post_serial_data~0_combout  & ((\I2C_Read|i2c_master|Selector19~10_combout ) # (\I2C_Read|i2c_master|Selector19~13_combout )))) # (!\I2C_Read|i2c_master|Selector95~1_combout )

	.dataa(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~10_combout ),
	.datac(\I2C_Read|i2c_master|Selector95~1_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~13_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector98~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector98~1 .lut_mask = 16'h5F4F;
defparam \I2C_Read|i2c_master|Selector98~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector98~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector98~2_combout  = (\I2C_Read|i2c_master|Selector98~0_combout  & (((\I2C_Read|i2c_master|post_state [0]) # (\I2C_Read|i2c_master|_post_serial_data~0_combout )))) # (!\I2C_Read|i2c_master|Selector98~0_combout  & 
// (\I2C_Read|i2c_master|Selector98~1_combout  & (\I2C_Read|i2c_master|post_state [0])))

	.dataa(\I2C_Read|i2c_master|Selector98~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector98~1_combout ),
	.datac(\I2C_Read|i2c_master|post_state [0]),
	.datad(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector98~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector98~2 .lut_mask = 16'hEAE0;
defparam \I2C_Read|i2c_master|Selector98~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N7
dffeas \I2C_Read|i2c_master|post_state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector98~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|post_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|post_state[0] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|post_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~8 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~8_combout  = (\I2C_Read|i2c_master|post_state [0]) # (((!\I2C_Read|i2c_master|Selector19~3_combout ) # (!\I2C_Read|i2c_master|last_acknowledge~q )) # (!\I2C_Read|i2c_master|_serial_clock~1_combout ))

	.dataa(\I2C_Read|i2c_master|post_state [0]),
	.datab(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datac(\I2C_Read|i2c_master|last_acknowledge~q ),
	.datad(\I2C_Read|i2c_master|Selector19~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~8 .lut_mask = 16'hBFFF;
defparam \I2C_Read|i2c_master|Selector66~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~12 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~12_combout  = (\I2C_Read|i2c_master|state [1] & (!\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~12_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~12 .lut_mask = 16'h0002;
defparam \I2C_Read|i2c_master|Selector19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~6_combout  = (!\I2C_Read|i2c_master|state [0] & ((\I2C_Read|i2c_master|Equal0~4_combout ) # ((!\I2C_Read|i2c_master|process_counter.11~q ) # (!\I2C_Read|i2c_master|Equal5~2_combout ))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|Equal5~2_combout ),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|process_counter.11~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~6 .lut_mask = 16'h0B0F;
defparam \I2C_Read|i2c_master|Selector66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~9 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~9_combout  = (!\I2C_Read|i2c_master|state [1] & (\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~9 .lut_mask = 16'h0004;
defparam \I2C_Read|i2c_master|Selector19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~11 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~11_combout  = (\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [0])))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [0]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~11 .lut_mask = 16'h0020;
defparam \I2C_Read|i2c_master|Selector19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~7 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~7_combout  = ((!\I2C_Read|i2c_master|Selector19~9_combout  & (!\I2C_Read|i2c_master|Selector19~11_combout  & !\I2C_Read|i2c_master|Selector19~10_combout ))) # (!\I2C_Read|i2c_master|Selector66~6_combout )

	.dataa(\I2C_Read|i2c_master|Selector19~9_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~11_combout ),
	.datac(\I2C_Read|i2c_master|Selector66~6_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~10_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~7 .lut_mask = 16'h0F1F;
defparam \I2C_Read|i2c_master|Selector66~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~9 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~9_combout  = (\I2C_Read|i2c_master|Selector66~8_combout  & (\I2C_Read|i2c_master|Selector66~7_combout  & ((!\I2C_Read|i2c_master|Selector66~6_combout ) # (!\I2C_Read|i2c_master|Selector19~12_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector66~8_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~12_combout ),
	.datac(\I2C_Read|i2c_master|Selector66~6_combout ),
	.datad(\I2C_Read|i2c_master|Selector66~7_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~9 .lut_mask = 16'h2A00;
defparam \I2C_Read|i2c_master|Selector66~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~1_combout  = (\I2C_Read|i2c_master|Equal0~4_combout  & (((!\I2C_Read|i2c_master|Selector19~5_combout )))) # (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|process_counter.11~q  & 
// ((!\I2C_Read|i2c_master|Selector19~1_combout ))) # (!\I2C_Read|i2c_master|process_counter.11~q  & (!\I2C_Read|i2c_master|Selector19~5_combout ))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(\I2C_Read|i2c_master|Selector19~5_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~1 .lut_mask = 16'h0B4F;
defparam \I2C_Read|i2c_master|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~0_combout  = ((\I2C_Read|i2c_master|_serial_clock~1_combout  & (\I2C_Read|i2c_master|post_state [0])) # (!\I2C_Read|i2c_master|_serial_clock~1_combout  & ((\I2C_Read|i2c_master|state [0])))) # 
// (!\I2C_Read|i2c_master|Selector19~2_combout )

	.dataa(\I2C_Read|i2c_master|post_state [0]),
	.datab(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~2_combout ),
	.datad(\I2C_Read|i2c_master|state [0]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~0 .lut_mask = 16'hBF8F;
defparam \I2C_Read|i2c_master|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~2_combout  = (\I2C_Read|i2c_master|Selector66~1_combout  & (\I2C_Read|i2c_master|Selector66~0_combout  & ((!\inst|vsync~2_combout ) # (!\I2C_Read|i2c_master|Equal1~0_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector66~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector66~0_combout ),
	.datac(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datad(\inst|vsync~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~2 .lut_mask = 16'h0888;
defparam \I2C_Read|i2c_master|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~6_combout  = (\I2C_Read|i2c_master|state [3] & (\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [0])))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [0]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~6 .lut_mask = 16'h0080;
defparam \I2C_Read|i2c_master|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~3_combout  = ((\I2C_Read|i2c_master|_serial_clock~1_combout  & (\I2C_Read|i2c_master|post_state [0])) # (!\I2C_Read|i2c_master|_serial_clock~1_combout  & ((\I2C_Read|i2c_master|state [0])))) # 
// (!\I2C_Read|i2c_master|Selector19~6_combout )

	.dataa(\I2C_Read|i2c_master|post_state [0]),
	.datab(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~6_combout ),
	.datad(\I2C_Read|i2c_master|state [0]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~3 .lut_mask = 16'hBF8F;
defparam \I2C_Read|i2c_master|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~4_combout  = (\I2C_Read|i2c_master|Selector66~3_combout  & (((!\I2C_Read|i2c_master|_post_serial_data~0_combout  & \I2C_Read|i2c_master|state [0])) # (!\I2C_Read|i2c_master|Selector19~7_combout )))

	.dataa(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|Selector19~7_combout ),
	.datad(\I2C_Read|i2c_master|Selector66~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~4 .lut_mask = 16'h4F00;
defparam \I2C_Read|i2c_master|Selector66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector66~10 (
// Equation(s):
// \I2C_Read|i2c_master|Selector66~10_combout  = (\I2C_Read|i2c_master|Selector66~5_combout  & (\I2C_Read|i2c_master|Selector66~9_combout  & (\I2C_Read|i2c_master|Selector66~2_combout  & \I2C_Read|i2c_master|Selector66~4_combout )))

	.dataa(\I2C_Read|i2c_master|Selector66~5_combout ),
	.datab(\I2C_Read|i2c_master|Selector66~9_combout ),
	.datac(\I2C_Read|i2c_master|Selector66~2_combout ),
	.datad(\I2C_Read|i2c_master|Selector66~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector66~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector66~10 .lut_mask = 16'h8000;
defparam \I2C_Read|i2c_master|Selector66~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N1
dffeas \I2C_Read|i2c_master|state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector66~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|state[0] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector19~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector19~3_combout  = (!\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [0] & (\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector19~3 .lut_mask = 16'h0040;
defparam \I2C_Read|i2c_master|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector96~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector96~0_combout  = (\I2C_Read|i2c_master|Selector19~0_combout ) # (((\inst|vsync~2_combout  & \I2C_Read|i2c_master|Equal1~0_combout )) # (!\I2C_Read|i2c_master|Selector95~0_combout ))

	.dataa(\inst|vsync~2_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector95~0_combout ),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector96~0 .lut_mask = 16'hEFCF;
defparam \I2C_Read|i2c_master|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector96~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector96~1_combout  = (!\I2C_Read|i2c_master|state [0] & ((\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [1] & \I2C_Read|i2c_master|state [3])) # (!\I2C_Read|i2c_master|state [2] & (\I2C_Read|i2c_master|state [1]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector96~1 .lut_mask = 16'h1210;
defparam \I2C_Read|i2c_master|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector96~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector96~2_combout  = (\I2C_Read|i2c_master|post_state [2] & ((\I2C_Read|i2c_master|Selector96~0_combout ) # ((!\I2C_Read|i2c_master|_post_serial_data~0_combout  & \I2C_Read|i2c_master|Selector96~1_combout ))))

	.dataa(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector96~0_combout ),
	.datac(\I2C_Read|i2c_master|post_state [2]),
	.datad(\I2C_Read|i2c_master|Selector96~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector96~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector96~2 .lut_mask = 16'hD0C0;
defparam \I2C_Read|i2c_master|Selector96~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|_post_state~0 (
// Equation(s):
// \I2C_Read|i2c_master|_post_state~0_combout  = (\I2C_Read|i2c_master|post_state [2]) # ((\I2C_Read|i2c_master|Equal5~2_combout  & (\I2C_Read|i2c_master|process_counter.11~q  & !\I2C_Read|i2c_master|Equal0~4_combout )))

	.dataa(\I2C_Read|i2c_master|Equal5~2_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(\I2C_Read|i2c_master|post_state [2]),
	.datad(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_post_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_post_state~0 .lut_mask = 16'hF0F8;
defparam \I2C_Read|i2c_master|_post_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector96~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector96~3_combout  = (\I2C_Read|i2c_master|state [0] & ((\I2C_Read|i2c_master|state [2] $ (!\I2C_Read|i2c_master|state [1])) # (!\I2C_Read|i2c_master|state [3]))) # (!\I2C_Read|i2c_master|state [0] & (((\I2C_Read|i2c_master|state 
// [3])) # (!\I2C_Read|i2c_master|state [2])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector96~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector96~3 .lut_mask = 16'hB7DD;
defparam \I2C_Read|i2c_master|Selector96~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector96~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector96~4_combout  = (\I2C_Read|i2c_master|Selector32~0_combout ) # ((\I2C_Read|i2c_master|Selector96~2_combout ) # ((\I2C_Read|i2c_master|_post_state~0_combout  & !\I2C_Read|i2c_master|Selector96~3_combout )))

	.dataa(\I2C_Read|i2c_master|Selector32~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector96~2_combout ),
	.datac(\I2C_Read|i2c_master|_post_state~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector96~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector96~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector96~4 .lut_mask = 16'hEEFE;
defparam \I2C_Read|i2c_master|Selector96~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N9
dffeas \I2C_Read|i2c_master|post_state[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector96~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|post_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|post_state[2] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|post_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector64~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector64~0_combout  = (\I2C_Read|i2c_master|_serial_clock~1_combout  & (\I2C_Read|i2c_master|Selector19~3_combout  & (\I2C_Read|i2c_master|last_acknowledge~q  & \I2C_Read|i2c_master|post_state [2])))

	.dataa(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~3_combout ),
	.datac(\I2C_Read|i2c_master|last_acknowledge~q ),
	.datad(\I2C_Read|i2c_master|post_state [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector64~0 .lut_mask = 16'h8000;
defparam \I2C_Read|i2c_master|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector64~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector64~4_combout  = (\I2C_Read|i2c_master|Equal0~4_combout  & (((\I2C_Read|i2c_master|state [2])))) # (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|process_counter.11~q  & ((\I2C_Read|i2c_master|post_state 
// [2]))) # (!\I2C_Read|i2c_master|process_counter.11~q  & (\I2C_Read|i2c_master|state [2]))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(\I2C_Read|i2c_master|state [2]),
	.datad(\I2C_Read|i2c_master|post_state [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector64~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector64~4 .lut_mask = 16'hF4B0;
defparam \I2C_Read|i2c_master|Selector64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector64~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector64~2_combout  = (\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [1] & ((!\I2C_Read|i2c_master|state [3]))) # (!\I2C_Read|i2c_master|state [1] & (!\I2C_Read|i2c_master|state [0]))))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector64~2 .lut_mask = 16'h02A2;
defparam \I2C_Read|i2c_master|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector64~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector64~3_combout  = (\I2C_Read|i2c_master|Selector19~4_combout ) # ((\I2C_Read|i2c_master|Selector64~1_combout ) # ((\I2C_Read|i2c_master|Selector64~2_combout  & !\I2C_Read|i2c_master|_post_serial_data~0_combout )))

	.dataa(\I2C_Read|i2c_master|Selector64~2_combout ),
	.datab(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector64~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector64~3 .lut_mask = 16'hFFF2;
defparam \I2C_Read|i2c_master|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector64~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector64~5_combout  = (\I2C_Read|i2c_master|Selector64~0_combout ) # ((\I2C_Read|i2c_master|Selector64~3_combout ) # ((\I2C_Read|i2c_master|Selector64~4_combout  & \I2C_Read|i2c_master|Selector63~0_combout )))

	.dataa(\I2C_Read|i2c_master|Selector64~0_combout ),
	.datab(\I2C_Read|i2c_master|Selector64~4_combout ),
	.datac(\I2C_Read|i2c_master|Selector63~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector64~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector64~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector64~5 .lut_mask = 16'hFFEA;
defparam \I2C_Read|i2c_master|Selector64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N9
dffeas \I2C_Read|i2c_master|state[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector64~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|state[2] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Equal1~0 (
// Equation(s):
// \I2C_Read|i2c_master|Equal1~0_combout  = (!\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & (!\I2C_Read|i2c_master|state [1] & !\I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [2]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Equal1~0 .lut_mask = 16'h0001;
defparam \I2C_Read|i2c_master|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~8 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~8_combout  = ((\I2C_Read|i2c_master|state [1]) # (\I2C_Read|i2c_master|state [3])) # (!\I2C_Read|i2c_master|state [0])

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~8 .lut_mask = 16'hFFF3;
defparam \I2C_Read|i2c_master|process_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~9 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~9_combout  = (\I2C_Read|i2c_master|Equal1~0_combout ) # ((!\I2C_Read|i2c_master|Equal0~4_combout  & \I2C_Read|i2c_master|process_counter~8_combout ))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(gnd),
	.datad(\I2C_Read|i2c_master|process_counter~8_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~9 .lut_mask = 16'hDDCC;
defparam \I2C_Read|i2c_master|process_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~18 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~18_combout  = (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|Equal1~0_combout  & (\I2C_Read|i2c_master|process_counter~11_combout )) # (!\I2C_Read|i2c_master|Equal1~0_combout  & 
// ((\I2C_Read|i2c_master|process_counter~8_combout )))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(\I2C_Read|i2c_master|process_counter~11_combout ),
	.datad(\I2C_Read|i2c_master|process_counter~8_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~18 .lut_mask = 16'h5140;
defparam \I2C_Read|i2c_master|process_counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~19 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~19_combout  = (\I2C_Read|i2c_master|process_counter~18_combout  & ((\I2C_Read|i2c_master|process_counter.10~q ) # ((\I2C_Read|i2c_master|process_counter~12_combout  & \I2C_Read|i2c_master|process_counter.11~q )))) # 
// (!\I2C_Read|i2c_master|process_counter~18_combout  & (((\I2C_Read|i2c_master|process_counter~12_combout ))))

	.dataa(\I2C_Read|i2c_master|process_counter~18_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.10~q ),
	.datac(\I2C_Read|i2c_master|process_counter~12_combout ),
	.datad(\I2C_Read|i2c_master|process_counter.11~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~19 .lut_mask = 16'hF8D8;
defparam \I2C_Read|i2c_master|process_counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|process_counter~20 (
// Equation(s):
// \I2C_Read|i2c_master|process_counter~20_combout  = (\I2C_Read|i2c_master|process_counter~9_combout  & (\I2C_Read|i2c_master|process_counter~19_combout )) # (!\I2C_Read|i2c_master|process_counter~9_combout  & 
// ((\I2C_Read|i2c_master|process_counter~19_combout  & ((\I2C_Read|i2c_master|process_counter.10~q ))) # (!\I2C_Read|i2c_master|process_counter~19_combout  & (\I2C_Read|i2c_master|process_counter.11~q ))))

	.dataa(\I2C_Read|i2c_master|process_counter~9_combout ),
	.datab(\I2C_Read|i2c_master|process_counter~19_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|process_counter.10~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|process_counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter~20 .lut_mask = 16'hDC98;
defparam \I2C_Read|i2c_master|process_counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N7
dffeas \I2C_Read|i2c_master|process_counter.11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|process_counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|process_counter.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|process_counter.11 .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|process_counter.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~5_combout  = (\I2C_Read|i2c_master|serial_clock~q  & ((\I2C_Read|i2c_master|Equal0~4_combout ) # ((!\I2C_Read|i2c_master|Selector19~2_combout ) # (!\I2C_Read|i2c_master|process_counter.11~q ))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(\I2C_Read|i2c_master|serial_clock~q ),
	.datad(\I2C_Read|i2c_master|Selector19~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~5 .lut_mask = 16'hB0F0;
defparam \I2C_Read|i2c_master|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~3_combout  = (\I2C_Read|i2c_master|process_counter.11~q ) # (!\I2C_Read|i2c_master|process_counter.00~q )

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|process_counter.11~q ),
	.datac(gnd),
	.datad(\I2C_Read|i2c_master|process_counter.00~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~3 .lut_mask = 16'hCCFF;
defparam \I2C_Read|i2c_master|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~4_combout  = (\I2C_Read|i2c_master|process_counter.01~q ) # ((\I2C_Read|i2c_master|Selector34~3_combout ) # ((\I2C_Read|i2c_master|Selector21~0_combout ) # (\I2C_Read|i2c_master|Equal0~4_combout )))

	.dataa(\I2C_Read|i2c_master|process_counter.01~q ),
	.datab(\I2C_Read|i2c_master|Selector34~3_combout ),
	.datac(\I2C_Read|i2c_master|Selector21~0_combout ),
	.datad(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~4 .lut_mask = 16'hFFFE;
defparam \I2C_Read|i2c_master|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~1_combout  = (!\I2C_Read|i2c_master|Selector19~1_combout  & (((\I2C_Read|i2c_master|process_counter.01~q  & !\I2C_Read|i2c_master|Equal0~4_combout )) # (!\I2C_Read|i2c_master|Selector19~0_combout )))

	.dataa(\I2C_Read|i2c_master|process_counter.01~q ),
	.datab(\I2C_Read|i2c_master|Selector19~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~1_combout ),
	.datad(\I2C_Read|i2c_master|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~1 .lut_mask = 16'h030B;
defparam \I2C_Read|i2c_master|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~0_combout  = (!\I2C_Read|i2c_master|process_counter.00~q  & (!\I2C_Read|i2c_master|Equal0~4_combout  & ((\I2C_Read|i2c_master|process_counter.01~q ) # (!\I2C_Read|i2c_master|Selector19~0_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector19~0_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.00~q ),
	.datac(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datad(\I2C_Read|i2c_master|process_counter.01~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~0 .lut_mask = 16'h0301;
defparam \I2C_Read|i2c_master|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~2_combout  = (!\I2C_Read|i2c_master|Selector19~2_combout  & ((\I2C_Read|i2c_master|Selector34~0_combout ) # ((\I2C_Read|i2c_master|Selector34~1_combout  & \I2C_Read|i2c_master|Selector21~0_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector34~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~2_combout ),
	.datac(\I2C_Read|i2c_master|Selector21~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector34~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~2 .lut_mask = 16'h3320;
defparam \I2C_Read|i2c_master|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector34~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector34~6_combout  = (\I2C_Read|i2c_master|Selector34~2_combout ) # ((\I2C_Read|i2c_master|Selector34~5_combout  & \I2C_Read|i2c_master|Selector34~4_combout ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Selector34~5_combout ),
	.datac(\I2C_Read|i2c_master|Selector34~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector34~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector34~6 .lut_mask = 16'hFFC0;
defparam \I2C_Read|i2c_master|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N21
dffeas \I2C_Read|i2c_master|serial_clock (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector34~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|serial_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|serial_clock .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|serial_clock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|always0~0 (
// Equation(s):
// \I2C_Read|i2c_master|always0~0_combout  = (!\I2C_Read|i2c_master|Equal1~0_combout  & (!\I2C_Read|i2c_master|process_counter.10~q  & !\I2C_Read|i2c_master|process_counter.01~q ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Equal1~0_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.10~q ),
	.datad(\I2C_Read|i2c_master|process_counter.01~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|always0~0 .lut_mask = 16'h0003;
defparam \I2C_Read|i2c_master|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|_serial_data~3 (
// Equation(s):
// \I2C_Read|i2c_master|_serial_data~3_combout  = (\I2C_Read|i2c_master|serial_data~q  & ((\I2C_Read|i2c_master|Equal0~4_combout ) # ((!\I2C_Read|i2c_master|process_counter.11~q ) # (!\I2C_Read|i2c_master|Equal5~2_combout ))))

	.dataa(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datab(\I2C_Read|i2c_master|Equal5~2_combout ),
	.datac(\I2C_Read|i2c_master|serial_data~q ),
	.datad(\I2C_Read|i2c_master|process_counter.11~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_serial_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_serial_data~3 .lut_mask = 16'hB0F0;
defparam \I2C_Read|i2c_master|_serial_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~11 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~11_combout  = ((\I2C_Read|i2c_master|serial_data~q  & ((\I2C_Read|i2c_master|Equal0~4_combout ) # (!\I2C_Read|i2c_master|process_counter.11~q )))) # (!\I2C_Read|i2c_master|Selector19~10_combout )

	.dataa(\I2C_Read|i2c_master|Selector19~10_combout ),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~11_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~11 .lut_mask = 16'hDF55;
defparam \I2C_Read|i2c_master|Selector33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~12 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~12_combout  = (\I2C_Read|i2c_master|Selector33~11_combout  & ((\I2C_Read|i2c_master|_serial_data~3_combout ) # ((!\I2C_Read|i2c_master|Selector19~4_combout  & !\I2C_Read|i2c_master|Selector19~7_combout ))))

	.dataa(\I2C_Read|i2c_master|_serial_data~3_combout ),
	.datab(\I2C_Read|i2c_master|Selector33~11_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~7_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~12_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~12 .lut_mask = 16'h888C;
defparam \I2C_Read|i2c_master|Selector33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~8 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~8_combout  = (\I2C_Read|i2c_master|Selector19~8_combout  & (((!\I2C_Read|i2c_master|_serial_clock~1_combout  & \I2C_Read|i2c_master|serial_data~q )))) # (!\I2C_Read|i2c_master|Selector19~8_combout  & 
// (((!\I2C_Read|i2c_master|_serial_clock~1_combout  & \I2C_Read|i2c_master|serial_data~q )) # (!\I2C_Read|i2c_master|Selector19~12_combout )))

	.dataa(\I2C_Read|i2c_master|Selector19~8_combout ),
	.datab(\I2C_Read|i2c_master|Selector19~12_combout ),
	.datac(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~8 .lut_mask = 16'h1F11;
defparam \I2C_Read|i2c_master|Selector33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \I2C_Read|i2c_master|_serial_data~2 (
// Equation(s):
// \I2C_Read|i2c_master|_serial_data~2_combout  = (\I2C_Read|i2c_master|serial_data~q  & ((\I2C_Read|i2c_master|Equal0~4_combout ) # (!\I2C_Read|i2c_master|process_counter.11~q )))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_serial_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_serial_data~2 .lut_mask = 16'hCF00;
defparam \I2C_Read|i2c_master|_serial_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~9 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~9_combout  = (\I2C_Read|i2c_master|Selector33~8_combout  & ((\I2C_Read|i2c_master|_serial_data~2_combout ) # ((!\I2C_Read|i2c_master|Selector19~11_combout )))) # (!\I2C_Read|i2c_master|Selector33~8_combout  & 
// (\I2C_Read|i2c_master|_serial_clock~1_combout  & ((\I2C_Read|i2c_master|_serial_data~2_combout ) # (!\I2C_Read|i2c_master|Selector19~11_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector33~8_combout ),
	.datab(\I2C_Read|i2c_master|_serial_data~2_combout ),
	.datac(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~11_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~9 .lut_mask = 16'hC8FA;
defparam \I2C_Read|i2c_master|Selector33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
cycloneive_lcell_comb \I2C_Read|i2c_master|_saved_device_address[1]~0 (
// Equation(s):
// \I2C_Read|i2c_master|_saved_device_address[1]~0_combout  = (\I2C_Read|i2c_master|saved_device_address [1]) # (\I2C_Read|i2c_master|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2C_Read|i2c_master|saved_device_address [1]),
	.datad(\I2C_Read|i2c_master|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_saved_device_address[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_saved_device_address[1]~0 .lut_mask = 16'hFFF0;
defparam \I2C_Read|i2c_master|_saved_device_address[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N15
dffeas \I2C_Read|i2c_master|saved_device_address[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|_saved_device_address[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|saved_device_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|saved_device_address[1] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|saved_device_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector32~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector32~1_combout  = (\I2C_Read|i2c_master|state [1] & (((!\I2C_Read|i2c_master|state [3]) # (!\I2C_Read|i2c_master|state [0])) # (!\I2C_Read|i2c_master|state [2]))) # (!\I2C_Read|i2c_master|state [1] & ((\I2C_Read|i2c_master|state 
// [2]) # ((\I2C_Read|i2c_master|state [0]) # (\I2C_Read|i2c_master|state [3]))))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector32~1 .lut_mask = 16'h7FFE;
defparam \I2C_Read|i2c_master|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector32~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector32~2_combout  = (\I2C_Read|i2c_master|_serial_clock~1_combout  & ((\I2C_Read|i2c_master|Selector19~0_combout ) # ((\I2C_Read|i2c_master|Selector32~1_combout  & \I2C_Read|i2c_master|saved_device_address [0])))) # 
// (!\I2C_Read|i2c_master|_serial_clock~1_combout  & (\I2C_Read|i2c_master|Selector32~1_combout  & (\I2C_Read|i2c_master|saved_device_address [0])))

	.dataa(\I2C_Read|i2c_master|_serial_clock~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector32~1_combout ),
	.datac(\I2C_Read|i2c_master|saved_device_address [0]),
	.datad(\I2C_Read|i2c_master|Selector19~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector32~2 .lut_mask = 16'hEAC0;
defparam \I2C_Read|i2c_master|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N1
dffeas \I2C_Read|i2c_master|saved_device_address[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|saved_device_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|saved_device_address[0] .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|saved_device_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|_serial_data~1 (
// Equation(s):
// \I2C_Read|i2c_master|_serial_data~1_combout  = (\I2C_Read|i2c_master|Add2~0_combout  & (\I2C_Read|i2c_master|saved_device_address [1])) # (!\I2C_Read|i2c_master|Add2~0_combout  & ((\I2C_Read|i2c_master|saved_device_address [0])))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Add2~0_combout ),
	.datac(\I2C_Read|i2c_master|saved_device_address [1]),
	.datad(\I2C_Read|i2c_master|saved_device_address [0]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_serial_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_serial_data~1 .lut_mask = 16'hF3C0;
defparam \I2C_Read|i2c_master|_serial_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~6 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~6_combout  = (!\I2C_Read|i2c_master|Add2~4_combout  & (\I2C_Read|i2c_master|_serial_data~1_combout  & !\I2C_Read|i2c_master|Add2~2_combout ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Add2~4_combout ),
	.datac(\I2C_Read|i2c_master|_serial_data~1_combout ),
	.datad(\I2C_Read|i2c_master|Add2~2_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~6 .lut_mask = 16'h0030;
defparam \I2C_Read|i2c_master|Selector33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~7 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~7_combout  = (\I2C_Read|i2c_master|Equal5~2_combout  & (((\I2C_Read|i2c_master|serial_data~q )))) # (!\I2C_Read|i2c_master|Equal5~2_combout  & (\I2C_Read|i2c_master|Selector33~6_combout  & 
// (!\I2C_Read|i2c_master|Add2~6_combout )))

	.dataa(\I2C_Read|i2c_master|Equal5~2_combout ),
	.datab(\I2C_Read|i2c_master|Selector33~6_combout ),
	.datac(\I2C_Read|i2c_master|Add2~6_combout ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~7 .lut_mask = 16'hAE04;
defparam \I2C_Read|i2c_master|Selector33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector99~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector99~1_combout  = (\I2C_Read|i2c_master|state [1] & ((\I2C_Read|i2c_master|state [3] & (!\I2C_Read|i2c_master|state [2])) # (!\I2C_Read|i2c_master|state [3] & ((!\I2C_Read|i2c_master|state [0]))))) # (!\I2C_Read|i2c_master|state 
// [1] & (\I2C_Read|i2c_master|state [2] & (!\I2C_Read|i2c_master|state [0] & \I2C_Read|i2c_master|state [3])))

	.dataa(\I2C_Read|i2c_master|state [1]),
	.datab(\I2C_Read|i2c_master|state [2]),
	.datac(\I2C_Read|i2c_master|state [0]),
	.datad(\I2C_Read|i2c_master|state [3]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector99~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector99~1 .lut_mask = 16'h260A;
defparam \I2C_Read|i2c_master|Selector99~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector99~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector99~2_combout  = (((\I2C_Read|i2c_master|Selector99~1_combout  & !\I2C_Read|i2c_master|_post_serial_data~0_combout )) # (!\I2C_Read|i2c_master|Selector65~0_combout )) # (!\I2C_Read|i2c_master|Selector99~0_combout )

	.dataa(\I2C_Read|i2c_master|Selector99~1_combout ),
	.datab(\I2C_Read|i2c_master|Selector99~0_combout ),
	.datac(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector65~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector99~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector99~2 .lut_mask = 16'h3BFF;
defparam \I2C_Read|i2c_master|Selector99~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector99~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector99~3_combout  = (\I2C_Read|i2c_master|Selector19~9_combout  & ((\I2C_Read|i2c_master|_post_serial_data~0_combout ) # ((\I2C_Read|i2c_master|Selector99~2_combout  & \I2C_Read|i2c_master|post_serial_data~q )))) # 
// (!\I2C_Read|i2c_master|Selector19~9_combout  & (\I2C_Read|i2c_master|Selector99~2_combout  & (\I2C_Read|i2c_master|post_serial_data~q )))

	.dataa(\I2C_Read|i2c_master|Selector19~9_combout ),
	.datab(\I2C_Read|i2c_master|Selector99~2_combout ),
	.datac(\I2C_Read|i2c_master|post_serial_data~q ),
	.datad(\I2C_Read|i2c_master|_post_serial_data~0_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector99~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector99~3 .lut_mask = 16'hEAC0;
defparam \I2C_Read|i2c_master|Selector99~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N3
dffeas \I2C_Read|i2c_master|post_serial_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector99~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|post_serial_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|post_serial_data .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|post_serial_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \I2C_Read|i2c_master|_serial_data~0 (
// Equation(s):
// \I2C_Read|i2c_master|_serial_data~0_combout  = (!\I2C_Read|i2c_master|Equal0~4_combout  & (\I2C_Read|i2c_master|process_counter.11~q  & \I2C_Read|i2c_master|last_acknowledge~q ))

	.dataa(gnd),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|process_counter.11~q ),
	.datad(\I2C_Read|i2c_master|last_acknowledge~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|_serial_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|_serial_data~0 .lut_mask = 16'h3000;
defparam \I2C_Read|i2c_master|_serial_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~5 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~5_combout  = ((\I2C_Read|i2c_master|_serial_data~0_combout  & (\I2C_Read|i2c_master|post_serial_data~q )) # (!\I2C_Read|i2c_master|_serial_data~0_combout  & ((\I2C_Read|i2c_master|serial_data~q )))) # 
// (!\I2C_Read|i2c_master|Selector19~3_combout )

	.dataa(\I2C_Read|i2c_master|Selector19~3_combout ),
	.datab(\I2C_Read|i2c_master|post_serial_data~q ),
	.datac(\I2C_Read|i2c_master|_serial_data~0_combout ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~5 .lut_mask = 16'hDFD5;
defparam \I2C_Read|i2c_master|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~10 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~10_combout  = (\I2C_Read|i2c_master|Selector33~9_combout  & (\I2C_Read|i2c_master|Selector33~5_combout  & ((\I2C_Read|i2c_master|Selector33~7_combout ) # (\I2C_Read|i2c_master|Selector33~8_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector33~9_combout ),
	.datab(\I2C_Read|i2c_master|Selector33~7_combout ),
	.datac(\I2C_Read|i2c_master|Selector33~5_combout ),
	.datad(\I2C_Read|i2c_master|Selector33~8_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~10 .lut_mask = 16'hA080;
defparam \I2C_Read|i2c_master|Selector33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N6
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~13 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~13_combout  = (\I2C_Read|i2c_master|serial_data~q  & ((\I2C_Read|i2c_master|process_counter.01~q ) # ((\I2C_Read|i2c_master|process_counter.10~q ) # (\I2C_Read|i2c_master|Equal0~4_combout ))))

	.dataa(\I2C_Read|i2c_master|process_counter.01~q ),
	.datab(\I2C_Read|i2c_master|process_counter.10~q ),
	.datac(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~13_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~13 .lut_mask = 16'hFE00;
defparam \I2C_Read|i2c_master|Selector33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~14 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~14_combout  = (\I2C_Read|i2c_master|Selector33~13_combout ) # (((!\I2C_Read|i2c_master|process_counter.00~q  & !\I2C_Read|i2c_master|Equal0~4_combout )) # (!\I2C_Read|i2c_master|Selector19~5_combout ))

	.dataa(\I2C_Read|i2c_master|Selector33~13_combout ),
	.datab(\I2C_Read|i2c_master|process_counter.00~q ),
	.datac(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~5_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~14_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~14 .lut_mask = 16'hABFF;
defparam \I2C_Read|i2c_master|Selector33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~15 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~15_combout  = (\I2C_Read|i2c_master|Selector33~14_combout  & ((\I2C_Read|i2c_master|_serial_data~2_combout ) # ((!\I2C_Read|i2c_master|Selector19~9_combout  & !\I2C_Read|i2c_master|Selector19~13_combout ))))

	.dataa(\I2C_Read|i2c_master|Selector19~9_combout ),
	.datab(\I2C_Read|i2c_master|Selector33~14_combout ),
	.datac(\I2C_Read|i2c_master|_serial_data~2_combout ),
	.datad(\I2C_Read|i2c_master|Selector19~13_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~15_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~15 .lut_mask = 16'hC0C4;
defparam \I2C_Read|i2c_master|Selector33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~0 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~0_combout  = ((\I2C_Read|i2c_master|serial_data~q ) # ((\I2C_Read|i2c_master|process_counter.10~q  & !\I2C_Read|i2c_master|Equal0~4_combout ))) # (!\I2C_Read|i2c_master|Selector19~1_combout )

	.dataa(\I2C_Read|i2c_master|process_counter.10~q ),
	.datab(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~1_combout ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~0 .lut_mask = 16'hFF2F;
defparam \I2C_Read|i2c_master|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~2 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~2_combout  = ((\I2C_Read|i2c_master|serial_data~q  & ((\I2C_Read|i2c_master|process_counter.10~q ) # (!\I2C_Read|i2c_master|process_counter.00~q )))) # (!\I2C_Read|i2c_master|Selector19~2_combout )

	.dataa(\I2C_Read|i2c_master|process_counter.10~q ),
	.datab(\I2C_Read|i2c_master|process_counter.00~q ),
	.datac(\I2C_Read|i2c_master|Selector19~2_combout ),
	.datad(\I2C_Read|i2c_master|serial_data~q ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~2 .lut_mask = 16'hBF0F;
defparam \I2C_Read|i2c_master|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~1 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~1_combout  = ((\I2C_Read|i2c_master|serial_data~q  & \I2C_Read|i2c_master|process_counter.00~q )) # (!\I2C_Read|i2c_master|Selector19~6_combout )

	.dataa(\I2C_Read|i2c_master|serial_data~q ),
	.datab(\I2C_Read|i2c_master|process_counter.00~q ),
	.datac(gnd),
	.datad(\I2C_Read|i2c_master|Selector19~6_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~1 .lut_mask = 16'h88FF;
defparam \I2C_Read|i2c_master|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~3 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~3_combout  = (\I2C_Read|i2c_master|Selector33~2_combout  & ((\I2C_Read|i2c_master|Selector33~1_combout ) # ((\I2C_Read|i2c_master|serial_data~q  & \I2C_Read|i2c_master|Equal0~4_combout )))) # 
// (!\I2C_Read|i2c_master|Selector33~2_combout  & (\I2C_Read|i2c_master|serial_data~q  & (\I2C_Read|i2c_master|Equal0~4_combout )))

	.dataa(\I2C_Read|i2c_master|Selector33~2_combout ),
	.datab(\I2C_Read|i2c_master|serial_data~q ),
	.datac(\I2C_Read|i2c_master|Equal0~4_combout ),
	.datad(\I2C_Read|i2c_master|Selector33~1_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~3 .lut_mask = 16'hEAC0;
defparam \I2C_Read|i2c_master|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~4 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~4_combout  = (\I2C_Read|i2c_master|Selector33~0_combout  & (\I2C_Read|i2c_master|Selector33~3_combout  & ((\I2C_Read|i2c_master|serial_data~q ) # (!\I2C_Read|i2c_master|Selector19~0_combout ))))

	.dataa(\I2C_Read|i2c_master|serial_data~q ),
	.datab(\I2C_Read|i2c_master|Selector33~0_combout ),
	.datac(\I2C_Read|i2c_master|Selector19~0_combout ),
	.datad(\I2C_Read|i2c_master|Selector33~3_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~4 .lut_mask = 16'h8C00;
defparam \I2C_Read|i2c_master|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \I2C_Read|i2c_master|Selector33~16 (
// Equation(s):
// \I2C_Read|i2c_master|Selector33~16_combout  = (\I2C_Read|i2c_master|Selector33~12_combout  & (\I2C_Read|i2c_master|Selector33~10_combout  & (\I2C_Read|i2c_master|Selector33~15_combout  & \I2C_Read|i2c_master|Selector33~4_combout )))

	.dataa(\I2C_Read|i2c_master|Selector33~12_combout ),
	.datab(\I2C_Read|i2c_master|Selector33~10_combout ),
	.datac(\I2C_Read|i2c_master|Selector33~15_combout ),
	.datad(\I2C_Read|i2c_master|Selector33~4_combout ),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|Selector33~16_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|Selector33~16 .lut_mask = 16'h8000;
defparam \I2C_Read|i2c_master|Selector33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N1
dffeas \I2C_Read|i2c_master|serial_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\I2C_Read|i2c_master|Selector33~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_Read|i2c_master|serial_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_Read|i2c_master|serial_data .is_wysiwyg = "true";
defparam \I2C_Read|i2c_master|serial_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
cycloneive_lcell_comb \I2C_Read|i2c_master|always0~1 (
// Equation(s):
// \I2C_Read|i2c_master|always0~1_combout  = (\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [3] $ (!\I2C_Read|i2c_master|state [1])) # (!\I2C_Read|i2c_master|state [0]))) # (!\I2C_Read|i2c_master|state [2] & ((\I2C_Read|i2c_master|state [3]) 
// # (\I2C_Read|i2c_master|state [0] $ (\I2C_Read|i2c_master|state [1]))))

	.dataa(\I2C_Read|i2c_master|state [3]),
	.datab(\I2C_Read|i2c_master|state [0]),
	.datac(\I2C_Read|i2c_master|state [1]),
	.datad(\I2C_Read|i2c_master|state [2]),
	.cin(gnd),
	.combout(\I2C_Read|i2c_master|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2C_Read|i2c_master|always0~1 .lut_mask = 16'hB7BE;
defparam \I2C_Read|i2c_master|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \inst|hsync~0 (
// Equation(s):
// \inst|hsync~0_combout  = (\inst|h_count [9] & (!\inst|h_count [8] & \inst|h_count [7]))

	.dataa(gnd),
	.datab(\inst|h_count [9]),
	.datac(\inst|h_count [8]),
	.datad(\inst|h_count [7]),
	.cin(gnd),
	.combout(\inst|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hsync~0 .lut_mask = 16'h0C00;
defparam \inst|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \inst|hsync~1 (
// Equation(s):
// \inst|hsync~1_combout  = ((\inst|h_count [5] & (\inst|h_count [6] & \inst|h_count [4])) # (!\inst|h_count [5] & (!\inst|h_count [6] & !\inst|h_count [4]))) # (!\inst|hsync~0_combout )

	.dataa(\inst|h_count [5]),
	.datab(\inst|h_count [6]),
	.datac(\inst|hsync~0_combout ),
	.datad(\inst|h_count [4]),
	.cin(gnd),
	.combout(\inst|hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|hsync~1 .lut_mask = 16'h8F1F;
defparam \inst|hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \b0~input (
	.i(b0),
	.ibar(gnd),
	.o(\b0~input_o ));
// synopsys translate_off
defparam \b0~input .bus_hold = "false";
defparam \b0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \inst8|inst~feeder (
// Equation(s):
// \inst8|inst~feeder_combout  = \b0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b0~input_o ),
	.cin(gnd),
	.combout(\inst8|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \inst8|inst (
	.clk(\CLK~input_o ),
	.d(\inst8|inst~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|inst .is_wysiwyg = "true";
defparam \inst8|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \inst8|inst1~feeder (
// Equation(s):
// \inst8|inst1~feeder_combout  = \inst8|inst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst~q ),
	.cin(gnd),
	.combout(\inst8|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N19
dffeas \inst8|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst8|inst1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|inst1 .is_wysiwyg = "true";
defparam \inst8|inst1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y11_N29
dffeas \inst8|inst2 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\inst8|inst1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|inst2 .is_wysiwyg = "true";
defparam \inst8|inst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = LCELL((\inst8|inst~q  & (\CLK~input_o  & (\inst8|inst2~q  & \inst8|inst1~q ))))

	.dataa(\inst8|inst~q ),
	.datab(\CLK~input_o ),
	.datac(\inst8|inst2~q ),
	.datad(\inst8|inst1~q ),
	.cin(gnd),
	.combout(\inst11~combout ),
	.cout());
// synopsys translate_off
defparam inst11.lut_mask = 16'h8000;
defparam inst11.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst11~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst11~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst11~clkctrl_outclk ));
// synopsys translate_off
defparam \inst11~clkctrl .clock_type = "global clock";
defparam \inst11~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N4
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita0 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita0~combout  = \MUX|FrequencyDivider|auto_generated|counter_reg_bit [0] $ (VCC)
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT  = CARRY(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N5
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[0] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N6
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita1 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita1~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [1] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT )) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [1] & 
// ((\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT  = CARRY((!\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT ) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [1]))

	.dataa(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita0~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N7
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[1] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N8
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita2 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita2~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [2] & (\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [2] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT  & VCC))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT  = CARRY((\MUX|FrequencyDivider|auto_generated|counter_reg_bit [2] & !\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita1~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N9
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[2] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N10
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita3 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita3~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [3] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT )) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [3] & 
// ((\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT  = CARRY((!\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT ) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [3]))

	.dataa(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita2~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N11
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[3] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N12
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita4 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita4~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [4] & (\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [4] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT  & VCC))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT  = CARRY((\MUX|FrequencyDivider|auto_generated|counter_reg_bit [4] & !\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita3~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N13
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[4] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N14
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita5 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita5~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [5] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT )) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [5] & 
// ((\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT  = CARRY((!\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT ) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita4~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N15
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[5] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N16
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita6 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita6~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [6] & (\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [6] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT  & VCC))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT  = CARRY((\MUX|FrequencyDivider|auto_generated|counter_reg_bit [6] & !\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita5~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N17
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[6] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N18
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita7 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita7~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [7] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT )) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [7] & 
// ((\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT  = CARRY((!\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT ) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita6~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N19
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[7] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N20
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita8 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita8~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [8] & (\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [8] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT  & VCC))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT  = CARRY((\MUX|FrequencyDivider|auto_generated|counter_reg_bit [8] & !\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita7~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N21
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[8] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N22
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita9 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita9~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [9] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT )) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [9] & 
// ((\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT  = CARRY((!\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT ) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [9]))

	.dataa(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita8~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N23
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[9] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N24
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita10 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita10~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [10] & (\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT  $ (GND))) # 
// (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [10] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT  & VCC))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT  = CARRY((\MUX|FrequencyDivider|auto_generated|counter_reg_bit [10] & !\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita9~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N25
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[10] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N26
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita11 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita11~combout  = (\MUX|FrequencyDivider|auto_generated|counter_reg_bit [11] & (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT )) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit 
// [11] & ((\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT ) # (GND)))
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita11~COUT  = CARRY((!\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT ) # (!\MUX|FrequencyDivider|auto_generated|counter_reg_bit [11]))

	.dataa(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita10~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita11~combout ),
	.cout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N27
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[11] (
	.clk(\inst11~clkctrl_outclk ),
	.d(\MUX|FrequencyDivider|auto_generated|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N28
cycloneive_lcell_comb \MUX|FrequencyDivider|auto_generated|counter_comb_bita12 (
// Equation(s):
// \MUX|FrequencyDivider|auto_generated|counter_comb_bita12~combout  = \MUX|FrequencyDivider|auto_generated|counter_reg_bit [12] $ (!\MUX|FrequencyDivider|auto_generated|counter_comb_bita11~COUT )

	.dataa(gnd),
	.datab(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\MUX|FrequencyDivider|auto_generated|counter_comb_bita11~COUT ),
	.combout(\MUX|FrequencyDivider|auto_generated|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita12 .lut_mask = 16'hC3C3;
defparam \MUX|FrequencyDivider|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N1
dffeas \MUX|FrequencyDivider|auto_generated|counter_reg_bit[12] (
	.clk(\inst11~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MUX|FrequencyDivider|auto_generated|counter_comb_bita12~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \MUX|FrequencyDivider|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N2
cycloneive_lcell_comb \MUX|inst2|inst~0 (
// Equation(s):
// \MUX|inst2|inst~0_combout  = !\MUX|inst2|inst~q 

	.dataa(gnd),
	.datab(\MUX|inst2|inst~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX|inst2|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst2|inst~0 .lut_mask = 16'h3333;
defparam \MUX|inst2|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N30
cycloneive_lcell_comb \MUX|inst2|inst~feeder (
// Equation(s):
// \MUX|inst2|inst~feeder_combout  = \MUX|inst2|inst~0_combout 

	.dataa(gnd),
	.datab(\MUX|inst2|inst~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX|inst2|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst2|inst~feeder .lut_mask = 16'hCCCC;
defparam \MUX|inst2|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N31
dffeas \MUX|inst2|inst (
	.clk(\MUX|FrequencyDivider|auto_generated|counter_reg_bit [12]),
	.d(\MUX|inst2|inst~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|inst2|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|inst2|inst .is_wysiwyg = "true";
defparam \MUX|inst2|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneive_lcell_comb \MUX|inst2|inst1~0 (
// Equation(s):
// \MUX|inst2|inst1~0_combout  = !\MUX|inst2|inst1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MUX|inst2|inst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst2|inst1~0 .lut_mask = 16'h0F0F;
defparam \MUX|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \MUX|inst2|inst1 (
	.clk(!\MUX|inst2|inst~q ),
	.d(\MUX|inst2|inst1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MUX|inst2|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MUX|inst2|inst1 .is_wysiwyg = "true";
defparam \MUX|inst2|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneive_lcell_comb \MUX|inst3|inst7|inst|inst7 (
// Equation(s):
// \MUX|inst3|inst7|inst|inst7~combout  = (\MUX|inst2|inst~q ) # (\MUX|inst2|inst1~q )

	.dataa(gnd),
	.datab(\MUX|inst2|inst~q ),
	.datac(gnd),
	.datad(\MUX|inst2|inst1~q ),
	.cin(gnd),
	.combout(\MUX|inst3|inst7|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst3|inst7|inst|inst7 .lut_mask = 16'hFFCC;
defparam \MUX|inst3|inst7|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneive_lcell_comb \MUX|inst3|inst7|inst|inst9~0 (
// Equation(s):
// \MUX|inst3|inst7|inst|inst9~0_combout  = (\MUX|inst2|inst~q  & !\MUX|inst2|inst1~q )

	.dataa(gnd),
	.datab(\MUX|inst2|inst~q ),
	.datac(gnd),
	.datad(\MUX|inst2|inst1~q ),
	.cin(gnd),
	.combout(\MUX|inst3|inst7|inst|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst3|inst7|inst|inst9~0 .lut_mask = 16'h00CC;
defparam \MUX|inst3|inst7|inst|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N6
cycloneive_lcell_comb \MUX|inst3|inst7|inst|inst9~1 (
// Equation(s):
// \MUX|inst3|inst7|inst|inst9~1_combout  = (!\MUX|inst2|inst~q  & \MUX|inst2|inst1~q )

	.dataa(gnd),
	.datab(\MUX|inst2|inst~q ),
	.datac(gnd),
	.datad(\MUX|inst2|inst1~q ),
	.cin(gnd),
	.combout(\MUX|inst3|inst7|inst|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst3|inst7|inst|inst9~1 .lut_mask = 16'h3300;
defparam \MUX|inst3|inst7|inst|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N0
cycloneive_lcell_comb \MUX|inst3|inst7|inst|inst9~2 (
// Equation(s):
// \MUX|inst3|inst7|inst|inst9~2_combout  = (\MUX|inst2|inst~q  & \MUX|inst2|inst1~q )

	.dataa(gnd),
	.datab(\MUX|inst2|inst~q ),
	.datac(gnd),
	.datad(\MUX|inst2|inst1~q ),
	.cin(gnd),
	.combout(\MUX|inst3|inst7|inst|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|inst3|inst7|inst|inst9~2 .lut_mask = 16'hCC00;
defparam \MUX|inst3|inst7|inst|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \ENABLE~input (
	.i(ENABLE),
	.ibar(gnd),
	.o(\ENABLE~input_o ));
// synopsys translate_off
defparam \ENABLE~input .bus_hold = "false";
defparam \ENABLE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \ENABLE~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ENABLE~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ENABLE~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ENABLE~inputclkctrl .clock_type = "global clock";
defparam \ENABLE~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \TEST[0]~input (
	.i(TEST[0]),
	.ibar(gnd),
	.o(\TEST[0]~input_o ));
// synopsys translate_off
defparam \TEST[0]~input .bus_hold = "false";
defparam \TEST[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N20
cycloneive_lcell_comb \inst1|out[0]~feeder (
// Equation(s):
// \inst1|out[0]~feeder_combout  = \TEST[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[0]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y6_N21
dffeas \inst1|out[0] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[0] .is_wysiwyg = "true";
defparam \inst1|out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \TEST[1]~input (
	.i(TEST[1]),
	.ibar(gnd),
	.o(\TEST[1]~input_o ));
// synopsys translate_off
defparam \TEST[1]~input .bus_hold = "false";
defparam \TEST[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N28
cycloneive_lcell_comb \inst1|out[1]~feeder (
// Equation(s):
// \inst1|out[1]~feeder_combout  = \TEST[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[1]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N29
dffeas \inst1|out[1] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[1] .is_wysiwyg = "true";
defparam \inst1|out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \TEST[2]~input (
	.i(TEST[2]),
	.ibar(gnd),
	.o(\TEST[2]~input_o ));
// synopsys translate_off
defparam \TEST[2]~input .bus_hold = "false";
defparam \TEST[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneive_lcell_comb \inst1|out[2]~feeder (
// Equation(s):
// \inst1|out[2]~feeder_combout  = \TEST[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[2]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N5
dffeas \inst1|out[2] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[2] .is_wysiwyg = "true";
defparam \inst1|out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \TEST[3]~input (
	.i(TEST[3]),
	.ibar(gnd),
	.o(\TEST[3]~input_o ));
// synopsys translate_off
defparam \TEST[3]~input .bus_hold = "false";
defparam \TEST[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_lcell_comb \inst1|out[3]~feeder (
// Equation(s):
// \inst1|out[3]~feeder_combout  = \TEST[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[3]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \inst1|out[3] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[3] .is_wysiwyg = "true";
defparam \inst1|out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \TEST[4]~input (
	.i(TEST[4]),
	.ibar(gnd),
	.o(\TEST[4]~input_o ));
// synopsys translate_off
defparam \TEST[4]~input .bus_hold = "false";
defparam \TEST[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N20
cycloneive_lcell_comb \inst1|out[4]~feeder (
// Equation(s):
// \inst1|out[4]~feeder_combout  = \TEST[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[4]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N21
dffeas \inst1|out[4] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[4] .is_wysiwyg = "true";
defparam \inst1|out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \TEST[5]~input (
	.i(TEST[5]),
	.ibar(gnd),
	.o(\TEST[5]~input_o ));
// synopsys translate_off
defparam \TEST[5]~input .bus_hold = "false";
defparam \TEST[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N28
cycloneive_lcell_comb \inst1|out[5]~feeder (
// Equation(s):
// \inst1|out[5]~feeder_combout  = \TEST[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[5]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N29
dffeas \inst1|out[5] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[5] .is_wysiwyg = "true";
defparam \inst1|out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \TEST[6]~input (
	.i(TEST[6]),
	.ibar(gnd),
	.o(\TEST[6]~input_o ));
// synopsys translate_off
defparam \TEST[6]~input .bus_hold = "false";
defparam \TEST[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N4
cycloneive_lcell_comb \inst1|out[6]~feeder (
// Equation(s):
// \inst1|out[6]~feeder_combout  = \TEST[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[6]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N5
dffeas \inst1|out[6] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[6] .is_wysiwyg = "true";
defparam \inst1|out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \TEST[7]~input (
	.i(TEST[7]),
	.ibar(gnd),
	.o(\TEST[7]~input_o ));
// synopsys translate_off
defparam \TEST[7]~input .bus_hold = "false";
defparam \TEST[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y1_N28
cycloneive_lcell_comb \inst1|out[7]~feeder (
// Equation(s):
// \inst1|out[7]~feeder_combout  = \TEST[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[7]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \inst1|out[7] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[7] .is_wysiwyg = "true";
defparam \inst1|out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \TEST[8]~input (
	.i(TEST[8]),
	.ibar(gnd),
	.o(\TEST[8]~input_o ));
// synopsys translate_off
defparam \TEST[8]~input .bus_hold = "false";
defparam \TEST[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N4
cycloneive_lcell_comb \inst1|out[8]~feeder (
// Equation(s):
// \inst1|out[8]~feeder_combout  = \TEST[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[8]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[8]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N5
dffeas \inst1|out[8] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[8] .is_wysiwyg = "true";
defparam \inst1|out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \TEST[9]~input (
	.i(TEST[9]),
	.ibar(gnd),
	.o(\TEST[9]~input_o ));
// synopsys translate_off
defparam \TEST[9]~input .bus_hold = "false";
defparam \TEST[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \inst1|out[9]~feeder (
// Equation(s):
// \inst1|out[9]~feeder_combout  = \TEST[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[9]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[9]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \inst1|out[9] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[9] .is_wysiwyg = "true";
defparam \inst1|out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \TEST[10]~input (
	.i(TEST[10]),
	.ibar(gnd),
	.o(\TEST[10]~input_o ));
// synopsys translate_off
defparam \TEST[10]~input .bus_hold = "false";
defparam \TEST[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N28
cycloneive_lcell_comb \inst1|out[10]~feeder (
// Equation(s):
// \inst1|out[10]~feeder_combout  = \TEST[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[10]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[10]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N29
dffeas \inst1|out[10] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[10] .is_wysiwyg = "true";
defparam \inst1|out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \TEST[11]~input (
	.i(TEST[11]),
	.ibar(gnd),
	.o(\TEST[11]~input_o ));
// synopsys translate_off
defparam \TEST[11]~input .bus_hold = "false";
defparam \TEST[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N16
cycloneive_lcell_comb \inst1|out[11]~feeder (
// Equation(s):
// \inst1|out[11]~feeder_combout  = \TEST[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[11]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[11]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y6_N17
dffeas \inst1|out[11] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[11] .is_wysiwyg = "true";
defparam \inst1|out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \TEST[12]~input (
	.i(TEST[12]),
	.ibar(gnd),
	.o(\TEST[12]~input_o ));
// synopsys translate_off
defparam \TEST[12]~input .bus_hold = "false";
defparam \TEST[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneive_lcell_comb \inst1|out[12]~feeder (
// Equation(s):
// \inst1|out[12]~feeder_combout  = \TEST[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[12]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[12]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N27
dffeas \inst1|out[12] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[12] .is_wysiwyg = "true";
defparam \inst1|out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \TEST[13]~input (
	.i(TEST[13]),
	.ibar(gnd),
	.o(\TEST[13]~input_o ));
// synopsys translate_off
defparam \TEST[13]~input .bus_hold = "false";
defparam \TEST[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \inst1|out[13]~feeder (
// Equation(s):
// \inst1|out[13]~feeder_combout  = \TEST[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[13]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[13]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N29
dffeas \inst1|out[13] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[13] .is_wysiwyg = "true";
defparam \inst1|out[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cycloneive_io_ibuf \TEST[14]~input (
	.i(TEST[14]),
	.ibar(gnd),
	.o(\TEST[14]~input_o ));
// synopsys translate_off
defparam \TEST[14]~input .bus_hold = "false";
defparam \TEST[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneive_lcell_comb \inst1|out[14]~feeder (
// Equation(s):
// \inst1|out[14]~feeder_combout  = \TEST[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[14]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[14]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N17
dffeas \inst1|out[14] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[14] .is_wysiwyg = "true";
defparam \inst1|out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \TEST[15]~input (
	.i(TEST[15]),
	.ibar(gnd),
	.o(\TEST[15]~input_o ));
// synopsys translate_off
defparam \TEST[15]~input .bus_hold = "false";
defparam \TEST[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N4
cycloneive_lcell_comb \inst1|out[15]~feeder (
// Equation(s):
// \inst1|out[15]~feeder_combout  = \TEST[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TEST[15]~input_o ),
	.cin(gnd),
	.combout(\inst1|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|out[15]~feeder .lut_mask = 16'hFF00;
defparam \inst1|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N5
dffeas \inst1|out[15] (
	.clk(\ENABLE~inputclkctrl_outclk ),
	.d(\inst1|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out[15] .is_wysiwyg = "true";
defparam \inst1|out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \VALUE[8]~input (
	.i(VALUE[8]),
	.ibar(gnd),
	.o(\VALUE[8]~input_o ));
// synopsys translate_off
defparam \VALUE[8]~input .bus_hold = "false";
defparam \VALUE[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \VALUE[7]~input (
	.i(VALUE[7]),
	.ibar(gnd),
	.o(\VALUE[7]~input_o ));
// synopsys translate_off
defparam \VALUE[7]~input .bus_hold = "false";
defparam \VALUE[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \VALUE[6]~input (
	.i(VALUE[6]),
	.ibar(gnd),
	.o(\VALUE[6]~input_o ));
// synopsys translate_off
defparam \VALUE[6]~input .bus_hold = "false";
defparam \VALUE[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \VALUE[5]~input (
	.i(VALUE[5]),
	.ibar(gnd),
	.o(\VALUE[5]~input_o ));
// synopsys translate_off
defparam \VALUE[5]~input .bus_hold = "false";
defparam \VALUE[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \VALUE[4]~input (
	.i(VALUE[4]),
	.ibar(gnd),
	.o(\VALUE[4]~input_o ));
// synopsys translate_off
defparam \VALUE[4]~input .bus_hold = "false";
defparam \VALUE[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \VALUE[3]~input (
	.i(VALUE[3]),
	.ibar(gnd),
	.o(\VALUE[3]~input_o ));
// synopsys translate_off
defparam \VALUE[3]~input .bus_hold = "false";
defparam \VALUE[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \VALUE[2]~input (
	.i(VALUE[2]),
	.ibar(gnd),
	.o(\VALUE[2]~input_o ));
// synopsys translate_off
defparam \VALUE[2]~input .bus_hold = "false";
defparam \VALUE[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \VALUE[1]~input (
	.i(VALUE[1]),
	.ibar(gnd),
	.o(\VALUE[1]~input_o ));
// synopsys translate_off
defparam \VALUE[1]~input .bus_hold = "false";
defparam \VALUE[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \VALUE[0]~input (
	.i(VALUE[0]),
	.ibar(gnd),
	.o(\VALUE[0]~input_o ));
// synopsys translate_off
defparam \VALUE[0]~input .bus_hold = "false";
defparam \VALUE[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
