Analysis & Synthesis report for FPGA_DS18B20
Wed Dec 25 17:47:10 2019
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |FPGA_DS18B20|TAO_OE_DIEU_KHIEN_BTN:tao_gtc|btn_reg
  9. State Machine - |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_STATE
 10. State Machine - |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|STATE
 11. State Machine - |FPGA_DS18B20|BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg
 12. State Machine - |FPGA_DS18B20|BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Port Connectivity Checks: "DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10"
 19. Port Connectivity Checks: "GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc"
 20. Port Connectivity Checks: "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full"
 21. Port Connectivity Checks: "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_giay"
 22. Port Connectivity Checks: "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_phut"
 23. Port Connectivity Checks: "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds"
 24. Port Connectivity Checks: "READ_DS18B20:doc_ds18b20"
 25. Port Connectivity Checks: "DEM_GIO_PHUT_GIAY:thoi_gian"
 26. Port Connectivity Checks: "TAO_10ENA_1HZ_1MHZ:xung_ena"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 25 17:47:10 2019    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; FPGA_DS18B20                             ;
; Top-level Entity Name              ; FPGA_DS18B20                             ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 844                                      ;
;     Total combinational functions  ; 842                                      ;
;     Dedicated logic registers      ; 207                                      ;
; Total registers                    ; 207                                      ;
; Total pins                         ; 79                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; FPGA_DS18B20       ; FPGA_DS18B20       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+--------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                     ; Library ;
+--------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; TAO_OE_DIEU_KHIEN_BTN.vhd            ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_OE_DIEU_KHIEN_BTN.vhd            ;         ;
; TAO_10ENA_1HZ_1MHZ.vhd               ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_10ENA_1HZ_1MHZ.vhd               ;         ;
; READ_DS18B20.vhd                     ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd                     ;         ;
; LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD ;         ;
; LCD_GIAI_MA_SO_TO.vhd                ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_GIAI_MA_SO_TO.vhd                ;         ;
; GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd    ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd    ;         ;
; GIAI_MA_HEX_BCD_4SO_FULL.vhd         ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_4SO_FULL.vhd         ;         ;
; DEM_GIO_PHUT_GIAY.vhd                ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd                ;         ;
; DEM_DB_10BIT_MODE_UP_DOWN.vhd        ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN.vhd        ;         ;
; BTN_CHONG_DOI_LAM_HEP.vhd            ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/BTN_CHONG_DOI_LAM_HEP.vhd            ;         ;
; FPGA_DS18B20.vhd                     ; yes             ; User VHDL File  ; D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd                     ;         ;
+--------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 844   ;
;                                             ;       ;
; Total combinational functions               ; 842   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 555   ;
;     -- 3 input functions                    ; 101   ;
;     -- <=2 input functions                  ; 186   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 721   ;
;     -- arithmetic mode                      ; 121   ;
;                                             ;       ;
; Total registers                             ; 207   ;
;     -- Dedicated logic registers            ; 207   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 79    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 207   ;
; Total fan-out                               ; 3691  ;
; Average fan-out                             ; 3.06  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------+
; |FPGA_DS18B20                                  ; 842 (74)          ; 207 (0)      ; 0           ; 0            ; 0       ; 0         ; 79   ; 0            ; |FPGA_DS18B20                                           ;              ;
;    |DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10|     ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10     ;              ;
;    |DEM_GIO_PHUT_GIAY:thoi_gian|               ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian               ;              ;
;    |GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds|   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds   ;              ;
;    |GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_giay| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_giay ;              ;
;    |GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_phut| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_phut ;              ;
;    |LCD_GIAI_MA_SO_TO:giai_ma_soto_GIAY_CHUC|  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|LCD_GIAI_MA_SO_TO:giai_ma_soto_GIAY_CHUC  ;              ;
;    |LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc|    ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc    ;              ;
;    |LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_donvi|   ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_donvi   ;              ;
;    |LCD_GIAI_MA_SO_TO:giai_ma_soto_gauy_donvi| ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|LCD_GIAI_MA_SO_TO:giai_ma_soto_gauy_donvi ;              ;
;    |LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full| ; 290 (290)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full ;              ;
;    |READ_DS18B20:doc_ds18b20|                  ; 148 (148)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20                  ;              ;
;    |TAO_10ENA_1HZ_1MHZ:xung_ena|               ; 87 (87)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|TAO_10ENA_1HZ_1MHZ:xung_ena               ;              ;
;    |TAO_OE_DIEU_KHIEN_BTN:tao_gtc|             ; 47 (47)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DS18B20|TAO_OE_DIEU_KHIEN_BTN:tao_gtc             ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |FPGA_DS18B20|TAO_OE_DIEU_KHIEN_BTN:tao_gtc|btn_reg        ;
+---------------+---------------+-------------+---------------+--------------+
; Name          ; btn_reg.wait0 ; btn_reg.one ; btn_reg.wait1 ; btn_reg.zero ;
+---------------+---------------+-------------+---------------+--------------+
; btn_reg.zero  ; 0             ; 0           ; 0             ; 0            ;
; btn_reg.wait1 ; 0             ; 0           ; 1             ; 1            ;
; btn_reg.one   ; 0             ; 1           ; 0             ; 1            ;
; btn_reg.wait0 ; 1             ; 0           ; 0             ; 1            ;
+---------------+---------------+-------------+---------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_STATE                                                                                                                                                       ;
+-----------------------------+--------------------+-----------------------+--------------------------+-----------------------+--------------------------+--------------------------+-----------------------------+-----------------------+
; Name                        ; LCD_STATE.LCD_STOP ; LCD_STATE.LCD_DATA_L2 ; LCD_STATE.LCD_ADDRESS_L2 ; LCD_STATE.LCD_DATA_L1 ; LCD_STATE.LCD_ADDRESS_L1 ; LCD_STATE.LCD_CGRAM_DATA ; LCD_STATE.LCD_CGRAM_ADDRESS ; LCD_STATE.LCD_INITIAL ;
+-----------------------------+--------------------+-----------------------+--------------------------+-----------------------+--------------------------+--------------------------+-----------------------------+-----------------------+
; LCD_STATE.LCD_INITIAL       ; 0                  ; 0                     ; 0                        ; 0                     ; 0                        ; 0                        ; 0                           ; 0                     ;
; LCD_STATE.LCD_CGRAM_ADDRESS ; 0                  ; 0                     ; 0                        ; 0                     ; 0                        ; 0                        ; 1                           ; 1                     ;
; LCD_STATE.LCD_CGRAM_DATA    ; 0                  ; 0                     ; 0                        ; 0                     ; 0                        ; 1                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_ADDRESS_L1    ; 0                  ; 0                     ; 0                        ; 0                     ; 1                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_DATA_L1       ; 0                  ; 0                     ; 0                        ; 1                     ; 0                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_ADDRESS_L2    ; 0                  ; 0                     ; 1                        ; 0                     ; 0                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_DATA_L2       ; 0                  ; 1                     ; 0                        ; 0                     ; 0                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_STOP          ; 1                  ; 0                     ; 0                        ; 0                     ; 0                        ; 0                        ; 0                           ; 1                     ;
+-----------------------------+--------------------+-----------------------+--------------------------+-----------------------+--------------------------+--------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|STATE                                                                                                                                                                   ;
+--------------------------+---------------+-----------------------+--------------------------+--------------------+----------------+-------------------+-------------------+------------------+-------------------+-------------+
; Name                     ; STATE.WAIT4MS ; STATE.GET_TEMPERATURE ; STATE.READ_SCRATCHPAD_BE ; STATE.CONVERT_T_44 ; STATE.READ_BIT ; STATE.WRITE_BIT_1 ; STATE.WRITE_BIT_0 ; STATE.WRITE_BYTE ; STATE.SKIP_ROM_CC ; STATE.RESET ;
+--------------------------+---------------+-----------------------+--------------------------+--------------------+----------------+-------------------+-------------------+------------------+-------------------+-------------+
; STATE.RESET              ; 0             ; 0                     ; 0                        ; 0                  ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0           ;
; STATE.SKIP_ROM_CC        ; 0             ; 0                     ; 0                        ; 0                  ; 0              ; 0                 ; 0                 ; 0                ; 1                 ; 1           ;
; STATE.WRITE_BYTE         ; 0             ; 0                     ; 0                        ; 0                  ; 0              ; 0                 ; 0                 ; 1                ; 0                 ; 1           ;
; STATE.WRITE_BIT_0        ; 0             ; 0                     ; 0                        ; 0                  ; 0              ; 0                 ; 1                 ; 0                ; 0                 ; 1           ;
; STATE.WRITE_BIT_1        ; 0             ; 0                     ; 0                        ; 0                  ; 0              ; 1                 ; 0                 ; 0                ; 0                 ; 1           ;
; STATE.READ_BIT           ; 0             ; 0                     ; 0                        ; 0                  ; 1              ; 0                 ; 0                 ; 0                ; 0                 ; 1           ;
; STATE.CONVERT_T_44       ; 0             ; 0                     ; 0                        ; 1                  ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 1           ;
; STATE.READ_SCRATCHPAD_BE ; 0             ; 0                     ; 1                        ; 0                  ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 1           ;
; STATE.GET_TEMPERATURE    ; 0             ; 1                     ; 0                        ; 0                  ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 1           ;
; STATE.WAIT4MS            ; 1             ; 0                     ; 0                        ; 0                  ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 1           ;
+--------------------------+---------------+-----------------------+--------------------------+--------------------+----------------+-------------------+-------------------+------------------+-------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |FPGA_DS18B20|BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg   ;
+---------------+---------------+-------------+---------------+--------------+
; Name          ; btn_reg.wait0 ; btn_reg.one ; btn_reg.wait1 ; btn_reg.zero ;
+---------------+---------------+-------------+---------------+--------------+
; btn_reg.zero  ; 0             ; 0           ; 0             ; 0            ;
; btn_reg.wait1 ; 0             ; 0           ; 1             ; 1            ;
; btn_reg.one   ; 0             ; 1           ; 0             ; 1            ;
; btn_reg.wait0 ; 1             ; 0           ; 0             ; 1            ;
+---------------+---------------+-------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |FPGA_DS18B20|BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg   ;
+---------------+---------------+-------------+---------------+--------------+
; Name          ; btn_reg.wait0 ; btn_reg.one ; btn_reg.wait1 ; btn_reg.zero ;
+---------------+---------------+-------------+---------------+--------------+
; btn_reg.zero  ; 0             ; 0           ; 0             ; 0            ;
; btn_reg.wait1 ; 0             ; 0           ; 1             ; 1            ;
; btn_reg.one   ; 0             ; 1           ; 0             ; 1            ;
; btn_reg.wait0 ; 1             ; 0           ; 0             ; 1            ;
+---------------+---------------+-------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+
; Register name                                       ; Reason for Removal                                  ;
+-----------------------------------------------------+-----------------------------------------------------+
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|qff              ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|qff              ; Lost fanout                                         ;
; DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10|mode_reg      ; Stuck at VCC due to stuck port data_in              ;
; READ_DS18B20:doc_ds18b20|WR_BYTE[7]                 ; Merged with READ_DS18B20:doc_ds18b20|WR_BYTE[3]     ;
; READ_DS18B20:doc_ds18b20|WR_BYTE[4,5]               ; Merged with READ_DS18B20:doc_ds18b20|WR_BYTE[1]     ;
; READ_DS18B20:doc_ds18b20|WR_STATE_I[2]              ; Stuck at GND due to stuck port data_in              ;
; TAO_OE_DIEU_KHIEN_BTN:tao_gtc|s_reg[2]              ; Stuck at GND due to stuck port data_in              ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[0..19] ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[0..19] ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.zero     ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.wait1    ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.one      ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.wait0    ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.zero     ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.wait1    ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.one      ; Lost fanout                                         ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.wait0    ; Lost fanout                                         ;
; TAO_10ENA_1HZ_1MHZ:xung_ena|d50hz_reg[0]            ; Merged with TAO_10ENA_1HZ_1MHZ:xung_ena|d1hz_reg[0] ;
; READ_DS18B20:doc_ds18b20|ds_out                     ; Stuck at GND due to stuck port data_in              ;
; Total Number of Removed Registers = 58              ;                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+-------------------------------------------------+---------------------------+---------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register            ;
+-------------------------------------------------+---------------------------+---------------------------------------------------+
; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[4] ; Lost Fanouts              ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[3],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[2],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[1],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[0],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.zero,  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.wait1, ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.one,   ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|btn_reg.wait0  ;
; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[4] ; Lost Fanouts              ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[3],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[2],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[1],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[0],  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.zero,  ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.wait1, ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.one,   ;
;                                                 ;                           ; BTN_CHONG_DOI_LAM_HEP:chong_doi_up|btn_reg.wait0  ;
; READ_DS18B20:doc_ds18b20|WR_STATE_I[2]          ; Stuck at GND              ; READ_DS18B20:doc_ds18b20|ds_out                   ;
;                                                 ; due to stuck port data_in ;                                                   ;
+-------------------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 207   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; TAO_10ENA_1HZ_1MHZ:xung_ena|d1hz_reg[0] ; 4       ;
; READ_DS18B20:doc_ds18b20|WR_BYTE[0]     ; 1       ;
; Total number of inverted registers = 2  ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|WR_BIT_0_I[0]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|STATE_WR_BIT_0[0]               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|S_RST[0]                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|STATE_RD_BIT_0[1]               ;
; 8:1                ; 20 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |FPGA_DS18B20|TAO_OE_DIEU_KHIEN_BTN:tao_gtc|delay_reg[14]              ;
; 8:1                ; 20 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |FPGA_DS18B20|BTN_CHONG_DOI_LAM_HEP:chong_doi_dw|delay_reg[11]         ;
; 8:1                ; 20 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |FPGA_DS18B20|BTN_CHONG_DOI_LAM_HEP:chong_doi_up|delay_reg[2]          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_DIS_PTR[0] ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_DELAY[12]  ;
; 26:1               ; 18 bits   ; 306 LEs       ; 18 LEs               ; 288 LEs                ; Yes        ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|J[17]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |FPGA_DS18B20|TAO_OE_DIEU_KHIEN_BTN:tao_gtc|Selector1                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |FPGA_DS18B20|TAO_OE_DIEU_KHIEN_BTN:tao_gtc|Selector0                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|Selector26                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |FPGA_DS18B20|READ_DS18B20:doc_ds18b20|Selector29                      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|Selector20     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |FPGA_DS18B20|LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|Selector25     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; up   ; Input ; Info     ; Stuck at VCC                            ;
; down ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; led_nghin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_tram  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oe        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; h1_8[5..4] ; Input ; Info     ; Stuck at VCC                          ;
; h1_8[7..6] ; Input ; Info     ; Stuck at GND                          ;
; h1_7[5..4] ; Input ; Info     ; Stuck at VCC                          ;
; h1_7[7..6] ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_giay"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hex[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nghin     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tram      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oe        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_phut"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hex[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nghin     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tram      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oe        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds"                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; nghin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tram  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oe    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "READ_DS18B20:doc_ds18b20"                                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ds_respond           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ds_temperature[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DEM_GIO_PHUT_GIAY:thoi_gian"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; mode ; Input  ; Info     ; Stuck at GND                                                                        ;
; gio  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TAO_10ENA_1HZ_1MHZ:xung_ena"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ena2hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena3hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena4hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena5hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena6hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena7hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena8hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena9hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena10hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena20hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena25hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena100hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena1khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena1mhz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Dec 25 17:46:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file tao_oe_dieu_khien_btn.vhd
    Info (12022): Found design unit 1: TAO_OE_DIEU_KHIEN_BTN-behavioral
    Info (12023): Found entity 1: TAO_OE_DIEU_KHIEN_BTN
Info (12021): Found 2 design units, including 1 entities, in source file tao_10ena_1hz_1mhz.vhd
    Info (12022): Found design unit 1: TAO_10ENA_1HZ_1MHZ-behaivioral
    Info (12023): Found entity 1: TAO_10ENA_1HZ_1MHZ
Info (12021): Found 2 design units, including 1 entities, in source file read_ds18b20.vhd
    Info (12022): Found design unit 1: READ_DS18B20-Behavioral
    Info (12023): Found entity 1: READ_DS18B20
Info (12021): Found 2 design units, including 1 entities, in source file led_tatdon_trai_sang_phai.vhd
    Info (12022): Found design unit 1: LED_TATDON_TRAI_SANG_PHAI-behavioral
    Info (12023): Found entity 1: LED_TATDON_TRAI_SANG_PHAI
Info (12021): Found 2 design units, including 1 entities, in source file led_tatdon_phai_sang_trai.vhd
    Info (12022): Found design unit 1: LED_TATDON_PHAI_SANG_TRAI-behavioral
    Info (12023): Found entity 1: LED_TATDON_PHAI_SANG_TRAI
Info (12021): Found 2 design units, including 1 entities, in source file led_std_trong_ra_ngoai.vhd
    Info (12022): Found design unit 1: LED_STD_TRONG_RA_NGOAI-behavioral
    Info (12023): Found entity 1: LED_STD_TRONG_RA_NGOAI
Info (12021): Found 2 design units, including 1 entities, in source file led_std_trai_sang_phai.vhd
    Info (12022): Found design unit 1: LED_STD_TRAI_SANG_PHAI-behavioral
    Info (12023): Found entity 1: LED_STD_TRAI_SANG_PHAI
Info (12021): Found 2 design units, including 1 entities, in source file led_std_phai_sang_trai.vhd
    Info (12022): Found design unit 1: LED_STD_PHAI_SANG_TRAI-behavioral
    Info (12023): Found entity 1: LED_STD_PHAI_SANG_TRAI
Info (12021): Found 2 design units, including 1 entities, in source file led_std_ngoai_vao_trong.vhd
    Info (12022): Found design unit 1: LED_STD_NGOAI_VAO_TRONG-behavioral
    Info (12023): Found entity 1: LED_STD_NGOAI_VAO_TRONG
Info (12021): Found 2 design units, including 1 entities, in source file led_sangdon_trai_sang_phai.vhd
    Info (12022): Found design unit 1: LED_SANGDON_TRAI_SANG_PHAI-behavioral
    Info (12023): Found entity 1: LED_SANGDON_TRAI_SANG_PHAI
Info (12021): Found 2 design units, including 1 entities, in source file led_sangdon_phai_sang_trai.vhd
    Info (12022): Found design unit 1: LED_SANGDON_PHAI_SANG_TRAI-behavioral
    Info (12023): Found entity 1: LED_SANGDON_PHAI_SANG_TRAI
Info (12021): Found 2 design units, including 1 entities, in source file led_chay_trai_sang_phai.vhd
    Info (12022): Found design unit 1: LED_CHAY_TRAI_SANG_PHAI-behavioral
    Info (12023): Found entity 1: LED_CHAY_TRAI_SANG_PHAI
Info (12021): Found 2 design units, including 1 entities, in source file led_chay_phai_sang_trai.vhd
    Info (12022): Found design unit 1: LED_CHAY_PHAI_SANG_TRAI-behavioral
    Info (12023): Found entity 1: LED_CHAY_PHAI_SANG_TRAI
Info (12021): Found 2 design units, including 1 entities, in source file lcd_khoi_tao_hien_thi_cgram_full.vhd
    Info (12022): Found design unit 1: LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL-Behavioral
    Info (12023): Found entity 1: LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL
Info (12021): Found 2 design units, including 1 entities, in source file lcd_giai_ma_so_to.vhd
    Info (12022): Found design unit 1: LCD_GIAI_MA_SO_TO-Behavioral
    Info (12023): Found entity 1: LCD_GIAI_MA_SO_TO
Info (12021): Found 2 design units, including 1 entities, in source file giai_ma_hex_bcd_sseg_4so_full.vhd
    Info (12022): Found design unit 1: GIAI_MA_HEX_BCD_SSEG_4SO_FULL-behavioral
    Info (12023): Found entity 1: GIAI_MA_HEX_BCD_SSEG_4SO_FULL
Info (12021): Found 2 design units, including 1 entities, in source file giai_ma_hex_bcd_4so_full.vhd
    Info (12022): Found design unit 1: GIAI_MA_HEX_BCD_4SO_FULL-behavioral
    Info (12023): Found entity 1: GIAI_MA_HEX_BCD_4SO_FULL
Info (12021): Found 2 design units, including 1 entities, in source file dieu_khien_hieu_ung_led_xung.vhd
    Info (12022): Found design unit 1: DIEU_KHIEN_HIEU_UNG_LED_XUNG-behavioral
    Info (12023): Found entity 1: DIEU_KHIEN_HIEU_UNG_LED_XUNG
Info (12021): Found 2 design units, including 1 entities, in source file dieu_khien_hieu_ung_led_btn.vhd
    Info (12022): Found design unit 1: DIEU_KHIEN_HIEU_UNG_LED_BTN-behavioral
    Info (12023): Found entity 1: DIEU_KHIEN_HIEU_UNG_LED_BTN
Info (12021): Found 2 design units, including 1 entities, in source file dem_gio_phut_giay.vhd
    Info (12022): Found design unit 1: DEM_GIO_PHUT_GIAY-behavioral
    Info (12023): Found entity 1: DEM_GIO_PHUT_GIAY
Info (12021): Found 2 design units, including 1 entities, in source file dem_db_10bit_mode_up_down_ext.vhd
    Info (12022): Found design unit 1: DEM_DB_10BIT_MODE_UP_DOWN_EXT-behavioral
    Info (12023): Found entity 1: DEM_DB_10BIT_MODE_UP_DOWN_EXT
Info (12021): Found 2 design units, including 1 entities, in source file dem_db_10bit_mode_up_down.vhd
    Info (12022): Found design unit 1: DEM_DB_10BIT_MODE_UP_DOWN-behavioral
    Info (12023): Found entity 1: DEM_DB_10BIT_MODE_UP_DOWN
Info (12021): Found 2 design units, including 1 entities, in source file da_hop_btn_select.vhd
    Info (12022): Found design unit 1: DA_HOP_BTN_SELECT-behavioral
    Info (12023): Found entity 1: DA_HOP_BTN_SELECT
Info (12021): Found 2 design units, including 1 entities, in source file btn_chong_doi_lam_hep.vhd
    Info (12022): Found design unit 1: BTN_CHONG_DOI_LAM_HEP-behavioral
    Info (12023): Found entity 1: BTN_CHONG_DOI_LAM_HEP
Info (12021): Found 2 design units, including 1 entities, in source file fpga_ds18b20.vhd
    Info (12022): Found design unit 1: FPGA_DS18B20-behavioral
    Info (12023): Found entity 1: FPGA_DS18B20
Info (12127): Elaborating entity "FPGA_DS18B20" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object "ena5hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object "ena10hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object "ena20hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object "ena25hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object "ena100hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object "ena2hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(19): object "gio" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(21): object "ds_respond" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at FPGA_DS18B20.vhd(27): used implicit default value for signal "h1_9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "TAO_10ENA_1HZ_1MHZ" for hierarchy "TAO_10ENA_1HZ_1MHZ:xung_ena"
Info (12128): Elaborating entity "DEM_GIO_PHUT_GIAY" for hierarchy "DEM_GIO_PHUT_GIAY:thoi_gian"
Warning (10540): VHDL Signal Declaration warning at DEM_GIO_PHUT_GIAY.vhd(13): used explicit default value for signal "time_org" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(21): signal "time_org" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(22): signal "time_org" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(23): signal "time_org" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(50): signal "up" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(54): signal "down" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(63): signal "up" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(67): signal "down" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(76): signal "up" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(80): signal "down" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "BTN_CHONG_DOI_LAM_HEP" for hierarchy "BTN_CHONG_DOI_LAM_HEP:chong_doi_up"
Info (12128): Elaborating entity "READ_DS18B20" for hierarchy "READ_DS18B20:doc_ds18b20"
Info (12128): Elaborating entity "GIAI_MA_HEX_BCD_4SO_FULL" for hierarchy "GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds"
Info (12128): Elaborating entity "LCD_GIAI_MA_SO_TO" for hierarchy "LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc"
Info (12128): Elaborating entity "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL" for hierarchy "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full"
Info (12128): Elaborating entity "TAO_OE_DIEU_KHIEN_BTN" for hierarchy "TAO_OE_DIEU_KHIEN_BTN:tao_gtc"
Info (12128): Elaborating entity "GIAI_MA_HEX_BCD_SSEG_4SO_FULL" for hierarchy "GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc"
Warning (10492): VHDL Process Statement warning at GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd(49): signal "oe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "DEM_DB_10BIT_MODE_UP_DOWN" for hierarchy "DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_blon" is stuck at VCC
    Warning (13410): Pin "lcd_on" is stuck at VCC
    Warning (13410): Pin "lcd_wr" is stuck at GND
    Warning (13410): Pin "sseg7[0]" is stuck at GND
    Warning (13410): Pin "sseg7[1]" is stuck at GND
    Warning (13410): Pin "sseg7[3]" is stuck at GND
    Warning (13410): Pin "sseg7[5]" is stuck at VCC
    Warning (13410): Pin "sseg7[6]" is stuck at GND
    Warning (13410): Pin "sseg6[1]" is stuck at GND
    Warning (13410): Pin "sseg6[2]" is stuck at GND
    Warning (13410): Pin "sseg6[4]" is stuck at VCC
    Warning (13410): Pin "sseg6[5]" is stuck at GND
    Warning (13410): Pin "sseg6[6]" is stuck at GND
    Warning (13410): Pin "sseg1[3]" is stuck at VCC
    Warning (13410): Pin "sseg1[4]" is stuck at VCC
    Warning (13410): Pin "sseg1[5]" is stuck at VCC
    Warning (13410): Pin "sseg1[6]" is stuck at VCC
    Warning (13410): Pin "sseg2[0]" is stuck at VCC
    Warning (13410): Pin "sseg2[3]" is stuck at VCC
    Warning (13410): Pin "sseg2[4]" is stuck at VCC
    Warning (13410): Pin "sseg2[5]" is stuck at VCC
    Warning (13410): Pin "sseg2[6]" is stuck at VCC
    Warning (13410): Pin "sseg0[1]" is stuck at VCC
    Warning (13410): Pin "sseg0[4]" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register READ_DS18B20:doc_ds18b20|WR_BYTE[0] will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_n[2]"
    Warning (15610): No output dependent on input pin "btn_n[3]"
Info (21057): Implemented 924 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 73 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 845 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4638 megabytes
    Info: Processing ended: Wed Dec 25 17:47:10 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


