{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1420431447712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1420431447712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 04 22:17:27 2015 " "Processing started: Sun Jan 04 22:17:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1420431447712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1420431447712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1420431447712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1420431447947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_echo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_echo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_ECHO-BEHAVORIAL " "Found design unit 1: UART_ECHO-BEHAVORIAL" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420431448443 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_ECHO " "Found entity 1: UART_ECHO" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420431448443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420431448443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-BEHAVORIAL " "Found design unit 1: UART_TX-BEHAVORIAL" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420431448770 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420431448770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420431448770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-BEHAVORIAL " "Found design unit 1: UART_RX-BEHAVORIAL" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420431448770 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420431448770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420431448770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_echo " "Elaborating entity \"uart_echo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1420431448924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DS uart_echo.vhd(55) " "VHDL Process Statement warning at uart_echo.vhd(55): signal \"DS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431448996 "|uart_echo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR uart_echo.vhd(55) " "VHDL Process Statement warning at uart_echo.vhd(55): signal \"DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431448997 "|uart_echo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATAI uart_echo.vhd(56) " "VHDL Process Statement warning at uart_echo.vhd(56): signal \"DATAI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431448997 "|uart_echo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR uart_echo.vhd(59) " "VHDL Process Statement warning at uart_echo.vhd(59): signal \"DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431448997 "|uart_echo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATAO uart_echo.vhd(43) " "VHDL Process Statement warning at uart_echo.vhd(43): inferring latch(es) for signal or variable \"DATAO\", which holds its previous value in one or more paths through the process" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420431448998 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[0\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[0\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449002 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[1\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[1\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449002 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[2\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[2\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449002 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[3\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[3\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449002 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[4\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[4\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449003 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[5\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[5\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449003 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[6\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[6\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449003 "|uart_echo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAO\[7\] uart_echo.vhd(43) " "Inferred latch for \"DATAO\[7\]\" at uart_echo.vhd(43)" {  } { { "uart_echo.vhd" "" { Text "D:/Repos/uart/uart_echo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449003 "|uart_echo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:U0 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:U0\"" {  } { { "uart_echo.vhd" "U0" { Text "D:/Repos/uart/uart_echo.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420431449208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q uart_tx.vhd(29) " "VHDL Process Statement warning at uart_tx.vhd(29): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431449254 "|uart|UART_TX:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS uart_tx.vhd(32) " "VHDL Process Statement warning at uart_tx.vhd(32): signal \"SS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431449254 "|uart|UART_TX:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DS uart_tx.vhd(20) " "VHDL Process Statement warning at uart_tx.vhd(20): inferring latch(es) for signal or variable \"DS\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420431449254 "|uart|UART_TX:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DS uart_tx.vhd(20) " "Inferred latch for \"DS\" at uart_tx.vhd(20)" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449254 "|uart|UART_TX:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:U1 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:U1\"" {  } { { "uart_echo.vhd" "U1" { Text "D:/Repos/uart/uart_echo.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420431449270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q uart_rx.vhd(28) " "VHDL Process Statement warning at uart_rx.vhd(28): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DA uart_rx.vhd(19) " "VHDL Process Statement warning at uart_rx.vhd(19): inferring latch(es) for signal or variable \"DA\", which holds its previous value in one or more paths through the process" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[0\] uart_rx.vhd(19) " "Inferred latch for \"DA\[0\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[1\] uart_rx.vhd(19) " "Inferred latch for \"DA\[1\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[2\] uart_rx.vhd(19) " "Inferred latch for \"DA\[2\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[3\] uart_rx.vhd(19) " "Inferred latch for \"DA\[3\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[4\] uart_rx.vhd(19) " "Inferred latch for \"DA\[4\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[5\] uart_rx.vhd(19) " "Inferred latch for \"DA\[5\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[6\] uart_rx.vhd(19) " "Inferred latch for \"DA\[6\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA\[7\] uart_rx.vhd(19) " "Inferred latch for \"DA\[7\]\" at uart_rx.vhd(19)" {  } { { "uart_rx.vhd" "" { Text "D:/Repos/uart/uart_rx.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420431449285 "|uart|UART_RX:U1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_TX:U0\|DS " "Latch UART_TX:U0\|DS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_TX:U0\|Q.START " "Ports D and ENA on the latch are fed by the same signal UART_TX:U0\|Q.START" {  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1420431450751 ""}  } { { "uart_tx.vhd" "" { Text "D:/Repos/uart/uart_tx.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1420431450751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1420431451030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1420431452017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420431452017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1420431453205 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1420431453205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1420431453205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1420431453205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420431453512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 04 22:17:33 2015 " "Processing ended: Sun Jan 04 22:17:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420431453512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420431453512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420431453512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1420431453512 ""}
