
*** Running vivado
    with args -log n_bit_LFSR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source n_bit_LFSR.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb 12 11:40:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source n_bit_LFSR.tcl -notrace
Command: synth_design -top n_bit_LFSR -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12616
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 829.391 ; gain = 478.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'n_bit_LFSR' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:66]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:31' bound to instance 'MUX' of component 'mux2to1' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:91]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:40]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:7' bound to instance 'DFF_first' of component 'Dflipflop' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Dflipflop' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Dflipflop' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:15]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:7' bound to instance 'DFF' of component 'Dflipflop' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:107]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:7' bound to instance 'DFF' of component 'Dflipflop' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:107]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:7' bound to instance 'DFF' of component 'Dflipflop' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'n_bit_LFSR' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.srcs/sources_1/new/LFSR.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 934.016 ; gain = 583.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 934.016 ; gain = 583.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 934.016 ; gain = 583.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 934.016 ; gain = 583.086
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1087.980 ; gain = 737.051
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1102.770 ; gain = 751.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1103.008 ; gain = 752.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     1|
|3     |FDRE |     4|
|4     |IBUF |     3|
|5     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    13|
|2     |  DFF_first     |Dflipflop   |     1|
|3     |  \DFFs[0].DFF  |Dflipflop_0 |     1|
|4     |  \DFFs[1].DFF  |Dflipflop_1 |     1|
|5     |  \DFFs[2].DFF  |Dflipflop_2 |     1|
|6     |  MUX           |mux2to1     |     1|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.000 ; gain = 954.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4cfc815e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1429.172 ; gain = 1080.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1429.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab3/lab3_step2/lab3_step2.runs/synth_1/n_bit_LFSR.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file n_bit_LFSR_utilization_synth.rpt -pb n_bit_LFSR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 11:41:20 2025...
