-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.0 (Build Build 132 02/25/2009)
-- Created on Fri Jun 13 14:57:03 2014

FUNCTION CU (reset, clock)
	WITH (FETCH, ADD, SUB, MUL, DIV, MOD_M, MAX, MIN, NOT_M, NAND_M, NOR_M, XNOR_M, SHL, SHRA, ROL_M, ROR_M, LDI, ADDI, SUBI, MULI, DIVI, NANDI, NORI, XNORI, MOV, SWP_0, SWP_1, SWP_2, LD, STR, JMP, BEQ, BLT, HLT, SHRL, START)
	RETURNS (COUNT_ENABLE, SEL_LOAD_PC_1, SEL_LOAD_PC_0, IR_ENABLE, SEL_AW_RF, SEL_DW_RF_1, SEL_DW_RF_0, WE_RF, SEL_IMM, SEL_INP1, SEL_INP2, SEL_ALU_3, SEL_ALU_2, SEL_ALU_1, SEL_ALU_0, WE_RAM, SEL_AR_RAM, SEL_AR2_RF);
