|top_module
CLOCK_50 => CLOCK_50.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN4
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
FPGA_I2C_SDAT <> config_codec:codec_config_i2c.io_sda
FPGA_I2C_SCLK << config_codec:codec_config_i2c.o_scl
LEDR[0] << Top_gen_wave:control_io.o_ledr
LEDR[1] << Top_gen_wave:control_io.o_ledr
LEDR[2] << Top_gen_wave:control_io.o_ledr
LEDR[3] << Top_gen_wave:control_io.o_ledr
LEDR[4] << Top_gen_wave:control_io.o_ledr
LEDR[5] << Top_gen_wave:control_io.o_ledr
LEDR[6] << Top_gen_wave:control_io.o_ledr
LEDR[7] << Top_gen_wave:control_io.o_ledr
LEDR[8] << Top_gen_wave:control_io.o_ledr
LEDR[9] << Top_gen_wave:control_io.o_ledr
HEX0[0] << Top_gen_wave:control_io.o_hex_0
HEX0[1] << Top_gen_wave:control_io.o_hex_0
HEX0[2] << Top_gen_wave:control_io.o_hex_0
HEX0[3] << Top_gen_wave:control_io.o_hex_0
HEX0[4] << Top_gen_wave:control_io.o_hex_0
HEX0[5] << Top_gen_wave:control_io.o_hex_0
HEX0[6] << Top_gen_wave:control_io.o_hex_0
HEX1[0] << Top_gen_wave:control_io.o_hex_1
HEX1[1] << Top_gen_wave:control_io.o_hex_1
HEX1[2] << Top_gen_wave:control_io.o_hex_1
HEX1[3] << Top_gen_wave:control_io.o_hex_1
HEX1[4] << Top_gen_wave:control_io.o_hex_1
HEX1[5] << Top_gen_wave:control_io.o_hex_1
HEX1[6] << Top_gen_wave:control_io.o_hex_1
HEX2[0] << Top_gen_wave:control_io.o_hex_2
HEX2[1] << Top_gen_wave:control_io.o_hex_2
HEX2[2] << Top_gen_wave:control_io.o_hex_2
HEX2[3] << Top_gen_wave:control_io.o_hex_2
HEX2[4] << Top_gen_wave:control_io.o_hex_2
HEX2[5] << Top_gen_wave:control_io.o_hex_2
HEX2[6] << Top_gen_wave:control_io.o_hex_2
HEX3[0] << Top_gen_wave:control_io.o_hex_3
HEX3[1] << Top_gen_wave:control_io.o_hex_3
HEX3[2] << Top_gen_wave:control_io.o_hex_3
HEX3[3] << Top_gen_wave:control_io.o_hex_3
HEX3[4] << Top_gen_wave:control_io.o_hex_3
HEX3[5] << Top_gen_wave:control_io.o_hex_3
HEX3[6] << Top_gen_wave:control_io.o_hex_3
HEX4[0] << Top_gen_wave:control_io.o_hex_4
HEX4[1] << Top_gen_wave:control_io.o_hex_4
HEX4[2] << Top_gen_wave:control_io.o_hex_4
HEX4[3] << Top_gen_wave:control_io.o_hex_4
HEX4[4] << Top_gen_wave:control_io.o_hex_4
HEX4[5] << Top_gen_wave:control_io.o_hex_4
HEX4[6] << Top_gen_wave:control_io.o_hex_4
HEX5[0] << Top_gen_wave:control_io.o_hex_5
HEX5[1] << Top_gen_wave:control_io.o_hex_5
HEX5[2] << Top_gen_wave:control_io.o_hex_5
HEX5[3] << Top_gen_wave:control_io.o_hex_5
HEX5[4] << Top_gen_wave:control_io.o_hex_5
HEX5[5] << Top_gen_wave:control_io.o_hex_5
HEX5[6] << Top_gen_wave:control_io.o_hex_5
AUD_XCK << CLOCK_12.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK << codec_data:codec_trans_rec.o_bclk
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK << codec_data:codec_trans_rec.o_adclrck
AUD_DACDAT << codec_data:codec_trans_rec.o_dac_dat
AUD_DACLRCK << codec_data:codec_trans_rec.o_daclrck


|top_module|PLL_12M:PLL_DIV
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL_12M_0002:pll_12m_inst.outclk_0
locked <= PLL_12M_0002:pll_12m_inst.locked


|top_module|PLL_12M:PLL_DIV|PLL_12M_0002:pll_12m_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|top_module|PLL_12M:PLL_DIV|PLL_12M_0002:pll_12m_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|top_module|config_codec:codec_config_i2c
i_clk => i_clk.IN1
i_rst_n => i_rst_n.IN1
o_done <= o_done.DB_MAX_OUTPUT_PORT_TYPE
o_scl <= i2c_trans:i2c.o_scl
io_sda <> i2c_trans:i2c.io_sda


|top_module|config_codec:codec_config_i2c|i2c_trans:i2c
i_clk => reg_sda.CLK
i_clk => reg_scl.CLK
i_clk => reg_counter[0].CLK
i_clk => reg_counter[1].CLK
i_clk => reg_counter[2].CLK
i_clk => reg_counter[3].CLK
i_clk => reg_counter[4].CLK
i_clk => data[0].CLK
i_clk => data[1].CLK
i_clk => data[2].CLK
i_clk => data[3].CLK
i_clk => data[4].CLK
i_clk => data[5].CLK
i_clk => data[6].CLK
i_clk => data[7].CLK
i_clk => data[8].CLK
i_clk => data[9].CLK
i_clk => data[10].CLK
i_clk => data[11].CLK
i_clk => data[12].CLK
i_clk => data[13].CLK
i_clk => data[14].CLK
i_clk => data[15].CLK
i_clk => data[16].CLK
i_clk => data[17].CLK
i_clk => data[18].CLK
i_clk => data[19].CLK
i_clk => data[20].CLK
i_clk => data[21].CLK
i_clk => data[22].CLK
i_clk => data[23].CLK
i_clk => data[24].CLK
i_clk => data[25].CLK
i_clk => data[26].CLK
i_clk => reg_state~11.DATAIN
i_rst_n => data[0].ACLR
i_rst_n => data[1].ACLR
i_rst_n => data[2].ACLR
i_rst_n => data[3].ACLR
i_rst_n => data[4].ACLR
i_rst_n => data[5].ACLR
i_rst_n => data[6].ACLR
i_rst_n => data[7].ACLR
i_rst_n => data[8].ACLR
i_rst_n => data[9].ACLR
i_rst_n => data[10].ACLR
i_rst_n => data[11].ACLR
i_rst_n => data[12].ACLR
i_rst_n => data[13].ACLR
i_rst_n => data[14].ACLR
i_rst_n => data[15].ACLR
i_rst_n => data[16].ACLR
i_rst_n => data[17].ACLR
i_rst_n => data[18].ACLR
i_rst_n => data[19].ACLR
i_rst_n => data[20].ACLR
i_rst_n => data[21].ACLR
i_rst_n => data[22].ACLR
i_rst_n => data[23].ACLR
i_rst_n => data[24].ACLR
i_rst_n => data[25].ACLR
i_rst_n => data[26].ACLR
i_rst_n => reg_counter[0].ACLR
i_rst_n => reg_counter[1].ACLR
i_rst_n => reg_counter[2].ACLR
i_rst_n => reg_counter[3].ACLR
i_rst_n => reg_counter[4].ACLR
i_rst_n => reg_sda.PRESET
i_rst_n => reg_scl.PRESET
i_rst_n => reg_state~13.DATAIN
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_state.OUTPUTSELECT
i_div_clk => reg_counter[4].ENA
i_div_clk => reg_counter[3].ENA
i_div_clk => reg_counter[2].ENA
i_div_clk => reg_counter[1].ENA
i_div_clk => reg_counter[0].ENA
i_start => next_state.START_I.DATAB
i_start => Selector0.IN2
i_start => data[26].ENA
i_start => data[25].ENA
i_start => data[24].ENA
i_start => data[23].ENA
i_start => data[22].ENA
i_start => data[21].ENA
i_start => data[20].ENA
i_start => data[19].ENA
i_start => data[18].ENA
i_start => data[17].ENA
i_start => data[16].ENA
i_start => data[15].ENA
i_start => data[14].ENA
i_start => data[13].ENA
i_start => data[12].ENA
i_start => data[11].ENA
i_start => data[10].ENA
i_start => data[9].ENA
i_start => data[8].ENA
i_start => data[7].ENA
i_start => data[6].ENA
i_start => data[5].ENA
i_start => data[4].ENA
i_start => data[3].ENA
i_start => data[2].ENA
i_start => data[1].ENA
i_start => data[0].ENA
i_addr[0] => data[20].DATAIN
i_addr[1] => data[21].DATAIN
i_addr[2] => data[22].DATAIN
i_addr[3] => data[23].DATAIN
i_addr[4] => data[24].DATAIN
i_addr[5] => data[25].DATAIN
i_addr[6] => data[26].DATAIN
i_mode => data[19].DATAIN
i_reg_data[0] => data[1].DATAIN
i_reg_data[1] => data[2].DATAIN
i_reg_data[2] => data[3].DATAIN
i_reg_data[3] => data[4].DATAIN
i_reg_data[4] => data[5].DATAIN
i_reg_data[5] => data[6].DATAIN
i_reg_data[6] => data[7].DATAIN
i_reg_data[7] => data[8].DATAIN
i_reg_data[8] => data[10].DATAIN
i_reg_data[9] => data[11].DATAIN
i_reg_data[10] => data[12].DATAIN
i_reg_data[11] => data[13].DATAIN
i_reg_data[12] => data[14].DATAIN
i_reg_data[13] => data[15].DATAIN
i_reg_data[14] => data[16].DATAIN
i_reg_data[15] => data[17].DATAIN
o_ready <= o_ready.DB_MAX_OUTPUT_PORT_TYPE
o_scl <= o_scl.DB_MAX_OUTPUT_PORT_TYPE
io_sda <> io_sda


|top_module|codec_data:codec_trans_rec
i_clk => s2p_adc_shift_reg[0].CLK
i_clk => s2p_adc_shift_reg[1].CLK
i_clk => s2p_adc_shift_reg[2].CLK
i_clk => s2p_adc_shift_reg[3].CLK
i_clk => s2p_adc_shift_reg[4].CLK
i_clk => s2p_adc_shift_reg[5].CLK
i_clk => s2p_adc_shift_reg[6].CLK
i_clk => s2p_adc_shift_reg[7].CLK
i_clk => s2p_adc_shift_reg[8].CLK
i_clk => s2p_adc_shift_reg[9].CLK
i_clk => s2p_adc_shift_reg[10].CLK
i_clk => s2p_adc_shift_reg[11].CLK
i_clk => s2p_adc_shift_reg[12].CLK
i_clk => s2p_adc_shift_reg[13].CLK
i_clk => s2p_adc_shift_reg[14].CLK
i_clk => s2p_adc_shift_reg[15].CLK
i_clk => s2p_adc_shift_reg[16].CLK
i_clk => s2p_adc_shift_reg[17].CLK
i_clk => s2p_adc_shift_reg[18].CLK
i_clk => s2p_adc_shift_reg[19].CLK
i_clk => s2p_adc_shift_reg[20].CLK
i_clk => s2p_adc_shift_reg[21].CLK
i_clk => s2p_adc_shift_reg[22].CLK
i_clk => s2p_adc_shift_reg[23].CLK
i_clk => s2p_adc_shift_reg[24].CLK
i_clk => o_dac_dat~reg0.CLK
i_clk => o_daclrck~reg0.CLK
i_clk => o_bclk~reg0.CLK
i_clk => reg_index[0].CLK
i_clk => reg_index[1].CLK
i_clk => reg_index[2].CLK
i_clk => reg_index[3].CLK
i_clk => reg_index[4].CLK
i_clk => reg_data_dac[0].CLK
i_clk => reg_data_dac[1].CLK
i_clk => reg_data_dac[2].CLK
i_clk => reg_data_dac[3].CLK
i_clk => reg_data_dac[4].CLK
i_clk => reg_data_dac[5].CLK
i_clk => reg_data_dac[6].CLK
i_clk => reg_data_dac[7].CLK
i_clk => reg_data_dac[8].CLK
i_clk => reg_data_dac[9].CLK
i_clk => reg_data_dac[10].CLK
i_clk => reg_data_dac[11].CLK
i_clk => reg_data_dac[12].CLK
i_clk => reg_data_dac[13].CLK
i_clk => reg_data_dac[14].CLK
i_clk => reg_data_dac[15].CLK
i_clk => reg_data_dac[16].CLK
i_clk => reg_data_dac[17].CLK
i_clk => reg_data_dac[18].CLK
i_clk => reg_data_dac[19].CLK
i_clk => reg_data_dac[20].CLK
i_clk => reg_data_dac[21].CLK
i_clk => reg_data_dac[22].CLK
i_clk => reg_data_dac[23].CLK
i_clk => reg_state~1.DATAIN
i_rst_n => s2p_adc_shift_reg[0].ACLR
i_rst_n => s2p_adc_shift_reg[1].ACLR
i_rst_n => s2p_adc_shift_reg[2].ACLR
i_rst_n => s2p_adc_shift_reg[3].ACLR
i_rst_n => s2p_adc_shift_reg[4].ACLR
i_rst_n => s2p_adc_shift_reg[5].ACLR
i_rst_n => s2p_adc_shift_reg[6].ACLR
i_rst_n => s2p_adc_shift_reg[7].ACLR
i_rst_n => s2p_adc_shift_reg[8].ACLR
i_rst_n => s2p_adc_shift_reg[9].ACLR
i_rst_n => s2p_adc_shift_reg[10].ACLR
i_rst_n => s2p_adc_shift_reg[11].ACLR
i_rst_n => s2p_adc_shift_reg[12].ACLR
i_rst_n => s2p_adc_shift_reg[13].ACLR
i_rst_n => s2p_adc_shift_reg[14].ACLR
i_rst_n => s2p_adc_shift_reg[15].ACLR
i_rst_n => s2p_adc_shift_reg[16].ACLR
i_rst_n => s2p_adc_shift_reg[17].ACLR
i_rst_n => s2p_adc_shift_reg[18].ACLR
i_rst_n => s2p_adc_shift_reg[19].ACLR
i_rst_n => s2p_adc_shift_reg[20].ACLR
i_rst_n => s2p_adc_shift_reg[21].ACLR
i_rst_n => s2p_adc_shift_reg[22].ACLR
i_rst_n => s2p_adc_shift_reg[23].ACLR
i_rst_n => s2p_adc_shift_reg[24].ACLR
i_rst_n => o_dac_dat~reg0.ACLR
i_rst_n => o_daclrck~reg0.PRESET
i_rst_n => o_bclk~reg0.PRESET
i_rst_n => reg_data_dac[0].ACLR
i_rst_n => reg_data_dac[1].ACLR
i_rst_n => reg_data_dac[2].ACLR
i_rst_n => reg_data_dac[3].ACLR
i_rst_n => reg_data_dac[4].ACLR
i_rst_n => reg_data_dac[5].ACLR
i_rst_n => reg_data_dac[6].ACLR
i_rst_n => reg_data_dac[7].ACLR
i_rst_n => reg_data_dac[8].ACLR
i_rst_n => reg_data_dac[9].ACLR
i_rst_n => reg_data_dac[10].ACLR
i_rst_n => reg_data_dac[11].ACLR
i_rst_n => reg_data_dac[12].ACLR
i_rst_n => reg_data_dac[13].ACLR
i_rst_n => reg_data_dac[14].ACLR
i_rst_n => reg_data_dac[15].ACLR
i_rst_n => reg_data_dac[16].ACLR
i_rst_n => reg_data_dac[17].ACLR
i_rst_n => reg_data_dac[18].ACLR
i_rst_n => reg_data_dac[19].ACLR
i_rst_n => reg_data_dac[20].ACLR
i_rst_n => reg_data_dac[21].ACLR
i_rst_n => reg_data_dac[22].ACLR
i_rst_n => reg_data_dac[23].ACLR
i_rst_n => reg_index[0].ACLR
i_rst_n => reg_index[1].ACLR
i_rst_n => reg_index[2].ACLR
i_rst_n => reg_index[3].ACLR
i_rst_n => reg_index[4].ACLR
i_rst_n => reg_state~3.DATAIN
i_config_done => next_state.FIRST_DATA.DATAB
i_config_done => next_state.IDLE.DATAB
i_p2s_in[0] => reg_data_dac[0].DATAIN
i_p2s_in[1] => reg_data_dac[1].DATAIN
i_p2s_in[2] => reg_data_dac[2].DATAIN
i_p2s_in[3] => reg_data_dac[3].DATAIN
i_p2s_in[4] => reg_data_dac[4].DATAIN
i_p2s_in[5] => reg_data_dac[5].DATAIN
i_p2s_in[6] => reg_data_dac[6].DATAIN
i_p2s_in[7] => reg_data_dac[7].DATAIN
i_p2s_in[8] => reg_data_dac[8].DATAIN
i_p2s_in[9] => reg_data_dac[9].DATAIN
i_p2s_in[10] => reg_data_dac[10].DATAIN
i_p2s_in[11] => reg_data_dac[11].DATAIN
i_p2s_in[12] => reg_data_dac[12].DATAIN
i_p2s_in[13] => reg_data_dac[13].DATAIN
i_p2s_in[14] => reg_data_dac[14].DATAIN
i_p2s_in[15] => reg_data_dac[15].DATAIN
i_p2s_in[16] => reg_data_dac[16].DATAIN
i_p2s_in[17] => reg_data_dac[17].DATAIN
i_p2s_in[18] => reg_data_dac[18].DATAIN
i_p2s_in[19] => reg_data_dac[19].DATAIN
i_p2s_in[20] => reg_data_dac[20].DATAIN
i_p2s_in[21] => reg_data_dac[21].DATAIN
i_p2s_in[22] => reg_data_dac[22].DATAIN
i_p2s_in[23] => reg_data_dac[23].DATAIN
o_s2p_out[0] <= s2p_adc_shift_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[1] <= s2p_adc_shift_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[2] <= s2p_adc_shift_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[3] <= s2p_adc_shift_reg[4].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[4] <= s2p_adc_shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[5] <= s2p_adc_shift_reg[6].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[6] <= s2p_adc_shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[7] <= s2p_adc_shift_reg[8].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[8] <= s2p_adc_shift_reg[9].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[9] <= s2p_adc_shift_reg[10].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[10] <= s2p_adc_shift_reg[11].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[11] <= s2p_adc_shift_reg[12].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[12] <= s2p_adc_shift_reg[13].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[13] <= s2p_adc_shift_reg[14].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[14] <= s2p_adc_shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[15] <= s2p_adc_shift_reg[16].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[16] <= s2p_adc_shift_reg[17].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[17] <= s2p_adc_shift_reg[18].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[18] <= s2p_adc_shift_reg[19].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[19] <= s2p_adc_shift_reg[20].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[20] <= s2p_adc_shift_reg[21].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[21] <= s2p_adc_shift_reg[22].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[22] <= s2p_adc_shift_reg[23].DB_MAX_OUTPUT_PORT_TYPE
o_s2p_out[23] <= s2p_adc_shift_reg[24].DB_MAX_OUTPUT_PORT_TYPE
o_bclk <= o_bclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_daclrck <= o_daclrck~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adclrck <= o_daclrck~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sample_tick <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
i_adc_dat => s2p_adc_shift_reg[0].DATAIN
o_dac_dat <= o_dac_dat~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io
i_clk => i_clk.IN8
i_btn[0] => i_btn[0].IN5
i_btn[1] => i_btn[1].IN1
i_btn[2] => i_btn[2].IN3
i_btn[3] => i_btn[3].IN3
i_sw[0] => ~NO_FANOUT~
i_sw[1] => o_sel_duty_cycle[0]~reg0.DATAIN
i_sw[2] => o_sel_duty_cycle[1]~reg0.DATAIN
i_sw[3] => o_sel_duty_cycle[2]~reg0.DATAIN
i_sw[4] => always3.IN1
i_sw[4] => o_sel_wave[0]~reg0.DATAIN
i_sw[4] => always3.IN1
i_sw[5] => always3.IN0
i_sw[5] => o_sel_wave[1]~reg0.DATAIN
i_sw[6] => always3.IN1
i_sw[6] => o_sel_wave[2]~reg0.DATAIN
i_sw[7] => w_en_noise.IN0
i_sw[7] => w_en_add_noise.IN0
i_sw[7] => w_en_wave.IN0
i_sw[8] => w_en_add_noise.IN1
i_sw[8] => w_en_noise.IN1
i_sw[8] => w_en_wave.IN1
i_sw[9] => i_rst_n.IN8
o_add_noise <= o_add_noise~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sel_wave[0] <= o_sel_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sel_wave[1] <= o_sel_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sel_wave[2] <= o_sel_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sel_duty_cycle[0] <= o_sel_duty_cycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sel_duty_cycle[1] <= o_sel_duty_cycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sel_duty_cycle[2] <= o_sel_duty_cycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[0] <= CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit.o_gain_wave
o_gain_wave[1] <= CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit.o_gain_wave
o_gain_wave[2] <= CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit.o_gain_wave
o_gain_wave[3] <= CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit.o_gain_wave
o_phase_step_wave[0] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[1] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[2] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[3] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[4] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[5] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[6] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[7] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[8] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_phase_step_wave[9] <= CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit.o_phase_wave
o_lfsr_sin <= o_lfsr_sin~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_step_noise[0] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[1] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[2] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[3] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[4] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[5] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[6] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[7] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[8] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_phase_step_noise[9] <= CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit.o_phase_wave
o_gain_noise[0] <= CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit.o_gain_wave
o_gain_noise[1] <= CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit.o_gain_wave
o_gain_noise[2] <= CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit.o_gain_wave
o_gain_noise[3] <= CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit.o_gain_wave
o_ledr[0] <= o_add_noise~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[1] <= o_lfsr_sin~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[2] <= o_sel_duty_cycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[3] <= o_sel_duty_cycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[4] <= o_sel_duty_cycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[5] <= o_sel_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[6] <= o_sel_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[7] <= o_sel_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ledr[8] <= <GND>
o_ledr[9] <= i_rst_n.DB_MAX_OUTPUT_PORT_TYPE
o_ledg[0] <= BTN_detect_edge:BTN_DE_unit_0.o_signal
o_ledg[1] <= BTN_detect_edge:BTN_DE_unit.o_signal
o_ledg[2] <= BTN_detect_edge:BTN_DE_unit_2.o_signal
o_ledg[3] <= BTN_detect_edge:BTN_DE_unit_3.o_signal
o_hex_0[0] <= o_hex_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[1] <= o_hex_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[2] <= o_hex_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[3] <= o_hex_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[4] <= o_hex_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[5] <= o_hex_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[6] <= o_hex_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[0] <= o_hex_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[1] <= o_hex_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[2] <= o_hex_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[3] <= o_hex_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[4] <= o_hex_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[5] <= o_hex_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[6] <= o_hex_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[0] <= o_hex_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[1] <= o_hex_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[2] <= o_hex_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[3] <= o_hex_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[4] <= o_hex_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[5] <= o_hex_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[6] <= o_hex_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[0] <= o_hex_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[1] <= o_hex_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[2] <= o_hex_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[3] <= o_hex_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[4] <= o_hex_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[5] <= o_hex_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_3[6] <= o_hex_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[0] <= o_hex_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[1] <= o_hex_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[2] <= o_hex_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[3] <= o_hex_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[4] <= o_hex_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[5] <= o_hex_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_4[6] <= o_hex_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[0] <= o_hex_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[1] <= o_hex_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[2] <= o_hex_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[3] <= o_hex_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[4] <= o_hex_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[5] <= o_hex_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_5[6] <= o_hex_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit
i_clk => i_clk.IN2
i_rst_n => i_rst_n.IN2
i_btn_0 => i_btn_0.IN1
i_btn_1 => i_btn_1.IN1
i_en => i_en.IN1
o_gain_wave[0] <= o_gain_wave[0].DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[1] <= o_gain_wave[1].DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[2] <= o_gain_wave[2].DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[3] <= o_gain_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[1] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[2] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[3] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[4] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[5] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[6] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_1[0] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[1] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[2] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[3] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[4] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[5] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[6] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_2[0] <= o_hex_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[1] <= o_hex_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[2] <= o_hex_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[3] <= o_hex_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[4] <= o_hex_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[5] <= o_hex_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[6] <= o_hex_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit|CTR_step_amp:CTR_step_amp_unit
i_clk => i_clk.IN1
i_rst_n => i_rst_n.IN1
i_btn => i_btn.IN1
i_en => w_en.IN1
o_step[0] <= o_step[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_step[1] <= o_step[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_step[2] <= o_step[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_step[3] <= o_step[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= o_hex_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[1] <= o_hex_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[2] <= o_hex_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[3] <= o_hex_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[4] <= o_hex_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[5] <= o_hex_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[6] <= o_hex_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[0] <= o_hex_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[1] <= o_hex_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[2] <= o_hex_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[3] <= o_hex_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[4] <= o_hex_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[5] <= o_hex_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[6] <= o_hex_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit|CTR_step_amp:CTR_step_amp_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit|seven_seg_anode_common:SEVEN_SEG_Unit
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit
i_clk => i_clk.IN2
i_rst_n => i_rst_n.IN2
i_en => i_en.IN1
i_btn_0 => i_btn_0.IN1
i_btn_1 => i_btn_1.IN1
o_phase_wave[0] <= o_phase_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[1] <= o_phase_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[2] <= o_phase_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[3] <= o_phase_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[4] <= o_phase_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[5] <= o_phase_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[6] <= o_phase_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[7] <= o_phase_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[8] <= o_phase_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[1] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[2] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[3] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[4] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[5] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[6] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_1[0] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[1] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[2] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[3] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[4] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[5] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[6] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_2[0] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[1] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[2] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[3] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[4] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[5] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[6] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit
i_clk => i_clk.IN2
i_rst_n => i_rst_n.IN2
i_en => w_en.IN1
i_btn => i_btn.IN1
o_step[0] <= <VCC>
o_step[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_step[2] <= o_step.DB_MAX_OUTPUT_PORT_TYPE
o_step[3] <= o_step.DB_MAX_OUTPUT_PORT_TYPE
o_step[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_step[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_step[6] <= w_mode[0].DB_MAX_OUTPUT_PORT_TYPE
o_step[7] <= w_mode[0].DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[1] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[2] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[3] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[4] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[5] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[6] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_1[0] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[1] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[2] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[3] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[4] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[5] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[6] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_2[0] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[1] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[2] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[3] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[4] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[5] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[6] <= CTR_sevenseg:SEG_UNIT.o_hex_2


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit|CTR_sevenseg:SEG_UNIT
i_clk => o_hex_2[0]~reg0.CLK
i_clk => o_hex_2[1]~reg0.CLK
i_clk => o_hex_2[2]~reg0.CLK
i_clk => o_hex_2[3]~reg0.CLK
i_clk => o_hex_2[4]~reg0.CLK
i_clk => o_hex_2[5]~reg0.CLK
i_clk => o_hex_2[6]~reg0.CLK
i_clk => o_hex_1[0]~reg0.CLK
i_clk => o_hex_1[1]~reg0.CLK
i_clk => o_hex_1[2]~reg0.CLK
i_clk => o_hex_1[3]~reg0.CLK
i_clk => o_hex_1[4]~reg0.CLK
i_clk => o_hex_1[5]~reg0.CLK
i_clk => o_hex_1[6]~reg0.CLK
i_clk => o_hex_0[0]~reg0.CLK
i_clk => o_hex_0[1]~reg0.CLK
i_clk => o_hex_0[2]~reg0.CLK
i_clk => o_hex_0[3]~reg0.CLK
i_clk => o_hex_0[4]~reg0.CLK
i_clk => o_hex_0[5]~reg0.CLK
i_clk => o_hex_0[6]~reg0.CLK
i_rst_n => o_hex_2[0]~reg0.PRESET
i_rst_n => o_hex_2[1]~reg0.ACLR
i_rst_n => o_hex_2[2]~reg0.ACLR
i_rst_n => o_hex_2[3]~reg0.ACLR
i_rst_n => o_hex_2[4]~reg0.ACLR
i_rst_n => o_hex_2[5]~reg0.ACLR
i_rst_n => o_hex_2[6]~reg0.ACLR
i_rst_n => o_hex_1[0]~reg0.PRESET
i_rst_n => o_hex_1[1]~reg0.ACLR
i_rst_n => o_hex_1[2]~reg0.ACLR
i_rst_n => o_hex_1[3]~reg0.ACLR
i_rst_n => o_hex_1[4]~reg0.ACLR
i_rst_n => o_hex_1[5]~reg0.ACLR
i_rst_n => o_hex_1[6]~reg0.ACLR
i_rst_n => o_hex_0[0]~reg0.PRESET
i_rst_n => o_hex_0[1]~reg0.ACLR
i_rst_n => o_hex_0[2]~reg0.ACLR
i_rst_n => o_hex_0[3]~reg0.ACLR
i_rst_n => o_hex_0[4]~reg0.ACLR
i_rst_n => o_hex_0[5]~reg0.ACLR
i_rst_n => o_hex_0[6]~reg0.ACLR
i_start => o_hex_2[0]~reg0.ENA
i_start => o_hex_0[6]~reg0.ENA
i_start => o_hex_0[5]~reg0.ENA
i_start => o_hex_0[4]~reg0.ENA
i_start => o_hex_0[3]~reg0.ENA
i_start => o_hex_0[2]~reg0.ENA
i_start => o_hex_0[1]~reg0.ENA
i_start => o_hex_0[0]~reg0.ENA
i_start => o_hex_1[6]~reg0.ENA
i_start => o_hex_1[5]~reg0.ENA
i_start => o_hex_1[4]~reg0.ENA
i_start => o_hex_1[3]~reg0.ENA
i_start => o_hex_1[2]~reg0.ENA
i_start => o_hex_1[1]~reg0.ENA
i_start => o_hex_1[0]~reg0.ENA
i_start => o_hex_2[6]~reg0.ENA
i_start => o_hex_2[5]~reg0.ENA
i_start => o_hex_2[4]~reg0.ENA
i_start => o_hex_2[3]~reg0.ENA
i_start => o_hex_2[2]~reg0.ENA
i_start => o_hex_2[1]~reg0.ENA
i_mode[0] => Decoder0.IN2
i_mode[0] => Decoder2.IN2
i_mode[0] => Decoder6.IN2
i_mode[1] => Decoder0.IN1
i_mode[1] => Decoder1.IN1
i_mode[1] => Decoder2.IN1
i_mode[1] => Decoder3.IN1
i_mode[1] => Decoder4.IN1
i_mode[1] => Decoder5.IN1
i_mode[1] => Decoder6.IN1
i_mode[2] => Decoder0.IN0
i_mode[2] => Decoder1.IN0
i_mode[2] => Decoder2.IN0
i_mode[2] => Decoder3.IN0
i_mode[2] => Decoder4.IN0
i_mode[2] => Decoder5.IN0
i_mode[2] => Decoder6.IN0
i_mode[2] => bin_2[3].IN1
o_hex_0[0] <= o_hex_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[1] <= o_hex_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[2] <= o_hex_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[3] <= o_hex_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[4] <= o_hex_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[5] <= o_hex_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[6] <= o_hex_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[0] <= o_hex_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[1] <= o_hex_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[2] <= o_hex_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[3] <= o_hex_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[4] <= o_hex_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[5] <= o_hex_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[6] <= o_hex_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[0] <= o_hex_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[1] <= o_hex_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[2] <= o_hex_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[3] <= o_hex_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[4] <= o_hex_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[5] <= o_hex_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[6] <= o_hex_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit|CTR_sevenseg:SEG_UNIT|seven_seg_anode_common:HEX_1_unit
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit|CTR_step_phase:CTR_step_phase_unit|CTR_sevenseg:SEG_UNIT|seven_seg_anode_common:HEX_2_unit
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit
i_clk => i_clk.IN2
i_rst_n => i_rst_n.IN2
i_btn_0 => i_btn_0.IN1
i_btn_1 => i_btn_1.IN1
i_en => i_en.IN1
o_gain_wave[0] <= o_gain_wave[0].DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[1] <= o_gain_wave[1].DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[2] <= o_gain_wave[2].DB_MAX_OUTPUT_PORT_TYPE
o_gain_wave[3] <= o_gain_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[1] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[2] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[3] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[4] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[5] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_0[6] <= CTR_step_amp:CTR_step_amp_unit.o_hex_0
o_hex_1[0] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[1] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[2] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[3] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[4] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[5] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_1[6] <= CTR_step_amp:CTR_step_amp_unit.o_hex_1
o_hex_2[0] <= o_hex_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[1] <= o_hex_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[2] <= o_hex_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[3] <= o_hex_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[4] <= o_hex_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[5] <= o_hex_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[6] <= o_hex_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit|CTR_step_amp:CTR_step_amp_unit
i_clk => i_clk.IN1
i_rst_n => i_rst_n.IN1
i_btn => i_btn.IN1
i_en => w_en.IN1
o_step[0] <= o_step[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_step[1] <= o_step[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_step[2] <= o_step[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_step[3] <= o_step[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= o_hex_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[1] <= o_hex_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[2] <= o_hex_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[3] <= o_hex_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[4] <= o_hex_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[5] <= o_hex_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[6] <= o_hex_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[0] <= o_hex_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[1] <= o_hex_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[2] <= o_hex_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[3] <= o_hex_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[4] <= o_hex_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[5] <= o_hex_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[6] <= o_hex_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit|CTR_step_amp:CTR_step_amp_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit|seven_seg_anode_common:SEVEN_SEG_Unit
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit
i_clk => i_clk.IN2
i_rst_n => i_rst_n.IN2
i_en => i_en.IN1
i_btn_0 => i_btn_0.IN1
i_btn_1 => i_btn_1.IN1
o_phase_wave[0] <= o_phase_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[1] <= o_phase_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[2] <= o_phase_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[3] <= o_phase_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[4] <= o_phase_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[5] <= o_phase_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[6] <= o_phase_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[7] <= o_phase_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_phase_wave[8] <= o_phase_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[1] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[2] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[3] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[4] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[5] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_0[6] <= CTR_step_phase:CTR_step_phase_unit.o_hex_0
o_hex_1[0] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[1] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[2] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[3] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[4] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[5] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_1[6] <= CTR_step_phase:CTR_step_phase_unit.o_hex_1
o_hex_2[0] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[1] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[2] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[3] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[4] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[5] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2
o_hex_2[6] <= CTR_step_phase:CTR_step_phase_unit.o_hex_2


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit|CTR_step_phase:CTR_step_phase_unit
i_clk => i_clk.IN2
i_rst_n => i_rst_n.IN2
i_en => w_en.IN1
i_btn => i_btn.IN1
o_step[0] <= <VCC>
o_step[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_step[2] <= o_step.DB_MAX_OUTPUT_PORT_TYPE
o_step[3] <= o_step.DB_MAX_OUTPUT_PORT_TYPE
o_step[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_step[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_step[6] <= w_mode[0].DB_MAX_OUTPUT_PORT_TYPE
o_step[7] <= w_mode[0].DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[0] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[1] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[2] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[3] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[4] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[5] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_0[6] <= CTR_sevenseg:SEG_UNIT.o_hex_0
o_hex_1[0] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[1] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[2] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[3] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[4] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[5] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_1[6] <= CTR_sevenseg:SEG_UNIT.o_hex_1
o_hex_2[0] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[1] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[2] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[3] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[4] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[5] <= CTR_sevenseg:SEG_UNIT.o_hex_2
o_hex_2[6] <= CTR_sevenseg:SEG_UNIT.o_hex_2


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit|CTR_step_phase:CTR_step_phase_unit|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit|CTR_step_phase:CTR_step_phase_unit|CTR_sevenseg:SEG_UNIT
i_clk => o_hex_2[0]~reg0.CLK
i_clk => o_hex_2[1]~reg0.CLK
i_clk => o_hex_2[2]~reg0.CLK
i_clk => o_hex_2[3]~reg0.CLK
i_clk => o_hex_2[4]~reg0.CLK
i_clk => o_hex_2[5]~reg0.CLK
i_clk => o_hex_2[6]~reg0.CLK
i_clk => o_hex_1[0]~reg0.CLK
i_clk => o_hex_1[1]~reg0.CLK
i_clk => o_hex_1[2]~reg0.CLK
i_clk => o_hex_1[3]~reg0.CLK
i_clk => o_hex_1[4]~reg0.CLK
i_clk => o_hex_1[5]~reg0.CLK
i_clk => o_hex_1[6]~reg0.CLK
i_clk => o_hex_0[0]~reg0.CLK
i_clk => o_hex_0[1]~reg0.CLK
i_clk => o_hex_0[2]~reg0.CLK
i_clk => o_hex_0[3]~reg0.CLK
i_clk => o_hex_0[4]~reg0.CLK
i_clk => o_hex_0[5]~reg0.CLK
i_clk => o_hex_0[6]~reg0.CLK
i_rst_n => o_hex_2[0]~reg0.PRESET
i_rst_n => o_hex_2[1]~reg0.ACLR
i_rst_n => o_hex_2[2]~reg0.ACLR
i_rst_n => o_hex_2[3]~reg0.ACLR
i_rst_n => o_hex_2[4]~reg0.ACLR
i_rst_n => o_hex_2[5]~reg0.ACLR
i_rst_n => o_hex_2[6]~reg0.ACLR
i_rst_n => o_hex_1[0]~reg0.PRESET
i_rst_n => o_hex_1[1]~reg0.ACLR
i_rst_n => o_hex_1[2]~reg0.ACLR
i_rst_n => o_hex_1[3]~reg0.ACLR
i_rst_n => o_hex_1[4]~reg0.ACLR
i_rst_n => o_hex_1[5]~reg0.ACLR
i_rst_n => o_hex_1[6]~reg0.ACLR
i_rst_n => o_hex_0[0]~reg0.PRESET
i_rst_n => o_hex_0[1]~reg0.ACLR
i_rst_n => o_hex_0[2]~reg0.ACLR
i_rst_n => o_hex_0[3]~reg0.ACLR
i_rst_n => o_hex_0[4]~reg0.ACLR
i_rst_n => o_hex_0[5]~reg0.ACLR
i_rst_n => o_hex_0[6]~reg0.ACLR
i_start => o_hex_2[0]~reg0.ENA
i_start => o_hex_0[6]~reg0.ENA
i_start => o_hex_0[5]~reg0.ENA
i_start => o_hex_0[4]~reg0.ENA
i_start => o_hex_0[3]~reg0.ENA
i_start => o_hex_0[2]~reg0.ENA
i_start => o_hex_0[1]~reg0.ENA
i_start => o_hex_0[0]~reg0.ENA
i_start => o_hex_1[6]~reg0.ENA
i_start => o_hex_1[5]~reg0.ENA
i_start => o_hex_1[4]~reg0.ENA
i_start => o_hex_1[3]~reg0.ENA
i_start => o_hex_1[2]~reg0.ENA
i_start => o_hex_1[1]~reg0.ENA
i_start => o_hex_1[0]~reg0.ENA
i_start => o_hex_2[6]~reg0.ENA
i_start => o_hex_2[5]~reg0.ENA
i_start => o_hex_2[4]~reg0.ENA
i_start => o_hex_2[3]~reg0.ENA
i_start => o_hex_2[2]~reg0.ENA
i_start => o_hex_2[1]~reg0.ENA
i_mode[0] => Decoder0.IN2
i_mode[0] => Decoder2.IN2
i_mode[0] => Decoder6.IN2
i_mode[1] => Decoder0.IN1
i_mode[1] => Decoder1.IN1
i_mode[1] => Decoder2.IN1
i_mode[1] => Decoder3.IN1
i_mode[1] => Decoder4.IN1
i_mode[1] => Decoder5.IN1
i_mode[1] => Decoder6.IN1
i_mode[2] => Decoder0.IN0
i_mode[2] => Decoder1.IN0
i_mode[2] => Decoder2.IN0
i_mode[2] => Decoder3.IN0
i_mode[2] => Decoder4.IN0
i_mode[2] => Decoder5.IN0
i_mode[2] => Decoder6.IN0
i_mode[2] => bin_2[3].IN1
o_hex_0[0] <= o_hex_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[1] <= o_hex_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[2] <= o_hex_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[3] <= o_hex_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[4] <= o_hex_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[5] <= o_hex_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_0[6] <= o_hex_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[0] <= o_hex_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[1] <= o_hex_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[2] <= o_hex_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[3] <= o_hex_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[4] <= o_hex_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[5] <= o_hex_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_1[6] <= o_hex_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[0] <= o_hex_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[1] <= o_hex_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[2] <= o_hex_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[3] <= o_hex_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[4] <= o_hex_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[5] <= o_hex_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hex_2[6] <= o_hex_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit|CTR_step_phase:CTR_step_phase_unit|CTR_sevenseg:SEG_UNIT|seven_seg_anode_common:HEX_1_unit
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit|CTR_step_phase:CTR_step_phase_unit|CTR_sevenseg:SEG_UNIT|seven_seg_anode_common:HEX_2_unit
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|BTN_detect_edge:BTN_DE_unit_0
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|BTN_detect_edge:BTN_DE_unit
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|BTN_detect_edge:BTN_DE_unit_2
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Top_gen_wave:control_io|BTN_detect_edge:BTN_DE_unit_3
i_clk => o_signal~reg0.CLK
i_clk => w_p_signal.CLK
i_rst_n => o_signal~reg0.ACLR
i_rst_n => w_p_signal.ACLR
i_pos_edge => o_signal.OUTPUTSELECT
i_signal => o_signal.IN1
i_signal => w_p_signal.DATAIN
i_signal => o_signal.IN1
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen
i_clk => i_clk.IN6
i_rst_n => i_rst_n.IN3
i_samp_tick => i_samp_tick.IN3
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_add_noise => o_wave_out.OUTPUTSELECT
i_sel_wave[0] => Mux0.IN4
i_sel_wave[0] => Mux1.IN4
i_sel_wave[0] => Mux2.IN4
i_sel_wave[0] => Mux3.IN4
i_sel_wave[0] => Mux4.IN4
i_sel_wave[0] => Mux5.IN4
i_sel_wave[0] => Mux6.IN4
i_sel_wave[0] => Mux7.IN4
i_sel_wave[0] => Mux8.IN4
i_sel_wave[0] => Mux9.IN4
i_sel_wave[0] => Mux10.IN4
i_sel_wave[0] => Mux11.IN4
i_sel_wave[0] => Mux12.IN4
i_sel_wave[0] => Mux13.IN3
i_sel_wave[0] => Mux14.IN3
i_sel_wave[0] => Mux15.IN3
i_sel_wave[0] => Mux16.IN3
i_sel_wave[0] => Mux17.IN3
i_sel_wave[0] => Mux18.IN3
i_sel_wave[0] => Mux19.IN3
i_sel_wave[0] => Mux20.IN3
i_sel_wave[0] => Mux21.IN3
i_sel_wave[0] => Mux22.IN3
i_sel_wave[0] => Mux23.IN4
i_sel_wave[1] => Mux0.IN3
i_sel_wave[1] => Mux1.IN3
i_sel_wave[1] => Mux2.IN3
i_sel_wave[1] => Mux3.IN3
i_sel_wave[1] => Mux4.IN3
i_sel_wave[1] => Mux5.IN3
i_sel_wave[1] => Mux6.IN3
i_sel_wave[1] => Mux7.IN3
i_sel_wave[1] => Mux8.IN3
i_sel_wave[1] => Mux9.IN3
i_sel_wave[1] => Mux10.IN3
i_sel_wave[1] => Mux11.IN3
i_sel_wave[1] => Mux12.IN3
i_sel_wave[1] => Mux13.IN2
i_sel_wave[1] => Mux14.IN2
i_sel_wave[1] => Mux15.IN2
i_sel_wave[1] => Mux16.IN2
i_sel_wave[1] => Mux17.IN2
i_sel_wave[1] => Mux18.IN2
i_sel_wave[1] => Mux19.IN2
i_sel_wave[1] => Mux20.IN2
i_sel_wave[1] => Mux21.IN2
i_sel_wave[1] => Mux22.IN2
i_sel_wave[1] => Mux23.IN3
i_sel_wave[2] => Mux0.IN2
i_sel_wave[2] => Mux1.IN2
i_sel_wave[2] => Mux2.IN2
i_sel_wave[2] => Mux3.IN2
i_sel_wave[2] => Mux4.IN2
i_sel_wave[2] => Mux5.IN2
i_sel_wave[2] => Mux6.IN2
i_sel_wave[2] => Mux7.IN2
i_sel_wave[2] => Mux8.IN2
i_sel_wave[2] => Mux9.IN2
i_sel_wave[2] => Mux10.IN2
i_sel_wave[2] => Mux11.IN2
i_sel_wave[2] => Mux12.IN2
i_sel_wave[2] => Mux13.IN1
i_sel_wave[2] => Mux14.IN1
i_sel_wave[2] => Mux15.IN1
i_sel_wave[2] => Mux16.IN1
i_sel_wave[2] => Mux17.IN1
i_sel_wave[2] => Mux18.IN1
i_sel_wave[2] => Mux19.IN1
i_sel_wave[2] => Mux20.IN1
i_sel_wave[2] => Mux21.IN1
i_sel_wave[2] => Mux22.IN1
i_sel_wave[2] => Mux23.IN2
i_wave_phase_step[0] => i_wave_phase_step[0].IN1
i_wave_phase_step[1] => i_wave_phase_step[1].IN1
i_wave_phase_step[2] => i_wave_phase_step[2].IN1
i_wave_phase_step[3] => i_wave_phase_step[3].IN1
i_wave_phase_step[4] => i_wave_phase_step[4].IN1
i_wave_phase_step[5] => i_wave_phase_step[5].IN1
i_wave_phase_step[6] => i_wave_phase_step[6].IN1
i_wave_phase_step[7] => i_wave_phase_step[7].IN1
i_wave_phase_step[8] => i_wave_phase_step[8].IN1
i_wave_phase_step[9] => i_wave_phase_step[9].IN1
i_sel_duty_cycle[0] => i_sel_duty_cycle[0].IN1
i_sel_duty_cycle[1] => i_sel_duty_cycle[1].IN1
i_sel_duty_cycle[2] => i_sel_duty_cycle[2].IN1
i_gain_wave[0] => Mult0.IN3
i_gain_wave[1] => Mult0.IN2
i_gain_wave[2] => Mult0.IN1
i_gain_wave[3] => Mult0.IN0
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_lfsr_sin => noise_gain.OUTPUTSELECT
i_wave_sine_step[0] => i_wave_sine_step[0].IN1
i_wave_sine_step[1] => i_wave_sine_step[1].IN1
i_wave_sine_step[2] => i_wave_sine_step[2].IN1
i_wave_sine_step[3] => i_wave_sine_step[3].IN1
i_wave_sine_step[4] => i_wave_sine_step[4].IN1
i_wave_sine_step[5] => i_wave_sine_step[5].IN1
i_wave_sine_step[6] => i_wave_sine_step[6].IN1
i_wave_sine_step[7] => i_wave_sine_step[7].IN1
i_wave_sine_step[8] => i_wave_sine_step[8].IN1
i_wave_sine_step[9] => i_wave_sine_step[9].IN1
i_gain_noise[0] => Mult1.IN27
i_gain_noise[1] => Mult1.IN26
i_gain_noise[2] => Mult1.IN25
i_gain_noise[3] => Mult1.IN24
o_wave_out[0] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[1] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[2] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[3] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[4] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[5] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[6] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[7] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[8] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[9] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[10] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[11] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[12] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[13] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[14] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[15] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[16] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[17] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[18] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[19] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[20] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[21] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[22] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE
o_wave_out[23] <= o_wave_out.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|phase_accummulator:phase_acummulator_for_wave
i_clk => reg_count[0].CLK
i_clk => reg_count[1].CLK
i_clk => reg_count[2].CLK
i_clk => reg_count[3].CLK
i_clk => reg_count[4].CLK
i_clk => reg_count[5].CLK
i_clk => reg_count[6].CLK
i_clk => reg_count[7].CLK
i_clk => reg_count[8].CLK
i_clk => reg_count[9].CLK
i_rst_n => reg_count[0].ACLR
i_rst_n => reg_count[1].ACLR
i_rst_n => reg_count[2].ACLR
i_rst_n => reg_count[3].ACLR
i_rst_n => reg_count[4].ACLR
i_rst_n => reg_count[5].ACLR
i_rst_n => reg_count[6].ACLR
i_rst_n => reg_count[7].ACLR
i_rst_n => reg_count[8].ACLR
i_rst_n => reg_count[9].ACLR
i_tick => reg_count[0].ENA
i_tick => reg_count[9].ENA
i_tick => reg_count[8].ENA
i_tick => reg_count[7].ENA
i_tick => reg_count[6].ENA
i_tick => reg_count[5].ENA
i_tick => reg_count[4].ENA
i_tick => reg_count[3].ENA
i_tick => reg_count[2].ENA
i_tick => reg_count[1].ENA
i_count_value[0] => Add0.IN10
i_count_value[1] => Add0.IN9
i_count_value[2] => Add0.IN8
i_count_value[3] => Add0.IN7
i_count_value[4] => Add0.IN6
i_count_value[5] => Add0.IN5
i_count_value[6] => Add0.IN4
i_count_value[7] => Add0.IN3
i_count_value[8] => Add0.IN2
i_count_value[9] => Add0.IN1
o_phase_count[0] <= reg_count[0].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[1] <= reg_count[1].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[2] <= reg_count[2].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[3] <= reg_count[3].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[4] <= reg_count[4].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[5] <= reg_count[5].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[6] <= reg_count[6].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[7] <= reg_count[7].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[8] <= reg_count[8].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[9] <= reg_count[9].DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine
i_clk => i_clk.IN1
i_phase_count[0] => phase_count.DATAA
i_phase_count[0] => adder_flex_no_carry:mirror_sine.i_b[0]
i_phase_count[1] => phase_count.DATAA
i_phase_count[1] => adder_flex_no_carry:mirror_sine.i_b[1]
i_phase_count[2] => phase_count.DATAA
i_phase_count[2] => adder_flex_no_carry:mirror_sine.i_b[2]
i_phase_count[3] => phase_count.DATAA
i_phase_count[3] => adder_flex_no_carry:mirror_sine.i_b[3]
i_phase_count[4] => phase_count.DATAA
i_phase_count[4] => adder_flex_no_carry:mirror_sine.i_b[4]
i_phase_count[5] => phase_count.DATAA
i_phase_count[5] => adder_flex_no_carry:mirror_sine.i_b[5]
i_phase_count[6] => phase_count.DATAA
i_phase_count[6] => adder_flex_no_carry:mirror_sine.i_b[6]
i_phase_count[7] => phase_count.DATAA
i_phase_count[7] => adder_flex_no_carry:mirror_sine.i_b[7]
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[9] => two_compiment_for_sine[0].IN1
o_sine_wave[0] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[1] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[2] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[3] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[4] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[5] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[6] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[7] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[8] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[9] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[10] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[11] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[12] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[13] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[14] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[15] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[16] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[17] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[18] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[19] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[20] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[21] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[22] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[23] <= adder_flex_no_carry:two_compiment.o_s


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:mirror_sine
i_a[0] => i_a[0].IN1
i_a[1] => i_a[1].IN1
i_a[2] => i_a[2].IN1
i_a[3] => i_a[3].IN1
i_a[4] => i_a[4].IN1
i_a[5] => i_a[5].IN1
i_a[6] => i_a[6].IN1
i_a[7] => i_a[7].IN1
i_b[0] => i_b[0].IN1
i_b[1] => i_b[1].IN1
i_b[2] => i_b[2].IN1
i_b[3] => i_b[3].IN1
i_b[4] => i_b[4].IN1
i_b[5] => i_b[5].IN1
i_b[6] => i_b[6].IN1
i_b[7] => i_b[7].IN1
i_cin => carry[0].IN1
o_s[0] <= cla_4:gen_loop[0].add4.s
o_s[1] <= cla_4:gen_loop[0].add4.s
o_s[2] <= cla_4:gen_loop[0].add4.s
o_s[3] <= cla_4:gen_loop[0].add4.s
o_s[4] <= cla_4_n:add.s
o_s[5] <= cla_4_n:add.s
o_s[6] <= cla_4_n:add.s
o_s[7] <= cla_4_n:add.s


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:mirror_sine|cla_4:gen_loop[0].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:mirror_sine|cla_4_n:add
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment
i_a[0] => i_a[0].IN1
i_a[1] => i_a[1].IN1
i_a[2] => i_a[2].IN1
i_a[3] => i_a[3].IN1
i_a[4] => i_a[4].IN1
i_a[5] => i_a[5].IN1
i_a[6] => i_a[6].IN1
i_a[7] => i_a[7].IN1
i_a[8] => i_a[8].IN1
i_a[9] => i_a[9].IN1
i_a[10] => i_a[10].IN1
i_a[11] => i_a[11].IN1
i_a[12] => i_a[12].IN1
i_a[13] => i_a[13].IN1
i_a[14] => i_a[14].IN1
i_a[15] => i_a[15].IN1
i_a[16] => i_a[16].IN1
i_a[17] => i_a[17].IN1
i_a[18] => i_a[18].IN1
i_a[19] => i_a[19].IN1
i_a[20] => i_a[20].IN1
i_a[21] => i_a[21].IN1
i_a[22] => i_a[22].IN1
i_a[23] => i_a[23].IN1
i_b[0] => i_b[0].IN1
i_b[1] => i_b[1].IN1
i_b[2] => i_b[2].IN1
i_b[3] => i_b[3].IN1
i_b[4] => i_b[4].IN1
i_b[5] => i_b[5].IN1
i_b[6] => i_b[6].IN1
i_b[7] => i_b[7].IN1
i_b[8] => i_b[8].IN1
i_b[9] => i_b[9].IN1
i_b[10] => i_b[10].IN1
i_b[11] => i_b[11].IN1
i_b[12] => i_b[12].IN1
i_b[13] => i_b[13].IN1
i_b[14] => i_b[14].IN1
i_b[15] => i_b[15].IN1
i_b[16] => i_b[16].IN1
i_b[17] => i_b[17].IN1
i_b[18] => i_b[18].IN1
i_b[19] => i_b[19].IN1
i_b[20] => i_b[20].IN1
i_b[21] => i_b[21].IN1
i_b[22] => i_b[22].IN1
i_b[23] => i_b[23].IN1
i_cin => carry[0].IN1
o_s[0] <= cla_4:gen_loop[0].add4.s
o_s[1] <= cla_4:gen_loop[0].add4.s
o_s[2] <= cla_4:gen_loop[0].add4.s
o_s[3] <= cla_4:gen_loop[0].add4.s
o_s[4] <= cla_4:gen_loop[1].add4.s
o_s[5] <= cla_4:gen_loop[1].add4.s
o_s[6] <= cla_4:gen_loop[1].add4.s
o_s[7] <= cla_4:gen_loop[1].add4.s
o_s[8] <= cla_4:gen_loop[2].add4.s
o_s[9] <= cla_4:gen_loop[2].add4.s
o_s[10] <= cla_4:gen_loop[2].add4.s
o_s[11] <= cla_4:gen_loop[2].add4.s
o_s[12] <= cla_4:gen_loop[3].add4.s
o_s[13] <= cla_4:gen_loop[3].add4.s
o_s[14] <= cla_4:gen_loop[3].add4.s
o_s[15] <= cla_4:gen_loop[3].add4.s
o_s[16] <= cla_4:gen_loop[4].add4.s
o_s[17] <= cla_4:gen_loop[4].add4.s
o_s[18] <= cla_4:gen_loop[4].add4.s
o_s[19] <= cla_4:gen_loop[4].add4.s
o_s[20] <= cla_4_n:add.s
o_s[21] <= cla_4_n:add.s
o_s[22] <= cla_4_n:add.s
o_s[23] <= cla_4_n:add.s


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment|cla_4:gen_loop[0].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment|cla_4:gen_loop[1].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment|cla_4:gen_loop[2].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment|cla_4:gen_loop[3].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment|cla_4:gen_loop[4].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|adder_flex_no_carry:two_compiment|cla_4_n:add
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine|single_port_ram:sine_rom
i_clk => ram.we_a.CLK
i_clk => ram.waddr_a[7].CLK
i_clk => ram.waddr_a[6].CLK
i_clk => ram.waddr_a[5].CLK
i_clk => ram.waddr_a[4].CLK
i_clk => ram.waddr_a[3].CLK
i_clk => ram.waddr_a[2].CLK
i_clk => ram.waddr_a[1].CLK
i_clk => ram.waddr_a[0].CLK
i_clk => ram.data_a[23].CLK
i_clk => ram.data_a[22].CLK
i_clk => ram.data_a[21].CLK
i_clk => ram.data_a[20].CLK
i_clk => ram.data_a[19].CLK
i_clk => ram.data_a[18].CLK
i_clk => ram.data_a[17].CLK
i_clk => ram.data_a[16].CLK
i_clk => ram.data_a[15].CLK
i_clk => ram.data_a[14].CLK
i_clk => ram.data_a[13].CLK
i_clk => ram.data_a[12].CLK
i_clk => ram.data_a[11].CLK
i_clk => ram.data_a[10].CLK
i_clk => ram.data_a[9].CLK
i_clk => ram.data_a[8].CLK
i_clk => ram.data_a[7].CLK
i_clk => ram.data_a[6].CLK
i_clk => ram.data_a[5].CLK
i_clk => ram.data_a[4].CLK
i_clk => ram.data_a[3].CLK
i_clk => ram.data_a[2].CLK
i_clk => ram.data_a[1].CLK
i_clk => ram.data_a[0].CLK
i_clk => addr_reg[0].CLK
i_clk => addr_reg[1].CLK
i_clk => addr_reg[2].CLK
i_clk => addr_reg[3].CLK
i_clk => addr_reg[4].CLK
i_clk => addr_reg[5].CLK
i_clk => addr_reg[6].CLK
i_clk => addr_reg[7].CLK
i_clk => ram.CLK0
i_wren => ram.we_a.DATAIN
i_wren => ram.WE
i_addr[0] => ram.waddr_a[0].DATAIN
i_addr[0] => addr_reg[0].DATAIN
i_addr[0] => ram.WADDR
i_addr[1] => ram.waddr_a[1].DATAIN
i_addr[1] => addr_reg[1].DATAIN
i_addr[1] => ram.WADDR1
i_addr[2] => ram.waddr_a[2].DATAIN
i_addr[2] => addr_reg[2].DATAIN
i_addr[2] => ram.WADDR2
i_addr[3] => ram.waddr_a[3].DATAIN
i_addr[3] => addr_reg[3].DATAIN
i_addr[3] => ram.WADDR3
i_addr[4] => ram.waddr_a[4].DATAIN
i_addr[4] => addr_reg[4].DATAIN
i_addr[4] => ram.WADDR4
i_addr[5] => ram.waddr_a[5].DATAIN
i_addr[5] => addr_reg[5].DATAIN
i_addr[5] => ram.WADDR5
i_addr[6] => ram.waddr_a[6].DATAIN
i_addr[6] => addr_reg[6].DATAIN
i_addr[6] => ram.WADDR6
i_addr[7] => ram.waddr_a[7].DATAIN
i_addr[7] => addr_reg[7].DATAIN
i_addr[7] => ram.WADDR7
i_st_data[0] => ram.data_a[0].DATAIN
i_st_data[0] => ram.DATAIN
i_st_data[1] => ram.data_a[1].DATAIN
i_st_data[1] => ram.DATAIN1
i_st_data[2] => ram.data_a[2].DATAIN
i_st_data[2] => ram.DATAIN2
i_st_data[3] => ram.data_a[3].DATAIN
i_st_data[3] => ram.DATAIN3
i_st_data[4] => ram.data_a[4].DATAIN
i_st_data[4] => ram.DATAIN4
i_st_data[5] => ram.data_a[5].DATAIN
i_st_data[5] => ram.DATAIN5
i_st_data[6] => ram.data_a[6].DATAIN
i_st_data[6] => ram.DATAIN6
i_st_data[7] => ram.data_a[7].DATAIN
i_st_data[7] => ram.DATAIN7
i_st_data[8] => ram.data_a[8].DATAIN
i_st_data[8] => ram.DATAIN8
i_st_data[9] => ram.data_a[9].DATAIN
i_st_data[9] => ram.DATAIN9
i_st_data[10] => ram.data_a[10].DATAIN
i_st_data[10] => ram.DATAIN10
i_st_data[11] => ram.data_a[11].DATAIN
i_st_data[11] => ram.DATAIN11
i_st_data[12] => ram.data_a[12].DATAIN
i_st_data[12] => ram.DATAIN12
i_st_data[13] => ram.data_a[13].DATAIN
i_st_data[13] => ram.DATAIN13
i_st_data[14] => ram.data_a[14].DATAIN
i_st_data[14] => ram.DATAIN14
i_st_data[15] => ram.data_a[15].DATAIN
i_st_data[15] => ram.DATAIN15
i_st_data[16] => ram.data_a[16].DATAIN
i_st_data[16] => ram.DATAIN16
i_st_data[17] => ram.data_a[17].DATAIN
i_st_data[17] => ram.DATAIN17
i_st_data[18] => ram.data_a[18].DATAIN
i_st_data[18] => ram.DATAIN18
i_st_data[19] => ram.data_a[19].DATAIN
i_st_data[19] => ram.DATAIN19
i_st_data[20] => ram.data_a[20].DATAIN
i_st_data[20] => ram.DATAIN20
i_st_data[21] => ram.data_a[21].DATAIN
i_st_data[21] => ram.DATAIN21
i_st_data[22] => ram.data_a[22].DATAIN
i_st_data[22] => ram.DATAIN22
i_st_data[23] => ram.data_a[23].DATAIN
i_st_data[23] => ram.DATAIN23
o_ld_data[0] <= ram.DATAOUT
o_ld_data[1] <= ram.DATAOUT1
o_ld_data[2] <= ram.DATAOUT2
o_ld_data[3] <= ram.DATAOUT3
o_ld_data[4] <= ram.DATAOUT4
o_ld_data[5] <= ram.DATAOUT5
o_ld_data[6] <= ram.DATAOUT6
o_ld_data[7] <= ram.DATAOUT7
o_ld_data[8] <= ram.DATAOUT8
o_ld_data[9] <= ram.DATAOUT9
o_ld_data[10] <= ram.DATAOUT10
o_ld_data[11] <= ram.DATAOUT11
o_ld_data[12] <= ram.DATAOUT12
o_ld_data[13] <= ram.DATAOUT13
o_ld_data[14] <= ram.DATAOUT14
o_ld_data[15] <= ram.DATAOUT15
o_ld_data[16] <= ram.DATAOUT16
o_ld_data[17] <= ram.DATAOUT17
o_ld_data[18] <= ram.DATAOUT18
o_ld_data[19] <= ram.DATAOUT19
o_ld_data[20] <= ram.DATAOUT20
o_ld_data[21] <= ram.DATAOUT21
o_ld_data[22] <= ram.DATAOUT22
o_ld_data[23] <= ram.DATAOUT23


|top_module|wave_gen:wave_gen|wave_triangle:triangle
i_phase_count[0] => triangle_val.DATAA
i_phase_count[0] => adder_flex_no_carry:mirror_sawtooth.i_b[0]
i_phase_count[1] => triangle_val.DATAA
i_phase_count[1] => adder_flex_no_carry:mirror_sawtooth.i_b[1]
i_phase_count[2] => triangle_val.DATAA
i_phase_count[2] => adder_flex_no_carry:mirror_sawtooth.i_b[2]
i_phase_count[3] => triangle_val.DATAA
i_phase_count[3] => adder_flex_no_carry:mirror_sawtooth.i_b[3]
i_phase_count[4] => triangle_val.DATAA
i_phase_count[4] => adder_flex_no_carry:mirror_sawtooth.i_b[4]
i_phase_count[5] => triangle_val.DATAA
i_phase_count[5] => adder_flex_no_carry:mirror_sawtooth.i_b[5]
i_phase_count[6] => triangle_val.DATAA
i_phase_count[6] => adder_flex_no_carry:mirror_sawtooth.i_b[6]
i_phase_count[7] => triangle_val.DATAA
i_phase_count[7] => adder_flex_no_carry:mirror_sawtooth.i_b[7]
i_phase_count[8] => triangle_val.DATAA
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
i_phase_count[9] => triangle_val.OUTPUTSELECT
o_triangle_wave[0] <= <GND>
o_triangle_wave[1] <= <GND>
o_triangle_wave[2] <= <GND>
o_triangle_wave[3] <= <GND>
o_triangle_wave[4] <= <GND>
o_triangle_wave[5] <= <GND>
o_triangle_wave[6] <= <GND>
o_triangle_wave[7] <= <GND>
o_triangle_wave[8] <= <GND>
o_triangle_wave[9] <= <GND>
o_triangle_wave[10] <= <GND>
o_triangle_wave[11] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[12] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[13] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[14] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[15] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[16] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[17] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[18] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[19] <= triangle_val.DB_MAX_OUTPUT_PORT_TYPE
o_triangle_wave[20] <= <GND>
o_triangle_wave[21] <= <GND>
o_triangle_wave[22] <= <GND>
o_triangle_wave[23] <= <GND>


|top_module|wave_gen:wave_gen|wave_triangle:triangle|adder_flex_no_carry:mirror_sawtooth
i_a[0] => i_a[0].IN1
i_a[1] => i_a[1].IN1
i_a[2] => i_a[2].IN1
i_a[3] => i_a[3].IN1
i_a[4] => i_a[4].IN1
i_a[5] => i_a[5].IN1
i_a[6] => i_a[6].IN1
i_a[7] => i_a[7].IN1
i_a[8] => i_a[8].IN1
i_b[0] => i_b[0].IN1
i_b[1] => i_b[1].IN1
i_b[2] => i_b[2].IN1
i_b[3] => i_b[3].IN1
i_b[4] => i_b[4].IN1
i_b[5] => i_b[5].IN1
i_b[6] => i_b[6].IN1
i_b[7] => i_b[7].IN1
i_b[8] => i_b[8].IN1
i_cin => carry[0].IN1
o_s[0] <= cla_4:gen_loop[0].add4.s
o_s[1] <= cla_4:gen_loop[0].add4.s
o_s[2] <= cla_4:gen_loop[0].add4.s
o_s[3] <= cla_4:gen_loop[0].add4.s
o_s[4] <= cla_4:gen_loop[1].add4.s
o_s[5] <= cla_4:gen_loop[1].add4.s
o_s[6] <= cla_4:gen_loop[1].add4.s
o_s[7] <= cla_4:gen_loop[1].add4.s
o_s[8] <= fa_1:add.s


|top_module|wave_gen:wave_gen|wave_triangle:triangle|adder_flex_no_carry:mirror_sawtooth|cla_4:gen_loop[0].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_triangle:triangle|adder_flex_no_carry:mirror_sawtooth|cla_4:gen_loop[1].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_triangle:triangle|adder_flex_no_carry:mirror_sawtooth|fa_1:add
a => p.IN0
b => p.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_square:square
i_phase_count[0] => i_phase_count[0].IN3
i_phase_count[1] => i_phase_count[1].IN3
i_phase_count[2] => i_phase_count[2].IN3
i_phase_count[3] => i_phase_count[3].IN3
i_phase_count[4] => i_phase_count[4].IN3
i_phase_count[5] => i_phase_count[5].IN3
i_phase_count[6] => i_phase_count[6].IN3
i_phase_count[7] => i_phase_count[7].IN3
i_phase_count[8] => i_phase_count[8].IN3
i_phase_count[9] => i_phase_count[9].IN3
i_sel_duty_cycle[0] => Mux0.IN3
i_sel_duty_cycle[1] => Mux0.IN2
i_sel_duty_cycle[2] => Mux0.IN1
o_square_wave[0] <= <GND>
o_square_wave[1] <= <GND>
o_square_wave[2] <= <GND>
o_square_wave[3] <= <GND>
o_square_wave[4] <= <GND>
o_square_wave[5] <= <GND>
o_square_wave[6] <= <GND>
o_square_wave[7] <= <GND>
o_square_wave[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[10] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[16] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[18] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[19] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_square_wave[20] <= <GND>
o_square_wave[21] <= <GND>
o_square_wave[22] <= <GND>
o_square_wave[23] <= <GND>


|top_module|wave_gen:wave_gen|wave_square:square|compare_great_than:duty_90_t
i_a[0] => and_result[0].IN0
i_a[1] => xnor_result[1].IN0
i_a[1] => and_result[1].IN0
i_a[2] => xnor_result[2].IN0
i_a[2] => and_result[2].IN0
i_a[3] => xnor_result[3].IN0
i_a[3] => and_result[3].IN0
i_a[4] => xnor_result[4].IN0
i_a[4] => and_result[4].IN0
i_a[5] => xnor_result[5].IN0
i_a[5] => and_result[5].IN0
i_a[6] => xnor_result[6].IN0
i_a[6] => and_result[6].IN0
i_a[7] => xnor_result[7].IN0
i_a[7] => and_result[7].IN0
i_a[8] => xnor_result[8].IN0
i_a[8] => and_result[8].IN0
i_a[9] => xnor_result[9].IN0
i_a[9] => and_result[9].IN0
i_b[0] => and_result[0].IN1
i_b[1] => xnor_result[1].IN1
i_b[1] => and_result[1].IN1
i_b[2] => xnor_result[2].IN1
i_b[2] => and_result[2].IN1
i_b[3] => xnor_result[3].IN1
i_b[3] => and_result[3].IN1
i_b[4] => xnor_result[4].IN1
i_b[4] => and_result[4].IN1
i_b[5] => xnor_result[5].IN1
i_b[5] => and_result[5].IN1
i_b[6] => xnor_result[6].IN1
i_b[6] => and_result[6].IN1
i_b[7] => xnor_result[7].IN1
i_b[7] => and_result[7].IN1
i_b[8] => xnor_result[8].IN1
i_b[8] => and_result[8].IN1
i_b[9] => xnor_result[9].IN1
i_b[9] => and_result[9].IN1
o_gt <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_square:square|compare_great_than:duty_80_t
i_a[0] => and_result[0].IN0
i_a[1] => xnor_result[1].IN0
i_a[1] => and_result[1].IN0
i_a[2] => xnor_result[2].IN0
i_a[2] => and_result[2].IN0
i_a[3] => xnor_result[3].IN0
i_a[3] => and_result[3].IN0
i_a[4] => xnor_result[4].IN0
i_a[4] => and_result[4].IN0
i_a[5] => xnor_result[5].IN0
i_a[5] => and_result[5].IN0
i_a[6] => xnor_result[6].IN0
i_a[6] => and_result[6].IN0
i_a[7] => xnor_result[7].IN0
i_a[7] => and_result[7].IN0
i_a[8] => xnor_result[8].IN0
i_a[8] => and_result[8].IN0
i_a[9] => xnor_result[9].IN0
i_a[9] => and_result[9].IN0
i_b[0] => and_result[0].IN1
i_b[1] => xnor_result[1].IN1
i_b[1] => and_result[1].IN1
i_b[2] => xnor_result[2].IN1
i_b[2] => and_result[2].IN1
i_b[3] => xnor_result[3].IN1
i_b[3] => and_result[3].IN1
i_b[4] => xnor_result[4].IN1
i_b[4] => and_result[4].IN1
i_b[5] => xnor_result[5].IN1
i_b[5] => and_result[5].IN1
i_b[6] => xnor_result[6].IN1
i_b[6] => and_result[6].IN1
i_b[7] => xnor_result[7].IN1
i_b[7] => and_result[7].IN1
i_b[8] => xnor_result[8].IN1
i_b[8] => and_result[8].IN1
i_b[9] => xnor_result[9].IN1
i_b[9] => and_result[9].IN1
o_gt <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_square:square|compare_great_than:duty_66_t
i_a[0] => and_result[0].IN0
i_a[1] => xnor_result[1].IN0
i_a[1] => and_result[1].IN0
i_a[2] => xnor_result[2].IN0
i_a[2] => and_result[2].IN0
i_a[3] => xnor_result[3].IN0
i_a[3] => and_result[3].IN0
i_a[4] => xnor_result[4].IN0
i_a[4] => and_result[4].IN0
i_a[5] => xnor_result[5].IN0
i_a[5] => and_result[5].IN0
i_a[6] => xnor_result[6].IN0
i_a[6] => and_result[6].IN0
i_a[7] => xnor_result[7].IN0
i_a[7] => and_result[7].IN0
i_a[8] => xnor_result[8].IN0
i_a[8] => and_result[8].IN0
i_a[9] => xnor_result[9].IN0
i_a[9] => and_result[9].IN0
i_b[0] => and_result[0].IN1
i_b[1] => xnor_result[1].IN1
i_b[1] => and_result[1].IN1
i_b[2] => xnor_result[2].IN1
i_b[2] => and_result[2].IN1
i_b[3] => xnor_result[3].IN1
i_b[3] => and_result[3].IN1
i_b[4] => xnor_result[4].IN1
i_b[4] => and_result[4].IN1
i_b[5] => xnor_result[5].IN1
i_b[5] => and_result[5].IN1
i_b[6] => xnor_result[6].IN1
i_b[6] => and_result[6].IN1
i_b[7] => xnor_result[7].IN1
i_b[7] => and_result[7].IN1
i_b[8] => xnor_result[8].IN1
i_b[8] => and_result[8].IN1
i_b[9] => xnor_result[9].IN1
i_b[9] => and_result[9].IN1
o_gt <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_ecg:ecg
i_clk => i_clk.IN1
i_phase_count[0] => i_phase_count[0].IN1
i_phase_count[1] => i_phase_count[1].IN1
i_phase_count[2] => i_phase_count[2].IN1
i_phase_count[3] => i_phase_count[3].IN1
i_phase_count[4] => i_phase_count[4].IN1
i_phase_count[5] => i_phase_count[5].IN1
i_phase_count[6] => i_phase_count[6].IN1
i_phase_count[7] => i_phase_count[7].IN1
i_phase_count[8] => i_phase_count[8].IN1
i_phase_count[9] => i_phase_count[9].IN1
o_ecg_wave[0] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[1] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[2] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[3] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[4] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[5] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[6] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[7] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[8] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[9] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[10] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[11] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[12] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[13] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[14] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[15] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[16] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[17] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[18] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[19] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[20] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[21] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[22] <= single_port_ram:ecg_rom.o_ld_data
o_ecg_wave[23] <= single_port_ram:ecg_rom.o_ld_data


|top_module|wave_gen:wave_gen|wave_ecg:ecg|single_port_ram:ecg_rom
i_clk => ram.we_a.CLK
i_clk => ram.waddr_a[9].CLK
i_clk => ram.waddr_a[8].CLK
i_clk => ram.waddr_a[7].CLK
i_clk => ram.waddr_a[6].CLK
i_clk => ram.waddr_a[5].CLK
i_clk => ram.waddr_a[4].CLK
i_clk => ram.waddr_a[3].CLK
i_clk => ram.waddr_a[2].CLK
i_clk => ram.waddr_a[1].CLK
i_clk => ram.waddr_a[0].CLK
i_clk => ram.data_a[23].CLK
i_clk => ram.data_a[22].CLK
i_clk => ram.data_a[21].CLK
i_clk => ram.data_a[20].CLK
i_clk => ram.data_a[19].CLK
i_clk => ram.data_a[18].CLK
i_clk => ram.data_a[17].CLK
i_clk => ram.data_a[16].CLK
i_clk => ram.data_a[15].CLK
i_clk => ram.data_a[14].CLK
i_clk => ram.data_a[13].CLK
i_clk => ram.data_a[12].CLK
i_clk => ram.data_a[11].CLK
i_clk => ram.data_a[10].CLK
i_clk => ram.data_a[9].CLK
i_clk => ram.data_a[8].CLK
i_clk => ram.data_a[7].CLK
i_clk => ram.data_a[6].CLK
i_clk => ram.data_a[5].CLK
i_clk => ram.data_a[4].CLK
i_clk => ram.data_a[3].CLK
i_clk => ram.data_a[2].CLK
i_clk => ram.data_a[1].CLK
i_clk => ram.data_a[0].CLK
i_clk => addr_reg[0].CLK
i_clk => addr_reg[1].CLK
i_clk => addr_reg[2].CLK
i_clk => addr_reg[3].CLK
i_clk => addr_reg[4].CLK
i_clk => addr_reg[5].CLK
i_clk => addr_reg[6].CLK
i_clk => addr_reg[7].CLK
i_clk => addr_reg[8].CLK
i_clk => addr_reg[9].CLK
i_clk => ram.CLK0
i_wren => ram.we_a.DATAIN
i_wren => ram.WE
i_addr[0] => ram.waddr_a[0].DATAIN
i_addr[0] => addr_reg[0].DATAIN
i_addr[0] => ram.WADDR
i_addr[1] => ram.waddr_a[1].DATAIN
i_addr[1] => addr_reg[1].DATAIN
i_addr[1] => ram.WADDR1
i_addr[2] => ram.waddr_a[2].DATAIN
i_addr[2] => addr_reg[2].DATAIN
i_addr[2] => ram.WADDR2
i_addr[3] => ram.waddr_a[3].DATAIN
i_addr[3] => addr_reg[3].DATAIN
i_addr[3] => ram.WADDR3
i_addr[4] => ram.waddr_a[4].DATAIN
i_addr[4] => addr_reg[4].DATAIN
i_addr[4] => ram.WADDR4
i_addr[5] => ram.waddr_a[5].DATAIN
i_addr[5] => addr_reg[5].DATAIN
i_addr[5] => ram.WADDR5
i_addr[6] => ram.waddr_a[6].DATAIN
i_addr[6] => addr_reg[6].DATAIN
i_addr[6] => ram.WADDR6
i_addr[7] => ram.waddr_a[7].DATAIN
i_addr[7] => addr_reg[7].DATAIN
i_addr[7] => ram.WADDR7
i_addr[8] => ram.waddr_a[8].DATAIN
i_addr[8] => addr_reg[8].DATAIN
i_addr[8] => ram.WADDR8
i_addr[9] => ram.waddr_a[9].DATAIN
i_addr[9] => addr_reg[9].DATAIN
i_addr[9] => ram.WADDR9
i_st_data[0] => ram.data_a[0].DATAIN
i_st_data[0] => ram.DATAIN
i_st_data[1] => ram.data_a[1].DATAIN
i_st_data[1] => ram.DATAIN1
i_st_data[2] => ram.data_a[2].DATAIN
i_st_data[2] => ram.DATAIN2
i_st_data[3] => ram.data_a[3].DATAIN
i_st_data[3] => ram.DATAIN3
i_st_data[4] => ram.data_a[4].DATAIN
i_st_data[4] => ram.DATAIN4
i_st_data[5] => ram.data_a[5].DATAIN
i_st_data[5] => ram.DATAIN5
i_st_data[6] => ram.data_a[6].DATAIN
i_st_data[6] => ram.DATAIN6
i_st_data[7] => ram.data_a[7].DATAIN
i_st_data[7] => ram.DATAIN7
i_st_data[8] => ram.data_a[8].DATAIN
i_st_data[8] => ram.DATAIN8
i_st_data[9] => ram.data_a[9].DATAIN
i_st_data[9] => ram.DATAIN9
i_st_data[10] => ram.data_a[10].DATAIN
i_st_data[10] => ram.DATAIN10
i_st_data[11] => ram.data_a[11].DATAIN
i_st_data[11] => ram.DATAIN11
i_st_data[12] => ram.data_a[12].DATAIN
i_st_data[12] => ram.DATAIN12
i_st_data[13] => ram.data_a[13].DATAIN
i_st_data[13] => ram.DATAIN13
i_st_data[14] => ram.data_a[14].DATAIN
i_st_data[14] => ram.DATAIN14
i_st_data[15] => ram.data_a[15].DATAIN
i_st_data[15] => ram.DATAIN15
i_st_data[16] => ram.data_a[16].DATAIN
i_st_data[16] => ram.DATAIN16
i_st_data[17] => ram.data_a[17].DATAIN
i_st_data[17] => ram.DATAIN17
i_st_data[18] => ram.data_a[18].DATAIN
i_st_data[18] => ram.DATAIN18
i_st_data[19] => ram.data_a[19].DATAIN
i_st_data[19] => ram.DATAIN19
i_st_data[20] => ram.data_a[20].DATAIN
i_st_data[20] => ram.DATAIN20
i_st_data[21] => ram.data_a[21].DATAIN
i_st_data[21] => ram.DATAIN21
i_st_data[22] => ram.data_a[22].DATAIN
i_st_data[22] => ram.DATAIN22
i_st_data[23] => ram.data_a[23].DATAIN
i_st_data[23] => ram.DATAIN23
o_ld_data[0] <= ram.DATAOUT
o_ld_data[1] <= ram.DATAOUT1
o_ld_data[2] <= ram.DATAOUT2
o_ld_data[3] <= ram.DATAOUT3
o_ld_data[4] <= ram.DATAOUT4
o_ld_data[5] <= ram.DATAOUT5
o_ld_data[6] <= ram.DATAOUT6
o_ld_data[7] <= ram.DATAOUT7
o_ld_data[8] <= ram.DATAOUT8
o_ld_data[9] <= ram.DATAOUT9
o_ld_data[10] <= ram.DATAOUT10
o_ld_data[11] <= ram.DATAOUT11
o_ld_data[12] <= ram.DATAOUT12
o_ld_data[13] <= ram.DATAOUT13
o_ld_data[14] <= ram.DATAOUT14
o_ld_data[15] <= ram.DATAOUT15
o_ld_data[16] <= ram.DATAOUT16
o_ld_data[17] <= ram.DATAOUT17
o_ld_data[18] <= ram.DATAOUT18
o_ld_data[19] <= ram.DATAOUT19
o_ld_data[20] <= ram.DATAOUT20
o_ld_data[21] <= ram.DATAOUT21
o_ld_data[22] <= ram.DATAOUT22
o_ld_data[23] <= ram.DATAOUT23


|top_module|wave_gen:wave_gen|lfsr:white_noise
i_clk => p_noise[0].CLK
i_clk => p_noise[1].CLK
i_clk => p_noise[2].CLK
i_clk => p_noise[3].CLK
i_clk => p_noise[4].CLK
i_clk => p_noise[5].CLK
i_clk => p_noise[6].CLK
i_clk => p_noise[7].CLK
i_clk => p_noise[8].CLK
i_clk => p_noise[9].CLK
i_clk => p_noise[10].CLK
i_clk => p_noise[11].CLK
i_clk => p_noise[12].CLK
i_clk => p_noise[13].CLK
i_clk => p_noise[14].CLK
i_clk => p_noise[15].CLK
i_clk => p_noise[16].CLK
i_clk => p_noise[17].CLK
i_clk => p_noise[18].CLK
i_clk => p_noise[19].CLK
i_clk => p_noise[20].CLK
i_clk => p_noise[21].CLK
i_clk => p_noise[22].CLK
i_clk => p_noise[23].CLK
i_rst_n => p_noise[0].PRESET
i_rst_n => p_noise[1].ACLR
i_rst_n => p_noise[2].ACLR
i_rst_n => p_noise[3].ACLR
i_rst_n => p_noise[4].ACLR
i_rst_n => p_noise[5].ACLR
i_rst_n => p_noise[6].ACLR
i_rst_n => p_noise[7].ACLR
i_rst_n => p_noise[8].ACLR
i_rst_n => p_noise[9].ACLR
i_rst_n => p_noise[10].ACLR
i_rst_n => p_noise[11].ACLR
i_rst_n => p_noise[12].ACLR
i_rst_n => p_noise[13].ACLR
i_rst_n => p_noise[14].ACLR
i_rst_n => p_noise[15].ACLR
i_rst_n => p_noise[16].ACLR
i_rst_n => p_noise[17].ACLR
i_rst_n => p_noise[18].ACLR
i_rst_n => p_noise[19].ACLR
i_rst_n => p_noise[20].ACLR
i_rst_n => p_noise[21].ACLR
i_rst_n => p_noise[22].ACLR
i_rst_n => p_noise[23].ACLR
i_en => p_noise[0].ENA
i_en => p_noise[23].ENA
i_en => p_noise[22].ENA
i_en => p_noise[21].ENA
i_en => p_noise[20].ENA
i_en => p_noise[19].ENA
i_en => p_noise[18].ENA
i_en => p_noise[17].ENA
i_en => p_noise[16].ENA
i_en => p_noise[15].ENA
i_en => p_noise[14].ENA
i_en => p_noise[13].ENA
i_en => p_noise[12].ENA
i_en => p_noise[11].ENA
i_en => p_noise[10].ENA
i_en => p_noise[9].ENA
i_en => p_noise[8].ENA
i_en => p_noise[7].ENA
i_en => p_noise[6].ENA
i_en => p_noise[5].ENA
i_en => p_noise[4].ENA
i_en => p_noise[3].ENA
i_en => p_noise[2].ENA
i_en => p_noise[1].ENA
o_noise[0] <= p_noise[0].DB_MAX_OUTPUT_PORT_TYPE
o_noise[1] <= p_noise[1].DB_MAX_OUTPUT_PORT_TYPE
o_noise[2] <= p_noise[2].DB_MAX_OUTPUT_PORT_TYPE
o_noise[3] <= p_noise[3].DB_MAX_OUTPUT_PORT_TYPE
o_noise[4] <= p_noise[4].DB_MAX_OUTPUT_PORT_TYPE
o_noise[5] <= p_noise[5].DB_MAX_OUTPUT_PORT_TYPE
o_noise[6] <= p_noise[6].DB_MAX_OUTPUT_PORT_TYPE
o_noise[7] <= p_noise[7].DB_MAX_OUTPUT_PORT_TYPE
o_noise[8] <= p_noise[8].DB_MAX_OUTPUT_PORT_TYPE
o_noise[9] <= p_noise[9].DB_MAX_OUTPUT_PORT_TYPE
o_noise[10] <= p_noise[10].DB_MAX_OUTPUT_PORT_TYPE
o_noise[11] <= p_noise[11].DB_MAX_OUTPUT_PORT_TYPE
o_noise[12] <= p_noise[12].DB_MAX_OUTPUT_PORT_TYPE
o_noise[13] <= p_noise[13].DB_MAX_OUTPUT_PORT_TYPE
o_noise[14] <= p_noise[14].DB_MAX_OUTPUT_PORT_TYPE
o_noise[15] <= p_noise[15].DB_MAX_OUTPUT_PORT_TYPE
o_noise[16] <= p_noise[16].DB_MAX_OUTPUT_PORT_TYPE
o_noise[17] <= p_noise[17].DB_MAX_OUTPUT_PORT_TYPE
o_noise[18] <= p_noise[18].DB_MAX_OUTPUT_PORT_TYPE
o_noise[19] <= p_noise[19].DB_MAX_OUTPUT_PORT_TYPE
o_noise[20] <= p_noise[20].DB_MAX_OUTPUT_PORT_TYPE
o_noise[21] <= p_noise[21].DB_MAX_OUTPUT_PORT_TYPE
o_noise[22] <= p_noise[22].DB_MAX_OUTPUT_PORT_TYPE
o_noise[23] <= p_noise[23].DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|phase_accummulator:phase_acummulator_for_sin_noise
i_clk => reg_count[0].CLK
i_clk => reg_count[1].CLK
i_clk => reg_count[2].CLK
i_clk => reg_count[3].CLK
i_clk => reg_count[4].CLK
i_clk => reg_count[5].CLK
i_clk => reg_count[6].CLK
i_clk => reg_count[7].CLK
i_clk => reg_count[8].CLK
i_clk => reg_count[9].CLK
i_rst_n => reg_count[0].ACLR
i_rst_n => reg_count[1].ACLR
i_rst_n => reg_count[2].ACLR
i_rst_n => reg_count[3].ACLR
i_rst_n => reg_count[4].ACLR
i_rst_n => reg_count[5].ACLR
i_rst_n => reg_count[6].ACLR
i_rst_n => reg_count[7].ACLR
i_rst_n => reg_count[8].ACLR
i_rst_n => reg_count[9].ACLR
i_tick => reg_count[0].ENA
i_tick => reg_count[9].ENA
i_tick => reg_count[8].ENA
i_tick => reg_count[7].ENA
i_tick => reg_count[6].ENA
i_tick => reg_count[5].ENA
i_tick => reg_count[4].ENA
i_tick => reg_count[3].ENA
i_tick => reg_count[2].ENA
i_tick => reg_count[1].ENA
i_count_value[0] => Add0.IN10
i_count_value[1] => Add0.IN9
i_count_value[2] => Add0.IN8
i_count_value[3] => Add0.IN7
i_count_value[4] => Add0.IN6
i_count_value[5] => Add0.IN5
i_count_value[6] => Add0.IN4
i_count_value[7] => Add0.IN3
i_count_value[8] => Add0.IN2
i_count_value[9] => Add0.IN1
o_phase_count[0] <= reg_count[0].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[1] <= reg_count[1].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[2] <= reg_count[2].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[3] <= reg_count[3].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[4] <= reg_count[4].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[5] <= reg_count[5].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[6] <= reg_count[6].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[7] <= reg_count[7].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[8] <= reg_count[8].DB_MAX_OUTPUT_PORT_TYPE
o_phase_count[9] <= reg_count[9].DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise
i_clk => i_clk.IN1
i_phase_count[0] => phase_count.DATAA
i_phase_count[0] => adder_flex_no_carry:mirror_sine.i_b[0]
i_phase_count[1] => phase_count.DATAA
i_phase_count[1] => adder_flex_no_carry:mirror_sine.i_b[1]
i_phase_count[2] => phase_count.DATAA
i_phase_count[2] => adder_flex_no_carry:mirror_sine.i_b[2]
i_phase_count[3] => phase_count.DATAA
i_phase_count[3] => adder_flex_no_carry:mirror_sine.i_b[3]
i_phase_count[4] => phase_count.DATAA
i_phase_count[4] => adder_flex_no_carry:mirror_sine.i_b[4]
i_phase_count[5] => phase_count.DATAA
i_phase_count[5] => adder_flex_no_carry:mirror_sine.i_b[5]
i_phase_count[6] => phase_count.DATAA
i_phase_count[6] => adder_flex_no_carry:mirror_sine.i_b[6]
i_phase_count[7] => phase_count.DATAA
i_phase_count[7] => adder_flex_no_carry:mirror_sine.i_b[7]
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[8] => phase_count.OUTPUTSELECT
i_phase_count[9] => two_compiment_for_sine[0].IN1
o_sine_wave[0] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[1] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[2] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[3] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[4] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[5] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[6] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[7] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[8] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[9] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[10] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[11] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[12] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[13] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[14] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[15] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[16] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[17] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[18] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[19] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[20] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[21] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[22] <= adder_flex_no_carry:two_compiment.o_s
o_sine_wave[23] <= adder_flex_no_carry:two_compiment.o_s


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:mirror_sine
i_a[0] => i_a[0].IN1
i_a[1] => i_a[1].IN1
i_a[2] => i_a[2].IN1
i_a[3] => i_a[3].IN1
i_a[4] => i_a[4].IN1
i_a[5] => i_a[5].IN1
i_a[6] => i_a[6].IN1
i_a[7] => i_a[7].IN1
i_b[0] => i_b[0].IN1
i_b[1] => i_b[1].IN1
i_b[2] => i_b[2].IN1
i_b[3] => i_b[3].IN1
i_b[4] => i_b[4].IN1
i_b[5] => i_b[5].IN1
i_b[6] => i_b[6].IN1
i_b[7] => i_b[7].IN1
i_cin => carry[0].IN1
o_s[0] <= cla_4:gen_loop[0].add4.s
o_s[1] <= cla_4:gen_loop[0].add4.s
o_s[2] <= cla_4:gen_loop[0].add4.s
o_s[3] <= cla_4:gen_loop[0].add4.s
o_s[4] <= cla_4_n:add.s
o_s[5] <= cla_4_n:add.s
o_s[6] <= cla_4_n:add.s
o_s[7] <= cla_4_n:add.s


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:mirror_sine|cla_4:gen_loop[0].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:mirror_sine|cla_4_n:add
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment
i_a[0] => i_a[0].IN1
i_a[1] => i_a[1].IN1
i_a[2] => i_a[2].IN1
i_a[3] => i_a[3].IN1
i_a[4] => i_a[4].IN1
i_a[5] => i_a[5].IN1
i_a[6] => i_a[6].IN1
i_a[7] => i_a[7].IN1
i_a[8] => i_a[8].IN1
i_a[9] => i_a[9].IN1
i_a[10] => i_a[10].IN1
i_a[11] => i_a[11].IN1
i_a[12] => i_a[12].IN1
i_a[13] => i_a[13].IN1
i_a[14] => i_a[14].IN1
i_a[15] => i_a[15].IN1
i_a[16] => i_a[16].IN1
i_a[17] => i_a[17].IN1
i_a[18] => i_a[18].IN1
i_a[19] => i_a[19].IN1
i_a[20] => i_a[20].IN1
i_a[21] => i_a[21].IN1
i_a[22] => i_a[22].IN1
i_a[23] => i_a[23].IN1
i_b[0] => i_b[0].IN1
i_b[1] => i_b[1].IN1
i_b[2] => i_b[2].IN1
i_b[3] => i_b[3].IN1
i_b[4] => i_b[4].IN1
i_b[5] => i_b[5].IN1
i_b[6] => i_b[6].IN1
i_b[7] => i_b[7].IN1
i_b[8] => i_b[8].IN1
i_b[9] => i_b[9].IN1
i_b[10] => i_b[10].IN1
i_b[11] => i_b[11].IN1
i_b[12] => i_b[12].IN1
i_b[13] => i_b[13].IN1
i_b[14] => i_b[14].IN1
i_b[15] => i_b[15].IN1
i_b[16] => i_b[16].IN1
i_b[17] => i_b[17].IN1
i_b[18] => i_b[18].IN1
i_b[19] => i_b[19].IN1
i_b[20] => i_b[20].IN1
i_b[21] => i_b[21].IN1
i_b[22] => i_b[22].IN1
i_b[23] => i_b[23].IN1
i_cin => carry[0].IN1
o_s[0] <= cla_4:gen_loop[0].add4.s
o_s[1] <= cla_4:gen_loop[0].add4.s
o_s[2] <= cla_4:gen_loop[0].add4.s
o_s[3] <= cla_4:gen_loop[0].add4.s
o_s[4] <= cla_4:gen_loop[1].add4.s
o_s[5] <= cla_4:gen_loop[1].add4.s
o_s[6] <= cla_4:gen_loop[1].add4.s
o_s[7] <= cla_4:gen_loop[1].add4.s
o_s[8] <= cla_4:gen_loop[2].add4.s
o_s[9] <= cla_4:gen_loop[2].add4.s
o_s[10] <= cla_4:gen_loop[2].add4.s
o_s[11] <= cla_4:gen_loop[2].add4.s
o_s[12] <= cla_4:gen_loop[3].add4.s
o_s[13] <= cla_4:gen_loop[3].add4.s
o_s[14] <= cla_4:gen_loop[3].add4.s
o_s[15] <= cla_4:gen_loop[3].add4.s
o_s[16] <= cla_4:gen_loop[4].add4.s
o_s[17] <= cla_4:gen_loop[4].add4.s
o_s[18] <= cla_4:gen_loop[4].add4.s
o_s[19] <= cla_4:gen_loop[4].add4.s
o_s[20] <= cla_4_n:add.s
o_s[21] <= cla_4_n:add.s
o_s[22] <= cla_4_n:add.s
o_s[23] <= cla_4_n:add.s


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment|cla_4:gen_loop[0].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment|cla_4:gen_loop[1].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment|cla_4:gen_loop[2].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment|cla_4:gen_loop[3].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment|cla_4:gen_loop[4].add4
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|adder_flex_no_carry:two_compiment|cla_4_n:add
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE


|top_module|wave_gen:wave_gen|wave_sine:sine_noise|single_port_ram:sine_rom
i_clk => ram.we_a.CLK
i_clk => ram.waddr_a[7].CLK
i_clk => ram.waddr_a[6].CLK
i_clk => ram.waddr_a[5].CLK
i_clk => ram.waddr_a[4].CLK
i_clk => ram.waddr_a[3].CLK
i_clk => ram.waddr_a[2].CLK
i_clk => ram.waddr_a[1].CLK
i_clk => ram.waddr_a[0].CLK
i_clk => ram.data_a[23].CLK
i_clk => ram.data_a[22].CLK
i_clk => ram.data_a[21].CLK
i_clk => ram.data_a[20].CLK
i_clk => ram.data_a[19].CLK
i_clk => ram.data_a[18].CLK
i_clk => ram.data_a[17].CLK
i_clk => ram.data_a[16].CLK
i_clk => ram.data_a[15].CLK
i_clk => ram.data_a[14].CLK
i_clk => ram.data_a[13].CLK
i_clk => ram.data_a[12].CLK
i_clk => ram.data_a[11].CLK
i_clk => ram.data_a[10].CLK
i_clk => ram.data_a[9].CLK
i_clk => ram.data_a[8].CLK
i_clk => ram.data_a[7].CLK
i_clk => ram.data_a[6].CLK
i_clk => ram.data_a[5].CLK
i_clk => ram.data_a[4].CLK
i_clk => ram.data_a[3].CLK
i_clk => ram.data_a[2].CLK
i_clk => ram.data_a[1].CLK
i_clk => ram.data_a[0].CLK
i_clk => addr_reg[0].CLK
i_clk => addr_reg[1].CLK
i_clk => addr_reg[2].CLK
i_clk => addr_reg[3].CLK
i_clk => addr_reg[4].CLK
i_clk => addr_reg[5].CLK
i_clk => addr_reg[6].CLK
i_clk => addr_reg[7].CLK
i_clk => ram.CLK0
i_wren => ram.we_a.DATAIN
i_wren => ram.WE
i_addr[0] => ram.waddr_a[0].DATAIN
i_addr[0] => addr_reg[0].DATAIN
i_addr[0] => ram.WADDR
i_addr[1] => ram.waddr_a[1].DATAIN
i_addr[1] => addr_reg[1].DATAIN
i_addr[1] => ram.WADDR1
i_addr[2] => ram.waddr_a[2].DATAIN
i_addr[2] => addr_reg[2].DATAIN
i_addr[2] => ram.WADDR2
i_addr[3] => ram.waddr_a[3].DATAIN
i_addr[3] => addr_reg[3].DATAIN
i_addr[3] => ram.WADDR3
i_addr[4] => ram.waddr_a[4].DATAIN
i_addr[4] => addr_reg[4].DATAIN
i_addr[4] => ram.WADDR4
i_addr[5] => ram.waddr_a[5].DATAIN
i_addr[5] => addr_reg[5].DATAIN
i_addr[5] => ram.WADDR5
i_addr[6] => ram.waddr_a[6].DATAIN
i_addr[6] => addr_reg[6].DATAIN
i_addr[6] => ram.WADDR6
i_addr[7] => ram.waddr_a[7].DATAIN
i_addr[7] => addr_reg[7].DATAIN
i_addr[7] => ram.WADDR7
i_st_data[0] => ram.data_a[0].DATAIN
i_st_data[0] => ram.DATAIN
i_st_data[1] => ram.data_a[1].DATAIN
i_st_data[1] => ram.DATAIN1
i_st_data[2] => ram.data_a[2].DATAIN
i_st_data[2] => ram.DATAIN2
i_st_data[3] => ram.data_a[3].DATAIN
i_st_data[3] => ram.DATAIN3
i_st_data[4] => ram.data_a[4].DATAIN
i_st_data[4] => ram.DATAIN4
i_st_data[5] => ram.data_a[5].DATAIN
i_st_data[5] => ram.DATAIN5
i_st_data[6] => ram.data_a[6].DATAIN
i_st_data[6] => ram.DATAIN6
i_st_data[7] => ram.data_a[7].DATAIN
i_st_data[7] => ram.DATAIN7
i_st_data[8] => ram.data_a[8].DATAIN
i_st_data[8] => ram.DATAIN8
i_st_data[9] => ram.data_a[9].DATAIN
i_st_data[9] => ram.DATAIN9
i_st_data[10] => ram.data_a[10].DATAIN
i_st_data[10] => ram.DATAIN10
i_st_data[11] => ram.data_a[11].DATAIN
i_st_data[11] => ram.DATAIN11
i_st_data[12] => ram.data_a[12].DATAIN
i_st_data[12] => ram.DATAIN12
i_st_data[13] => ram.data_a[13].DATAIN
i_st_data[13] => ram.DATAIN13
i_st_data[14] => ram.data_a[14].DATAIN
i_st_data[14] => ram.DATAIN14
i_st_data[15] => ram.data_a[15].DATAIN
i_st_data[15] => ram.DATAIN15
i_st_data[16] => ram.data_a[16].DATAIN
i_st_data[16] => ram.DATAIN16
i_st_data[17] => ram.data_a[17].DATAIN
i_st_data[17] => ram.DATAIN17
i_st_data[18] => ram.data_a[18].DATAIN
i_st_data[18] => ram.DATAIN18
i_st_data[19] => ram.data_a[19].DATAIN
i_st_data[19] => ram.DATAIN19
i_st_data[20] => ram.data_a[20].DATAIN
i_st_data[20] => ram.DATAIN20
i_st_data[21] => ram.data_a[21].DATAIN
i_st_data[21] => ram.DATAIN21
i_st_data[22] => ram.data_a[22].DATAIN
i_st_data[22] => ram.DATAIN22
i_st_data[23] => ram.data_a[23].DATAIN
i_st_data[23] => ram.DATAIN23
o_ld_data[0] <= ram.DATAOUT
o_ld_data[1] <= ram.DATAOUT1
o_ld_data[2] <= ram.DATAOUT2
o_ld_data[3] <= ram.DATAOUT3
o_ld_data[4] <= ram.DATAOUT4
o_ld_data[5] <= ram.DATAOUT5
o_ld_data[6] <= ram.DATAOUT6
o_ld_data[7] <= ram.DATAOUT7
o_ld_data[8] <= ram.DATAOUT8
o_ld_data[9] <= ram.DATAOUT9
o_ld_data[10] <= ram.DATAOUT10
o_ld_data[11] <= ram.DATAOUT11
o_ld_data[12] <= ram.DATAOUT12
o_ld_data[13] <= ram.DATAOUT13
o_ld_data[14] <= ram.DATAOUT14
o_ld_data[15] <= ram.DATAOUT15
o_ld_data[16] <= ram.DATAOUT16
o_ld_data[17] <= ram.DATAOUT17
o_ld_data[18] <= ram.DATAOUT18
o_ld_data[19] <= ram.DATAOUT19
o_ld_data[20] <= ram.DATAOUT20
o_ld_data[21] <= ram.DATAOUT21
o_ld_data[22] <= ram.DATAOUT22
o_ld_data[23] <= ram.DATAOUT23


