<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>SMLSLL (multiple and indexed vector)</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SMLSLL (multiple and indexed vector)</h2><p class="aml"><del>The elements within the second source vector are specified using an immediate element index which selects the same element position within each 128-bit vector segment. The index range is from 0 to one less than the number of elements per 128-bit segment, encoded in 3 to 4 bits depending on the size of the element. The lowest of the four consecutive vector numbers forming the quad-vector group within all, each half, or each quarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo all, half, or quarter the number of ZA array vectors.</del></p><p>Multi-vector signed integer multiply-subtract <ins>long-long</ins><del>long long</del> by indexed element</p><p class="aml"><ins>This</ins><del>The</del> <ins>signed integer multiply-subtract long-long </ins>instruction <ins>multiplies</ins><del>operates</del> <ins>each</ins><del>on</del> <ins>signed 8-bit or 16-bit element in the </ins>one, two, or four<ins> first source vectors with each signed 8-bit or 16-bit indexed element of second source vector, widens each product to 32-bits or 64-bits and destructively subtracts these values from the corresponding 32-bit or 64-bit elements of the</ins> ZA quad-vector groups.</p><p class="aml"><ins>The</ins><del>This</del> <ins>elements</ins><del>signed</del> <ins>within</ins><del>integer</del> <ins>the</ins><del>multiply-subtract</del> <ins>second</ins><del>long</del> <ins>source</ins><del>long</del> <ins>vector</ins><del>instruction</del> <ins>are</ins><del>multiplies</del> <ins>specified</ins><del>each</del> <ins>using</ins><del>signed</del> <ins>an</ins><del>8-bit</del> <ins>immediate</ins><del>or</del> <del>16-bit </del>element <ins>index</ins><del>in</del> <ins>which selects </ins>the <ins>same</ins><del>one,</del> <ins>element</ins><del>two,</del> <ins>position</ins><del>or</del> <ins>within</ins><del>four</del> <ins>each</ins><del>first</del> <ins>128-bit</ins><del>source</del> <ins>vector</ins><del>vectors</del> <ins>segment.</ins><del>with</del> <ins>The</ins><del>each</del> <ins>index</ins><del>signed</del> <ins>range</ins><del>8-bit</del> <ins>is</ins><del>or</del> <ins>from</ins><del>16-bit</del> <ins>0</ins><del>indexed</del> <ins>to</ins><del>element</del> <ins>one less than the number </ins>of <ins>elements</ins><del>second</del> <ins>per</ins><del>source</del> <ins>128-bit segment</ins><del>vector</del>, <ins>encoded</ins><del>widens</del> <ins>in</ins><del>each</del> <ins>3</ins><del>product</del> to <ins>4</ins><del>32-bits</del> <ins>bits</ins><del>or</del> <ins>depending</ins><del>64-bits</del> <ins>on</ins><del>and</del> <ins>the</ins><del>destructively</del> <ins>size</ins><del>subtracts</del> <ins>of</ins><del>these</del> <ins>the</ins><del>values</del> <ins>element.</ins><del>from</del> <ins>The lowest of </ins>the <ins>four</ins><del>corresponding</del> <ins>consecutive</ins><del>32-bit</del> <ins>vector numbers forming the quad-vector group within all of, each half of, </ins>or <ins>each</ins><del>64-bit</del> <ins>quarter</ins><del>elements</del> of the <ins>ZA array are selected by the sum of the vector select register and immediate offset</ins><del>one</del>, <ins>modulo all</ins><del>two</del>, <ins>half, </ins>or <ins>quarter</ins><del>four</del> <ins>the number of </ins>ZA <ins>array</ins><del>quad-vector</del> <ins>vectors.</ins><del>groups.</del></p><p class="aml">The <span class="arm-defined-word">vector group</span> symbol, VGx2 or VGx4, indicates that the ZA operand consists of two or four ZA quad-vector groups respectively. The <span class="arm-defined-word">vector group</span> symbol is preferred for disassembly, but optional in assembler source code.</p><p class="aml">This instruction is unpredicated.</p><p class="aml">ID_AA64SMFR0_EL1.I16I64 indicates whether the 16-bit integer variant is implemented.</p><p class="desc">
      It has encodings from 6 classes:
      <a href="#iclass_sme_mall_4words">One ZA quad-vector of 32-bit elements</a>
      , 
      <a href="#iclass_sme_mall_4dwords">One ZA quad-vector of 64-bit elements</a>
      , 
      <a href="#iclass_sme_mall_8words">Two ZA quad-vectors of 32-bit elements</a>
      , 
      <a href="#iclass_sme_mall_8dwords">Two ZA quad-vectors of 64-bit elements</a>
      , 
      <a href="#iclass_sme_mall_16words">Four ZA quad-vectors of 32-bit elements</a>
       and 
      <a href="#iclass_sme_mall_16dwords">Four ZA quad-vectors of 64-bit elements</a></p><h3 class="classheading"><a id="iclass_sme_mall_4words"/>One ZA quad-vector of 32-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i4h</td><td class="lr" colspan="2">Rv</td><td class="lr" colspan="3">i4l</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr><tr class="secondrow"><td colspan="12"/><td colspan="4"/><td/><td colspan="2"/><td colspan="3"/><td colspan="5"/><td class="droppedname">U</td><td class="droppedname">S</td><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="smlsll_za_zzi_s"/><p class="asm-code">SMLSLL  ZA.S[<a href="#sa_wv" title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)">&lt;Wv></a>, <a href="#sa_offsf" title="Vector select offset, pointing to first of four consecutive vectors, encoded as &quot;off2&quot; field times 4 (field off2)">&lt;offsf></a>:<a href="#sa_offsl" title="Vector select offset, pointing to last of four consecutive vectors, encoded as &quot;off2&quot; field times 4 plus 3 (field off2)">&lt;offsl></a>], <a href="#sa_zn" title="First source scalable vector register (field &quot;Zn&quot;)">&lt;Zn></a>.B, <a href="#sa_zm" title="Second source scalable vector register Z0-Z15 (field &quot;Zm&quot;)">&lt;Zm></a>.B[<a href="#sa_index_1" title="Element index [0-15] (field &quot;i4h:i4l&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-aarch64.HaveSME2.0" title="function: boolean HaveSME2()">HaveSME2</a>() then UNDEFINED;
constant integer esize = 32;
integer v = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('010':Rv);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('0':Zm);
integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(off2:'00');
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i4h:i4l);
constant integer nreg = 1;</p><h3 class="classheading"><a id="iclass_sme_mall_4dwords"/>One ZA quad-vector of 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr><tr class="secondrow"><td colspan="12"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="5"/><td class="droppedname">U</td><td class="droppedname">S</td><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="smlsll_za_zzi_d"/><p class="asm-code">SMLSLL  ZA.D[<a href="#sa_wv" title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)">&lt;Wv></a>, <a href="#sa_offsf" title="Vector select offset, pointing to first of four consecutive vectors, encoded as &quot;off2&quot; field times 4 (field off2)">&lt;offsf></a>:<a href="#sa_offsl" title="Vector select offset, pointing to last of four consecutive vectors, encoded as &quot;off2&quot; field times 4 plus 3 (field off2)">&lt;offsl></a>], <a href="#sa_zn" title="First source scalable vector register (field &quot;Zn&quot;)">&lt;Zn></a>.H, <a href="#sa_zm" title="Second source scalable vector register Z0-Z15 (field &quot;Zm&quot;)">&lt;Zm></a>.H[<a href="#sa_index" title="Element index [0-7] (field &quot;i3h:i3l&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !(<a href="shared_pseudocode.html#impl-aarch64.HaveSME2.0" title="function: boolean HaveSME2()">HaveSME2</a>() &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.HaveSMEI16I64.0" title="function: boolean HaveSMEI16I64()">HaveSMEI16I64</a>()) then UNDEFINED;
constant integer esize = 64;
integer v = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('010':Rv);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('0':Zm);
integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(off2:'00');
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i3h:i3l);
constant integer nreg = 1;</p><h3 class="classheading"><a id="iclass_sme_mall_8words"/>Two ZA quad-vectors of 32-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr><tr class="secondrow"><td colspan="12"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="4"/><td/><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="smlsll_za_zzi_s2xi"/><p class="asm-code">SMLSLL  ZA.S[<a href="#sa_wv" title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)">&lt;Wv></a>, <a href="#sa_offsf_1" title="Vector select offset, pointing to first of four consecutive vectors, encoded as &quot;o1&quot; field times 4 (field o1)">&lt;offsf></a>:<a href="#sa_offsl_1" title="Vector select offset, pointing to last of four consecutive vectors, encoded as &quot;o1&quot; field times 4 plus 3 (field o1)">&lt;offsl></a>{, VGx2}], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1></a>.B-<a href="#sa_zn2" title="Second scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn2></a>.B }, <a href="#sa_zm" title="Second source scalable vector register Z0-Z15 (field &quot;Zm&quot;)">&lt;Zm></a>.B[<a href="#sa_index_1" title="Element index [0-15] (field &quot;i4h:i4l&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-aarch64.HaveSME2.0" title="function: boolean HaveSME2()">HaveSME2</a>() then UNDEFINED;
constant integer esize = 32;
integer v = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('010':Rv);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn:'0');
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('0':Zm);
integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(o1:'00');
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i4h:i4l);
constant integer nreg = 2;</p><h3 class="classheading"><a id="iclass_sme_mall_8dwords"/>Two ZA quad-vectors of 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr><tr class="secondrow"><td colspan="12"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td/><td colspan="4"/><td/><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="smlsll_za_zzi_d2xi"/><p class="asm-code">SMLSLL  ZA.D[<a href="#sa_wv" title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)">&lt;Wv></a>, <a href="#sa_offsf_1" title="Vector select offset, pointing to first of four consecutive vectors, encoded as &quot;o1&quot; field times 4 (field o1)">&lt;offsf></a>:<a href="#sa_offsl_1" title="Vector select offset, pointing to last of four consecutive vectors, encoded as &quot;o1&quot; field times 4 plus 3 (field o1)">&lt;offsl></a>{, VGx2}], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1></a>.H-<a href="#sa_zn2" title="Second scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn2></a>.H }, <a href="#sa_zm" title="Second source scalable vector register Z0-Z15 (field &quot;Zm&quot;)">&lt;Zm></a>.H[<a href="#sa_index" title="Element index [0-7] (field &quot;i3h:i3l&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !(<a href="shared_pseudocode.html#impl-aarch64.HaveSME2.0" title="function: boolean HaveSME2()">HaveSME2</a>() &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.HaveSMEI16I64.0" title="function: boolean HaveSMEI16I64()">HaveSMEI16I64</a>()) then UNDEFINED;
constant integer esize = 64;
integer v = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('010':Rv);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn:'0');
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('0':Zm);
integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(o1:'00');
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i3h:i3l);
constant integer nreg = 2;</p><h3 class="classheading"><a id="iclass_sme_mall_16words"/>Four ZA quad-vectors of 32-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr><tr class="secondrow"><td colspan="12"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="3"/><td/><td/><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="smlsll_za_zzi_s4xi"/><p class="asm-code">SMLSLL  ZA.S[<a href="#sa_wv" title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)">&lt;Wv></a>, <a href="#sa_offsf_1" title="Vector select offset, pointing to first of four consecutive vectors, encoded as &quot;o1&quot; field times 4 (field o1)">&lt;offsf></a>:<a href="#sa_offsl_1" title="Vector select offset, pointing to last of four consecutive vectors, encoded as &quot;o1&quot; field times 4 plus 3 (field o1)">&lt;offsl></a>{, VGx4}], { <a href="#sa_zn1_1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1></a>.B-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4></a>.B }, <a href="#sa_zm" title="Second source scalable vector register Z0-Z15 (field &quot;Zm&quot;)">&lt;Zm></a>.B[<a href="#sa_index_1" title="Element index [0-15] (field &quot;i4h:i4l&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-aarch64.HaveSME2.0" title="function: boolean HaveSME2()">HaveSME2</a>() then UNDEFINED;
constant integer esize = 32;
integer v = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('010':Rv);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn:'00');
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('0':Zm);
integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(o1:'00');
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i4h:i4l);
constant integer nreg = 4;</p><h3 class="classheading"><a id="iclass_sme_mall_16dwords"/>Four ZA quad-vectors of 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr><tr class="secondrow"><td colspan="12"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td/><td colspan="3"/><td colspan="2"/><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="smlsll_za_zzi_d4xi"/><p class="asm-code">SMLSLL  ZA.D[<a href="#sa_wv" title="32-bit vector select register W8-W11 (field &quot;Rv&quot;)">&lt;Wv></a>, <a href="#sa_offsf_1" title="Vector select offset, pointing to first of four consecutive vectors, encoded as &quot;o1&quot; field times 4 (field o1)">&lt;offsf></a>:<a href="#sa_offsl_1" title="Vector select offset, pointing to last of four consecutive vectors, encoded as &quot;o1&quot; field times 4 plus 3 (field o1)">&lt;offsl></a>{, VGx4}], { <a href="#sa_zn1_1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1></a>.H-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4></a>.H }, <a href="#sa_zm" title="Second source scalable vector register Z0-Z15 (field &quot;Zm&quot;)">&lt;Zm></a>.H[<a href="#sa_index" title="Element index [0-7] (field &quot;i3h:i3l&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !(<a href="shared_pseudocode.html#impl-aarch64.HaveSME2.0" title="function: boolean HaveSME2()">HaveSME2</a>() &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.HaveSMEI16I64.0" title="function: boolean HaveSMEI16I64()">HaveSMEI16I64</a>()) then UNDEFINED;
constant integer esize = 64;
integer v = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('010':Rv);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn:'00');
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('0':Zm);
integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(o1:'00');
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i3h:i3l);
constant integer nreg = 4;</p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wv></td><td><a id="sa_wv"/><p class="aml">Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offsf></td><td><a id="sa_offsf"/><p class="aml">For the one ZA quad-vector of 32-bit elements and one ZA quad-vector of 64-bit elements variant: is the vector select offset, pointing to first of four consecutive vectors, encoded as "off2" field times 4.</p></td></tr><tr><td/><td><a id="sa_offsf_1"/><p class="aml">For the four ZA quad-vectors of 32-bit elements, four ZA quad-vectors of 64-bit elements, two ZA quad-vectors of 32-bit elements and two ZA quad-vectors of 64-bit elements variant: is the vector select offset, pointing to first of four consecutive vectors, encoded as "o1" field times 4.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offsl></td><td><a id="sa_offsl"/><p class="aml">For the one ZA quad-vector of 32-bit elements and one ZA quad-vector of 64-bit elements variant: is the vector select offset, pointing to last of four consecutive vectors, encoded as "off2" field times 4 plus 3.</p></td></tr><tr><td/><td><a id="sa_offsl_1"/><p class="aml">For the four ZA quad-vectors of 32-bit elements, four ZA quad-vectors of 64-bit elements, two ZA quad-vectors of 32-bit elements and two ZA quad-vectors of 64-bit elements variant: is the vector select offset, pointing to last of four consecutive vectors, encoded as "o1" field times 4 plus 3.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn></td><td><a id="sa_zn"/><p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1></td><td><a id="sa_zn1"/><p class="aml">For the two ZA quad-vectors of 32-bit elements and two ZA quad-vectors of 64-bit elements variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 2.</p></td></tr><tr><td/><td><a id="sa_zn1_1"/><p class="aml">For the four ZA quad-vectors of 32-bit elements and four ZA quad-vectors of 64-bit elements variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn4></td><td><a id="sa_zn4"/><p class="aml">Is the name of the fourth scalable vector register of a multi-vector sequence, encoded as "Zn" times 4 plus 3.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2></td><td><a id="sa_zn2"/><p class="aml">Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm></td><td><a id="sa_zm"/><p class="aml">Is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index></td><td><a id="sa_index_1"/><p class="aml">For the four ZA quad-vectors of 32-bit elements, one ZA quad-vector of 32-bit elements and two ZA quad-vectors of 32-bit elements variant: is the element index, in the range 0 to 15, encoded in the "i4h:i4l" fields.</p></td></tr><tr><td/><td><a id="sa_index"/><p class="aml">For the four ZA quad-vectors of 64-bit elements, one ZA quad-vector of 64-bit elements and two ZA quad-vectors of 64-bit elements variant: is the element index, in the range 0 to 7, encoded in the "i3h:i3l" fields.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckStreamingSVEAndZAEnabled.0" title="function: CheckStreamingSVEAndZAEnabled()">CheckStreamingSVEAndZAEnabled</a>();
constant integer VL = <a href="shared_pseudocode.html#impl-aarch64.CurrentVL.read.none" title="accessor: integer CurrentVL">CurrentVL</a>;
constant integer elements = VL DIV esize;
integer vectors = VL DIV 8;
integer vstride = vectors DIV nreg;
integer eltspersegment = 128 DIV esize;
bits(32) vbase = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[v, 32];
integer vec = (<a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(vbase) + offset) MOD vstride;
bits(VL) result;
vec = vec - (vec MOD 4);

for r = 0 to nreg-1
    bits(VL) operand1 = <a href="shared_pseudocode.html#impl-aarch64.Z.read.2" title="accessor: bits(width) Z[integer n, integer width]">Z</a>[n+r, VL];
    bits(VL) operand2 = <a href="shared_pseudocode.html#impl-aarch64.Z.read.2" title="accessor: bits(width) Z[integer n, integer width]">Z</a>[m, VL];
    for i = 0 to 3
        bits(VL) operand3 = <a href="shared_pseudocode.html#impl-aarch64.ZAvector.read.2" title="accessor: bits(width) ZAvector[integer index, integer width]">ZAvector</a>[vec + i, VL];
        for e = 0 to elements-1
            integer segmentbase = e - (e MOD eltspersegment);
            integer s = 4 * segmentbase + index;
            integer element1 = <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand1, 4 * e + i, esize DIV 4]);
            integer element2 = <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand2, s, esize DIV 4]);
            bits(esize) product = (element1 * element2)&lt;esize-1:0>;
            <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize] = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand3, e, esize] - product;
        <a href="shared_pseudocode.html#impl-aarch64.ZAvector.write.2" title="accessor: ZAvector[integer index, integer width] = bits(width) value">ZAvector</a>[vec + i, VL] = result;
    vec = vec + vstride;</p></div><h3><ins>Operational information</ins></h3><p class="aml"><ins>If PSTATE.DIT is 1:</ins></p><ul><li><ins>The execution time of this instruction is independent of:
              </ins><ul><li><ins>
              The values of the data supplied in any of its registers.
            </ins></li><li><ins>The values of the NZCV flags.</ins></li></ul></li><li><ins>The response of this instruction to asynchronous exceptions does not vary based on:
              </ins><ul><li><ins>
              The values of the data supplied in any of its registers.
            </ins></li><li><ins>The values of the NZCV flags.</ins></li></ul></li></ul><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v33.62</ins><del>v33.59</del>, AdvSIMD v29.12, pseudocode <ins>v2023-03_rel</ins><del>no_diffs_2023_03_RC1</del>, sve <ins>v2023-03_rc3b</ins><del>v2022-12_relb</del>
      ; Build timestamp: <ins>2023-03-31T10</ins><del>2023-03-07T18</del>:<ins>41</ins><del>11</del>
    </p><p class="copyconf">
      Copyright Â© <ins>2010-2023</ins><del>2010-2022</del> Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>