

================================================================
== Vivado HLS Report for 'Dout'
================================================================
* Date:           Fri Dec 24 03:52:51 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        PRNumGen.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.188|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     63|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_63_p2  |   icmp   |      0|  0|   9|           3|           2|
    |tmp_5_fu_51_p2  |   icmp   |      0|  0|   9|           3|           1|
    |tmp_8_fu_57_p2  |   icmp   |      0|  0|   9|           3|           2|
    |tmp_fu_41_p2    |   icmp   |      0|  0|   9|           3|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  36|          12|           6|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------+----+-----------+-----+-----------+
    |   Name   | LUT| Input Size| Bits| Total Bits|
    +----------+----+-----------+-----+-----------+
    |data_out  |  27|          5|    8|         40|
    +----------+----+-----------+-----+-----------+
    |Total     |  27|          5|    8|         40|
    +----------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_ready         | out |    1| ap_ctrl_hs |     Dout     | return value |
|data_out         | out |    8|   ap_vld   |   data_out   |    pointer   |
|data_out_ap_vld  | out |    1|   ap_vld   |   data_out   |    pointer   |
|out_cnt          |  in |    3|   ap_none  |    out_cnt   |    pointer   |
|d_out            |  in |   32|   ap_none  |     d_out    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

