
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//top_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004026c0 <.init>:
  4026c0:	stp	x29, x30, [sp, #-16]!
  4026c4:	mov	x29, sp
  4026c8:	bl	403cb4 <ferror@plt+0xec4>
  4026cc:	ldp	x29, x30, [sp], #16
  4026d0:	ret

Disassembly of section .plt:

00000000004026e0 <memcpy@plt-0x20>:
  4026e0:	stp	x16, x30, [sp, #-16]!
  4026e4:	adrp	x16, 427000 <ferror@plt+0x24210>
  4026e8:	ldr	x17, [x16, #4088]
  4026ec:	add	x16, x16, #0xff8
  4026f0:	br	x17
  4026f4:	nop
  4026f8:	nop
  4026fc:	nop

0000000000402700 <memcpy@plt>:
  402700:	adrp	x16, 428000 <ferror@plt+0x25210>
  402704:	ldr	x17, [x16]
  402708:	add	x16, x16, #0x0
  40270c:	br	x17

0000000000402710 <dev_to_tty@plt>:
  402710:	adrp	x16, 428000 <ferror@plt+0x25210>
  402714:	ldr	x17, [x16, #8]
  402718:	add	x16, x16, #0x8
  40271c:	br	x17

0000000000402720 <memmove@plt>:
  402720:	adrp	x16, 428000 <ferror@plt+0x25210>
  402724:	ldr	x17, [x16, #16]
  402728:	add	x16, x16, #0x10
  40272c:	br	x17

0000000000402730 <signal_name_to_number@plt>:
  402730:	adrp	x16, 428000 <ferror@plt+0x25210>
  402734:	ldr	x17, [x16, #24]
  402738:	add	x16, x16, #0x18
  40273c:	br	x17

0000000000402740 <tcflush@plt>:
  402740:	adrp	x16, 428000 <ferror@plt+0x25210>
  402744:	ldr	x17, [x16, #32]
  402748:	add	x16, x16, #0x20
  40274c:	br	x17

0000000000402750 <_exit@plt>:
  402750:	adrp	x16, 428000 <ferror@plt+0x25210>
  402754:	ldr	x17, [x16, #40]
  402758:	add	x16, x16, #0x28
  40275c:	br	x17

0000000000402760 <strtok@plt>:
  402760:	adrp	x16, 428000 <ferror@plt+0x25210>
  402764:	ldr	x17, [x16, #48]
  402768:	add	x16, x16, #0x30
  40276c:	br	x17

0000000000402770 <strtoul@plt>:
  402770:	adrp	x16, 428000 <ferror@plt+0x25210>
  402774:	ldr	x17, [x16, #56]
  402778:	add	x16, x16, #0x38
  40277c:	br	x17

0000000000402780 <strlen@plt>:
  402780:	adrp	x16, 428000 <ferror@plt+0x25210>
  402784:	ldr	x17, [x16, #64]
  402788:	add	x16, x16, #0x40
  40278c:	br	x17

0000000000402790 <fputs@plt>:
  402790:	adrp	x16, 428000 <ferror@plt+0x25210>
  402794:	ldr	x17, [x16, #72]
  402798:	add	x16, x16, #0x48
  40279c:	br	x17

00000000004027a0 <exit@plt>:
  4027a0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4027a4:	ldr	x17, [x16, #80]
  4027a8:	add	x16, x16, #0x50
  4027ac:	br	x17

00000000004027b0 <raise@plt>:
  4027b0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4027b4:	ldr	x17, [x16, #88]
  4027b8:	add	x16, x16, #0x58
  4027bc:	br	x17

00000000004027c0 <dup@plt>:
  4027c0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4027c4:	ldr	x17, [x16, #96]
  4027c8:	add	x16, x16, #0x60
  4027cc:	br	x17

00000000004027d0 <error@plt>:
  4027d0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4027d4:	ldr	x17, [x16, #104]
  4027d8:	add	x16, x16, #0x68
  4027dc:	br	x17

00000000004027e0 <__libc_current_sigrtmax@plt>:
  4027e0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4027e4:	ldr	x17, [x16, #112]
  4027e8:	add	x16, x16, #0x70
  4027ec:	br	x17

00000000004027f0 <setupterm@plt>:
  4027f0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4027f4:	ldr	x17, [x16, #120]
  4027f8:	add	x16, x16, #0x78
  4027fc:	br	x17

0000000000402800 <mbtowc@plt>:
  402800:	adrp	x16, 428000 <ferror@plt+0x25210>
  402804:	ldr	x17, [x16, #128]
  402808:	add	x16, x16, #0x80
  40280c:	br	x17

0000000000402810 <sigprocmask@plt>:
  402810:	adrp	x16, 428000 <ferror@plt+0x25210>
  402814:	ldr	x17, [x16, #136]
  402818:	add	x16, x16, #0x88
  40281c:	br	x17

0000000000402820 <meminfo@plt>:
  402820:	adrp	x16, 428000 <ferror@plt+0x25210>
  402824:	ldr	x17, [x16, #144]
  402828:	add	x16, x16, #0x90
  40282c:	br	x17

0000000000402830 <setbuffer@plt>:
  402830:	adrp	x16, 428000 <ferror@plt+0x25210>
  402834:	ldr	x17, [x16, #152]
  402838:	add	x16, x16, #0x98
  40283c:	br	x17

0000000000402840 <putp@plt>:
  402840:	adrp	x16, 428000 <ferror@plt+0x25210>
  402844:	ldr	x17, [x16, #160]
  402848:	add	x16, x16, #0xa0
  40284c:	br	x17

0000000000402850 <getuid@plt>:
  402850:	adrp	x16, 428000 <ferror@plt+0x25210>
  402854:	ldr	x17, [x16, #168]
  402858:	add	x16, x16, #0xa8
  40285c:	br	x17

0000000000402860 <__cxa_atexit@plt>:
  402860:	adrp	x16, 428000 <ferror@plt+0x25210>
  402864:	ldr	x17, [x16, #176]
  402868:	add	x16, x16, #0xb0
  40286c:	br	x17

0000000000402870 <fputc@plt>:
  402870:	adrp	x16, 428000 <ferror@plt+0x25210>
  402874:	ldr	x17, [x16, #184]
  402878:	add	x16, x16, #0xb8
  40287c:	br	x17

0000000000402880 <qsort@plt>:
  402880:	adrp	x16, 428000 <ferror@plt+0x25210>
  402884:	ldr	x17, [x16, #192]
  402888:	add	x16, x16, #0xc0
  40288c:	br	x17

0000000000402890 <kill@plt>:
  402890:	adrp	x16, 428000 <ferror@plt+0x25210>
  402894:	ldr	x17, [x16, #200]
  402898:	add	x16, x16, #0xc8
  40289c:	br	x17

00000000004028a0 <tgoto@plt>:
  4028a0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4028a4:	ldr	x17, [x16, #208]
  4028a8:	add	x16, x16, #0xd0
  4028ac:	br	x17

00000000004028b0 <sigfillset@plt>:
  4028b0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4028b4:	ldr	x17, [x16, #216]
  4028b8:	add	x16, x16, #0xd8
  4028bc:	br	x17

00000000004028c0 <__fpending@plt>:
  4028c0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4028c4:	ldr	x17, [x16, #224]
  4028c8:	add	x16, x16, #0xe0
  4028cc:	br	x17

00000000004028d0 <lookup_wchan@plt>:
  4028d0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4028d4:	ldr	x17, [x16, #232]
  4028d8:	add	x16, x16, #0xe8
  4028dc:	br	x17

00000000004028e0 <__ctype_tolower_loc@plt>:
  4028e0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4028e4:	ldr	x17, [x16, #240]
  4028e8:	add	x16, x16, #0xf0
  4028ec:	br	x17

00000000004028f0 <snprintf@plt>:
  4028f0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4028f4:	ldr	x17, [x16, #248]
  4028f8:	add	x16, x16, #0xf8
  4028fc:	br	x17

0000000000402900 <tcgetattr@plt>:
  402900:	adrp	x16, 428000 <ferror@plt+0x25210>
  402904:	ldr	x17, [x16, #256]
  402908:	add	x16, x16, #0x100
  40290c:	br	x17

0000000000402910 <fileno@plt>:
  402910:	adrp	x16, 428000 <ferror@plt+0x25210>
  402914:	ldr	x17, [x16, #264]
  402918:	add	x16, x16, #0x108
  40291c:	br	x17

0000000000402920 <signal@plt>:
  402920:	adrp	x16, 428000 <ferror@plt+0x25210>
  402924:	ldr	x17, [x16, #272]
  402928:	add	x16, x16, #0x110
  40292c:	br	x17

0000000000402930 <fclose@plt>:
  402930:	adrp	x16, 428000 <ferror@plt+0x25210>
  402934:	ldr	x17, [x16, #280]
  402938:	add	x16, x16, #0x118
  40293c:	br	x17

0000000000402940 <getpid@plt>:
  402940:	adrp	x16, 428000 <ferror@plt+0x25210>
  402944:	ldr	x17, [x16, #288]
  402948:	add	x16, x16, #0x120
  40294c:	br	x17

0000000000402950 <fopen@plt>:
  402950:	adrp	x16, 428000 <ferror@plt+0x25210>
  402954:	ldr	x17, [x16, #296]
  402958:	add	x16, x16, #0x128
  40295c:	br	x17

0000000000402960 <time@plt>:
  402960:	adrp	x16, 428000 <ferror@plt+0x25210>
  402964:	ldr	x17, [x16, #304]
  402968:	add	x16, x16, #0x130
  40296c:	br	x17

0000000000402970 <wcwidth@plt>:
  402970:	adrp	x16, 428000 <ferror@plt+0x25210>
  402974:	ldr	x17, [x16, #312]
  402978:	add	x16, x16, #0x138
  40297c:	br	x17

0000000000402980 <signal_number_to_name@plt>:
  402980:	adrp	x16, 428000 <ferror@plt+0x25210>
  402984:	ldr	x17, [x16, #320]
  402988:	add	x16, x16, #0x140
  40298c:	br	x17

0000000000402990 <tparm@plt>:
  402990:	adrp	x16, 428000 <ferror@plt+0x25210>
  402994:	ldr	x17, [x16, #328]
  402998:	add	x16, x16, #0x148
  40299c:	br	x17

00000000004029a0 <popen@plt>:
  4029a0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4029a4:	ldr	x17, [x16, #336]
  4029a8:	add	x16, x16, #0x150
  4029ac:	br	x17

00000000004029b0 <__isoc99_fscanf@plt>:
  4029b0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4029b4:	ldr	x17, [x16, #344]
  4029b8:	add	x16, x16, #0x158
  4029bc:	br	x17

00000000004029c0 <sigemptyset@plt>:
  4029c0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4029c4:	ldr	x17, [x16, #352]
  4029c8:	add	x16, x16, #0x160
  4029cc:	br	x17

00000000004029d0 <bindtextdomain@plt>:
  4029d0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4029d4:	ldr	x17, [x16, #360]
  4029d8:	add	x16, x16, #0x168
  4029dc:	br	x17

00000000004029e0 <cpuinfo@plt>:
  4029e0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4029e4:	ldr	x17, [x16, #368]
  4029e8:	add	x16, x16, #0x170
  4029ec:	br	x17

00000000004029f0 <__libc_start_main@plt>:
  4029f0:	adrp	x16, 428000 <ferror@plt+0x25210>
  4029f4:	ldr	x17, [x16, #376]
  4029f8:	add	x16, x16, #0x178
  4029fc:	br	x17

0000000000402a00 <strverscmp@plt>:
  402a00:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a04:	ldr	x17, [x16, #384]
  402a08:	add	x16, x16, #0x180
  402a0c:	br	x17

0000000000402a10 <strcat@plt>:
  402a10:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a14:	ldr	x17, [x16, #392]
  402a18:	add	x16, x16, #0x188
  402a1c:	br	x17

0000000000402a20 <memset@plt>:
  402a20:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a24:	ldr	x17, [x16, #400]
  402a28:	add	x16, x16, #0x190
  402a2c:	br	x17

0000000000402a30 <uptime@plt>:
  402a30:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a34:	ldr	x17, [x16, #408]
  402a38:	add	x16, x16, #0x198
  402a3c:	br	x17

0000000000402a40 <tcdrain@plt>:
  402a40:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a44:	ldr	x17, [x16, #416]
  402a48:	add	x16, x16, #0x1a0
  402a4c:	br	x17

0000000000402a50 <strpbrk@plt>:
  402a50:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a54:	ldr	x17, [x16, #424]
  402a58:	add	x16, x16, #0x1a8
  402a5c:	br	x17

0000000000402a60 <getpwnam@plt>:
  402a60:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a64:	ldr	x17, [x16, #432]
  402a68:	add	x16, x16, #0x1b0
  402a6c:	br	x17

0000000000402a70 <numa_init@plt>:
  402a70:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a74:	ldr	x17, [x16, #440]
  402a78:	add	x16, x16, #0x1b8
  402a7c:	br	x17

0000000000402a80 <pselect@plt>:
  402a80:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a84:	ldr	x17, [x16, #448]
  402a88:	add	x16, x16, #0x1c0
  402a8c:	br	x17

0000000000402a90 <calloc@plt>:
  402a90:	adrp	x16, 428000 <ferror@plt+0x25210>
  402a94:	ldr	x17, [x16, #456]
  402a98:	add	x16, x16, #0x1c8
  402a9c:	br	x17

0000000000402aa0 <strcasecmp@plt>:
  402aa0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402aa4:	ldr	x17, [x16, #464]
  402aa8:	add	x16, x16, #0x1d0
  402aac:	br	x17

0000000000402ab0 <realloc@plt>:
  402ab0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ab4:	ldr	x17, [x16, #472]
  402ab8:	add	x16, x16, #0x1d8
  402abc:	br	x17

0000000000402ac0 <__ctype_toupper_loc@plt>:
  402ac0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ac4:	ldr	x17, [x16, #480]
  402ac8:	add	x16, x16, #0x1e0
  402acc:	br	x17

0000000000402ad0 <rewind@plt>:
  402ad0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ad4:	ldr	x17, [x16, #488]
  402ad8:	add	x16, x16, #0x1e8
  402adc:	br	x17

0000000000402ae0 <strerror@plt>:
  402ae0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ae4:	ldr	x17, [x16, #496]
  402ae8:	add	x16, x16, #0x1f0
  402aec:	br	x17

0000000000402af0 <close@plt>:
  402af0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402af4:	ldr	x17, [x16, #504]
  402af8:	add	x16, x16, #0x1f8
  402afc:	br	x17

0000000000402b00 <sigaction@plt>:
  402b00:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b04:	ldr	x17, [x16, #512]
  402b08:	add	x16, x16, #0x200
  402b0c:	br	x17

0000000000402b10 <strrchr@plt>:
  402b10:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b14:	ldr	x17, [x16, #520]
  402b18:	add	x16, x16, #0x208
  402b1c:	br	x17

0000000000402b20 <__gmon_start__@plt>:
  402b20:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b24:	ldr	x17, [x16, #528]
  402b28:	add	x16, x16, #0x210
  402b2c:	br	x17

0000000000402b30 <abort@plt>:
  402b30:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b34:	ldr	x17, [x16, #536]
  402b38:	add	x16, x16, #0x218
  402b3c:	br	x17

0000000000402b40 <puts@plt>:
  402b40:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b44:	ldr	x17, [x16, #544]
  402b48:	add	x16, x16, #0x220
  402b4c:	br	x17

0000000000402b50 <textdomain@plt>:
  402b50:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b54:	ldr	x17, [x16, #552]
  402b58:	add	x16, x16, #0x228
  402b5c:	br	x17

0000000000402b60 <strcmp@plt>:
  402b60:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b64:	ldr	x17, [x16, #560]
  402b68:	add	x16, x16, #0x230
  402b6c:	br	x17

0000000000402b70 <getpwuid@plt>:
  402b70:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b74:	ldr	x17, [x16, #568]
  402b78:	add	x16, x16, #0x238
  402b7c:	br	x17

0000000000402b80 <__ctype_b_loc@plt>:
  402b80:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b84:	ldr	x17, [x16, #576]
  402b88:	add	x16, x16, #0x240
  402b8c:	br	x17

0000000000402b90 <strtol@plt>:
  402b90:	adrp	x16, 428000 <ferror@plt+0x25210>
  402b94:	ldr	x17, [x16, #584]
  402b98:	add	x16, x16, #0x248
  402b9c:	br	x17

0000000000402ba0 <fread@plt>:
  402ba0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ba4:	ldr	x17, [x16, #592]
  402ba8:	add	x16, x16, #0x250
  402bac:	br	x17

0000000000402bb0 <strtof@plt>:
  402bb0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402bb4:	ldr	x17, [x16, #600]
  402bb8:	add	x16, x16, #0x258
  402bbc:	br	x17

0000000000402bc0 <free@plt>:
  402bc0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402bc4:	ldr	x17, [x16, #608]
  402bc8:	add	x16, x16, #0x260
  402bcc:	br	x17

0000000000402bd0 <readeither@plt>:
  402bd0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402bd4:	ldr	x17, [x16, #616]
  402bd8:	add	x16, x16, #0x268
  402bdc:	br	x17

0000000000402be0 <closeproc@plt>:
  402be0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402be4:	ldr	x17, [x16, #624]
  402be8:	add	x16, x16, #0x270
  402bec:	br	x17

0000000000402bf0 <freopen@plt>:
  402bf0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402bf4:	ldr	x17, [x16, #632]
  402bf8:	add	x16, x16, #0x278
  402bfc:	br	x17

0000000000402c00 <strspn@plt>:
  402c00:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c04:	ldr	x17, [x16, #640]
  402c08:	add	x16, x16, #0x280
  402c0c:	br	x17

0000000000402c10 <strchr@plt>:
  402c10:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c14:	ldr	x17, [x16, #648]
  402c18:	add	x16, x16, #0x288
  402c1c:	br	x17

0000000000402c20 <get_pid_digits@plt>:
  402c20:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c24:	ldr	x17, [x16, #656]
  402c28:	add	x16, x16, #0x290
  402c2c:	br	x17

0000000000402c30 <look_up_our_self@plt>:
  402c30:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c34:	ldr	x17, [x16, #664]
  402c38:	add	x16, x16, #0x298
  402c3c:	br	x17

0000000000402c40 <fflush@plt>:
  402c40:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c44:	ldr	x17, [x16, #672]
  402c48:	add	x16, x16, #0x2a0
  402c4c:	br	x17

0000000000402c50 <strcpy@plt>:
  402c50:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c54:	ldr	x17, [x16, #680]
  402c58:	add	x16, x16, #0x2a8
  402c5c:	br	x17

0000000000402c60 <readproc@plt>:
  402c60:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c64:	ldr	x17, [x16, #688]
  402c68:	add	x16, x16, #0x2b0
  402c6c:	br	x17

0000000000402c70 <openproc@plt>:
  402c70:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c74:	ldr	x17, [x16, #696]
  402c78:	add	x16, x16, #0x2b8
  402c7c:	br	x17

0000000000402c80 <read@plt>:
  402c80:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c84:	ldr	x17, [x16, #704]
  402c88:	add	x16, x16, #0x2c0
  402c8c:	br	x17

0000000000402c90 <memchr@plt>:
  402c90:	adrp	x16, 428000 <ferror@plt+0x25210>
  402c94:	ldr	x17, [x16, #712]
  402c98:	add	x16, x16, #0x2c8
  402c9c:	br	x17

0000000000402ca0 <tcsetattr@plt>:
  402ca0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ca4:	ldr	x17, [x16, #720]
  402ca8:	add	x16, x16, #0x2d0
  402cac:	br	x17

0000000000402cb0 <sprint_uptime@plt>:
  402cb0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402cb4:	ldr	x17, [x16, #728]
  402cb8:	add	x16, x16, #0x2d8
  402cbc:	br	x17

0000000000402cc0 <strstr@plt>:
  402cc0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402cc4:	ldr	x17, [x16, #736]
  402cc8:	add	x16, x16, #0x2e0
  402ccc:	br	x17

0000000000402cd0 <usleep@plt>:
  402cd0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402cd4:	ldr	x17, [x16, #744]
  402cd8:	add	x16, x16, #0x2e8
  402cdc:	br	x17

0000000000402ce0 <dcgettext@plt>:
  402ce0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402ce4:	ldr	x17, [x16, #752]
  402ce8:	add	x16, x16, #0x2f0
  402cec:	br	x17

0000000000402cf0 <__isoc99_sscanf@plt>:
  402cf0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402cf4:	ldr	x17, [x16, #760]
  402cf8:	add	x16, x16, #0x2f8
  402cfc:	br	x17

0000000000402d00 <vsnprintf@plt>:
  402d00:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d04:	ldr	x17, [x16, #768]
  402d08:	add	x16, x16, #0x300
  402d0c:	br	x17

0000000000402d10 <dup2@plt>:
  402d10:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d14:	ldr	x17, [x16, #776]
  402d18:	add	x16, x16, #0x308
  402d1c:	br	x17

0000000000402d20 <strncpy@plt>:
  402d20:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d24:	ldr	x17, [x16, #784]
  402d28:	add	x16, x16, #0x310
  402d2c:	br	x17

0000000000402d30 <pclose@plt>:
  402d30:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d34:	ldr	x17, [x16, #792]
  402d38:	add	x16, x16, #0x318
  402d3c:	br	x17

0000000000402d40 <__errno_location@plt>:
  402d40:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d44:	ldr	x17, [x16, #800]
  402d48:	add	x16, x16, #0x320
  402d4c:	br	x17

0000000000402d50 <getenv@plt>:
  402d50:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d54:	ldr	x17, [x16, #808]
  402d58:	add	x16, x16, #0x328
  402d5c:	br	x17

0000000000402d60 <setpriority@plt>:
  402d60:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d64:	ldr	x17, [x16, #816]
  402d68:	add	x16, x16, #0x330
  402d6c:	br	x17

0000000000402d70 <mkdir@plt>:
  402d70:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d74:	ldr	x17, [x16, #824]
  402d78:	add	x16, x16, #0x338
  402d7c:	br	x17

0000000000402d80 <procps_linux_version@plt>:
  402d80:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d84:	ldr	x17, [x16, #832]
  402d88:	add	x16, x16, #0x340
  402d8c:	br	x17

0000000000402d90 <fprintf@plt>:
  402d90:	adrp	x16, 428000 <ferror@plt+0x25210>
  402d94:	ldr	x17, [x16, #840]
  402d98:	add	x16, x16, #0x348
  402d9c:	br	x17

0000000000402da0 <numa_uninit@plt>:
  402da0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402da4:	ldr	x17, [x16, #848]
  402da8:	add	x16, x16, #0x350
  402dac:	br	x17

0000000000402db0 <fgets@plt>:
  402db0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402db4:	ldr	x17, [x16, #856]
  402db8:	add	x16, x16, #0x358
  402dbc:	br	x17

0000000000402dc0 <strcasestr@plt>:
  402dc0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402dc4:	ldr	x17, [x16, #864]
  402dc8:	add	x16, x16, #0x360
  402dcc:	br	x17

0000000000402dd0 <ioctl@plt>:
  402dd0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402dd4:	ldr	x17, [x16, #872]
  402dd8:	add	x16, x16, #0x368
  402ddc:	br	x17

0000000000402de0 <setlocale@plt>:
  402de0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402de4:	ldr	x17, [x16, #880]
  402de8:	add	x16, x16, #0x370
  402dec:	br	x17

0000000000402df0 <ferror@plt>:
  402df0:	adrp	x16, 428000 <ferror@plt+0x25210>
  402df4:	ldr	x17, [x16, #888]
  402df8:	add	x16, x16, #0x378
  402dfc:	br	x17

Disassembly of section .text:

0000000000402e00 <.text>:
  402e00:	stp	x29, x30, [sp, #-272]!
  402e04:	mov	x29, sp
  402e08:	ldr	x0, [x1]
  402e0c:	stp	x19, x20, [sp, #16]
  402e10:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  402e14:	add	x20, x20, #0x428
  402e18:	stp	x21, x22, [sp, #32]
  402e1c:	adrp	x21, 428000 <ferror@plt+0x25210>
  402e20:	add	x21, x21, #0x390
  402e24:	stp	x23, x24, [sp, #48]
  402e28:	mov	x24, x1
  402e2c:	stp	x25, x26, [sp, #64]
  402e30:	bl	404150 <ferror@plt+0x1360>
  402e34:	adrp	x3, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  402e38:	add	x22, x21, #0x34
  402e3c:	add	x23, x20, #0x328
  402e40:	add	x3, x3, #0x198
  402e44:	mov	w19, #0x0                   	// #0
  402e48:	add	w19, w19, #0x1
  402e4c:	str	w19, [x3, #140]
  402e50:	mov	x1, x22
  402e54:	mov	x0, x3
  402e58:	mov	x2, #0x8c                  	// #140
  402e5c:	bl	402700 <memcpy@plt>
  402e60:	mov	x3, x0
  402e64:	add	x9, x0, #0x240
  402e68:	add	x10, x3, #0x468
  402e6c:	add	x11, x3, #0x488
  402e70:	add	x8, x0, #0xc0
  402e74:	add	x7, x0, #0x100
  402e78:	add	x6, x0, #0x140
  402e7c:	add	x5, x0, #0x180
  402e80:	stp	x23, x23, [x10]
  402e84:	add	x4, x0, #0x1c0
  402e88:	add	x2, x0, #0x200
  402e8c:	stp	x9, x8, [x10, #16]
  402e90:	add	x1, x0, #0x4f0
  402e94:	sub	x0, x0, #0x680
  402e98:	stp	x7, x6, [x11]
  402e9c:	add	x22, x22, #0x8c
  402ea0:	cmp	w19, #0x4
  402ea4:	stp	x5, x4, [x11, #16]
  402ea8:	str	x2, [x3, #1192]
  402eac:	add	x3, x3, #0x5b8
  402eb0:	stur	x1, [x3, #-216]
  402eb4:	stur	x0, [x3, #-208]
  402eb8:	b.ne	402e48 <ferror@plt+0x58>  // b.any
  402ebc:	adrp	x22, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  402ec0:	add	x22, x22, #0xd0
  402ec4:	adrp	x19, 429000 <ferror@plt+0x26210>
  402ec8:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  402ecc:	add	x19, x19, #0x328
  402ed0:	add	x2, x2, #0x1f8
  402ed4:	fmov	s0, #1.500000000000000000e+00
  402ed8:	str	x2, [x22, #1456]
  402edc:	str	x22, [x22, #5840]
  402ee0:	adrp	x26, 411000 <ferror@plt+0xe210>
  402ee4:	add	x26, x26, #0x810
  402ee8:	adrp	x0, 411000 <ferror@plt+0xe210>
  402eec:	mov	x1, x26
  402ef0:	add	x0, x0, #0xb18
  402ef4:	str	x22, [x19, #8]
  402ef8:	str	s0, [sp, #128]
  402efc:	bl	402950 <fopen@plt>
  402f00:	mov	x23, x0
  402f04:	cbz	x0, 402f54 <ferror@plt+0x164>
  402f08:	mov	x2, x0
  402f0c:	mov	w1, #0x80                  	// #128
  402f10:	add	x0, sp, #0x90
  402f14:	bl	402db0 <fgets@plt>
  402f18:	cbz	x0, 402f4c <ferror@plt+0x15c>
  402f1c:	mov	w3, #0x1                   	// #1
  402f20:	mov	x2, x23
  402f24:	add	x0, sp, #0x90
  402f28:	mov	w1, #0x80                  	// #128
  402f2c:	str	w3, [x20, #2532]
  402f30:	bl	402db0 <fgets@plt>
  402f34:	cbz	x0, 402f4c <ferror@plt+0x15c>
  402f38:	adrp	x1, 411000 <ferror@plt+0xe210>
  402f3c:	add	x0, sp, #0x90
  402f40:	add	x2, x21, #0x2c
  402f44:	add	x1, x1, #0xb28
  402f48:	bl	402cf0 <__isoc99_sscanf@plt>
  402f4c:	mov	x0, x23
  402f50:	bl	402930 <fclose@plt>
  402f54:	adrp	x0, 411000 <ferror@plt+0xe210>
  402f58:	add	x0, x0, #0xb30
  402f5c:	strb	wzr, [x19, #2128]
  402f60:	bl	402d50 <getenv@plt>
  402f64:	mov	x23, x0
  402f68:	cbz	x0, 402f78 <ferror@plt+0x188>
  402f6c:	ldrb	w0, [x0]
  402f70:	cmp	w0, #0x2f
  402f74:	b.eq	403710 <ferror@plt+0x920>  // b.none
  402f78:	bl	402850 <getuid@plt>
  402f7c:	bl	402b70 <getpwuid@plt>
  402f80:	mov	x23, x0
  402f84:	cbz	x0, 402fa0 <ferror@plt+0x1b0>
  402f88:	ldr	x23, [x0, #32]
  402f8c:	cbz	x23, 402fa0 <ferror@plt+0x1b0>
  402f90:	ldrb	w0, [x23]
  402f94:	cmp	w0, #0x2f
  402f98:	b.eq	403710 <ferror@plt+0x920>  // b.none
  402f9c:	mov	x23, #0x0                   	// #0
  402fa0:	mov	x1, x26
  402fa4:	add	x0, x19, #0x850
  402fa8:	bl	402950 <fopen@plt>
  402fac:	mov	x25, x0
  402fb0:	cbz	x0, 4037f8 <ferror@plt+0xa08>
  402fb4:	add	x2, sp, #0x80
  402fb8:	add	x1, x19, #0x850
  402fbc:	mov	x0, x25
  402fc0:	bl	406008 <ferror@plt+0x3218>
  402fc4:	mov	x23, x0
  402fc8:	mov	x0, x25
  402fcc:	bl	402930 <fclose@plt>
  402fd0:	cbnz	x23, 403c54 <ferror@plt+0xe64>
  402fd4:	stp	d8, d9, [sp, #96]
  402fd8:	bl	402850 <getuid@plt>
  402fdc:	cbz	w0, 403048 <ferror@plt+0x258>
  402fe0:	ldr	w0, [x20, #2532]
  402fe4:	cbz	w0, 40304c <ferror@plt+0x25c>
  402fe8:	ldr	x23, [x24, #8]
  402fec:	mov	w0, #0x7f7fffff            	// #2139095039
  402ff0:	str	w0, [sp, #128]
  402ff4:	add	x24, x24, #0x8
  402ff8:	cbz	x23, 403110 <ferror@plt+0x320>
  402ffc:	adrp	x25, 412000 <ferror@plt+0xf210>
  403000:	movi	v8.2s, #0x44, lsl #24
  403004:	add	x25, x25, #0xf8
  403008:	add	x25, x25, #0x200
  40300c:	nop
  403010:	ldrb	w1, [x23]
  403014:	add	x24, x24, #0x8
  403018:	cbz	w1, 4030e8 <ferror@plt+0x2f8>
  40301c:	stp	x27, x28, [sp, #80]
  403020:	sub	w2, w1, #0x2d
  403024:	cmp	w2, #0x4a
  403028:	b.ls	403058 <ferror@plt+0x268>  // b.plast
  40302c:	adrp	x3, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403030:	add	x3, x3, #0x818
  403034:	ldr	x2, [x19, #40]
  403038:	ldr	x0, [x3, #592]
  40303c:	ldr	x3, [x3, #600]
  403040:	bl	404408 <ferror@plt+0x1618>
  403044:	bl	4057c8 <ferror@plt+0x29d8>
  403048:	str	wzr, [x20, #2532]
  40304c:	ldr	s0, [sp, #128]
  403050:	str	s0, [x21, #44]
  403054:	b	402fe8 <ferror@plt+0x1f8>
  403058:	adrp	x0, 412000 <ferror@plt+0xf210>
  40305c:	add	x0, x0, #0x5c
  403060:	ldrh	w0, [x0, w2, uxtw #1]
  403064:	adr	x2, 403070 <ferror@plt+0x280>
  403068:	add	x0, x2, w0, sxth #2
  40306c:	br	x0
  403070:	ldr	w0, [x19, #4048]
  403074:	cbnz	w0, 403afc <ferror@plt+0xd0c>
  403078:	ldr	x0, [x19, #8]
  40307c:	ldr	w2, [x0, #380]
  403080:	cbnz	w2, 403afc <ferror@plt+0xd0c>
  403084:	ldrb	w2, [x23, #1]
  403088:	add	x23, x23, #0x1
  40308c:	cbnz	w2, 40309c <ferror@plt+0x2ac>
  403090:	ldr	x23, [x24]
  403094:	cbz	x23, 403bac <ferror@plt+0xdbc>
  403098:	add	x24, x24, #0x8
  40309c:	mov	w2, w1
  4030a0:	mov	x1, x23
  4030a4:	bl	404b38 <ferror@plt+0x1d48>
  4030a8:	cbnz	x0, 403af8 <ferror@plt+0xd08>
  4030ac:	mov	x0, x23
  4030b0:	bl	402780 <strlen@plt>
  4030b4:	add	x23, x23, x0
  4030b8:	ldrb	w0, [x23]
  4030bc:	cbz	w0, 4030dc <ferror@plt+0x2ec>
  4030c0:	add	x0, x23, #0x1
  4030c4:	mov	x1, x25
  4030c8:	bl	402c00 <strspn@plt>
  4030cc:	add	x23, x23, x0
  4030d0:	ldrb	w0, [x23]
  4030d4:	cmp	w0, #0x0
  4030d8:	cinc	x23, x23, ne  // ne = any
  4030dc:	ldrb	w1, [x23]
  4030e0:	cbnz	w1, 403020 <ferror@plt+0x230>
  4030e4:	ldp	x27, x28, [sp, #80]
  4030e8:	ldr	x23, [x24]
  4030ec:	cbnz	x23, 403010 <ferror@plt+0x220>
  4030f0:	ldr	s1, [sp, #128]
  4030f4:	mov	w0, #0x7f7fffff            	// #2139095039
  4030f8:	fmov	s0, w0
  4030fc:	fcmpe	s1, s0
  403100:	b.pl	403110 <ferror@plt+0x320>  // b.nfrst
  403104:	ldr	w0, [x20, #2532]
  403108:	cbnz	w0, 403c1c <ferror@plt+0xe2c>
  40310c:	str	s1, [x21, #44]
  403110:	ldur	w0, [x20, #-112]
  403114:	mov	x2, #0x0                   	// #0
  403118:	mov	w1, #0x1                   	// #1
  40311c:	cbnz	w0, 403adc <ferror@plt+0xcec>
  403120:	add	x24, x19, #0xfe8
  403124:	mov	x0, #0x0                   	// #0
  403128:	bl	4027f0 <setupterm@plt>
  40312c:	mov	x1, x24
  403130:	mov	w0, #0x0                   	// #0
  403134:	bl	402900 <tcgetattr@plt>
  403138:	cmn	w0, #0x1
  40313c:	b.eq	403c0c <ferror@plt+0xe1c>  // b.none
  403140:	adrp	x0, 429000 <ferror@plt+0x26210>
  403144:	mov	w8, #0x21b                 	// #539
  403148:	ldp	x2, x3, [x24]
  40314c:	stp	x2, x3, [sp, #144]
  403150:	ldr	w6, [x19, #4128]
  403154:	ldr	x1, [x0, #760]
  403158:	mov	w3, #0x1                   	// #1
  40315c:	ldp	w0, w2, [sp, #144]
  403160:	str	w3, [x19, #4068]
  403164:	ldr	x7, [x1, #32]
  403168:	and	w0, w0, #0xfffffffe
  40316c:	ldr	w23, [sp, #156]
  403170:	orr	w0, w0, #0x2
  403174:	ldp	x4, x5, [x24, #16]
  403178:	and	w1, w23, #0xffffff7f
  40317c:	ldr	x25, [x7, #440]
  403180:	orr	w1, w1, w8
  403184:	ldp	x8, x9, [x24, #32]
  403188:	and	w2, w2, #0xffffe7ff
  40318c:	ldr	x7, [x19, #4120]
  403190:	stp	w0, w2, [sp, #144]
  403194:	str	w1, [sp, #156]
  403198:	stp	x4, x5, [sp, #160]
  40319c:	stp	x8, x9, [sp, #176]
  4031a0:	str	x7, [sp, #192]
  4031a4:	str	w6, [sp, #200]
  4031a8:	cbz	x25, 4031bc <ferror@plt+0x3cc>
  4031ac:	mov	x0, x25
  4031b0:	bl	402780 <strlen@plt>
  4031b4:	cmp	x0, #0x1
  4031b8:	b.eq	403ad0 <ferror@plt+0xce0>  // b.none
  4031bc:	mov	w3, #0xfffffd65            	// #-667
  4031c0:	and	w3, w23, w3
  4031c4:	orr	w3, w3, #0x1
  4031c8:	mov	w4, #0x100                 	// #256
  4031cc:	add	x2, sp, #0x90
  4031d0:	mov	w1, #0x2                   	// #2
  4031d4:	mov	w0, #0x0                   	// #0
  4031d8:	str	w3, [sp, #156]
  4031dc:	strh	w4, [sp, #166]
  4031e0:	bl	402ca0 <tcsetattr@plt>
  4031e4:	cmn	w0, #0x1
  4031e8:	b.eq	403c2c <ferror@plt+0xe3c>  // b.none
  4031ec:	add	x1, x20, #0x2c0
  4031f0:	mov	w0, #0x0                   	// #0
  4031f4:	bl	402900 <tcgetattr@plt>
  4031f8:	adrp	x0, 429000 <ferror@plt+0x26210>
  4031fc:	adrp	x1, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  403200:	add	x1, x1, #0x528
  403204:	mov	x2, #0x800                 	// #2048
  403208:	ldr	x0, [x0, #688]
  40320c:	add	x1, x1, #0x3a8
  403210:	bl	402830 <setbuffer@plt>
  403214:	mov	w0, #0x0                   	// #0
  403218:	bl	407580 <ferror@plt+0x4790>
  40321c:	mov	x23, x22
  403220:	mov	w24, #0x4                   	// #4
  403224:	mov	x0, x23
  403228:	add	x1, x23, #0xec
  40322c:	bl	404550 <ferror@plt+0x1760>
  403230:	ldur	w0, [x20, #-112]
  403234:	cbnz	w0, 403240 <ferror@plt+0x450>
  403238:	mov	x0, x23
  40323c:	bl	406db8 <ferror@plt+0x3fc8>
  403240:	mov	x0, #0x100                 	// #256
  403244:	bl	405e48 <ferror@plt+0x3058>
  403248:	str	x0, [x23, #1424]
  40324c:	subs	w24, w24, #0x1
  403250:	str	wzr, [x23, #1432]
  403254:	add	x23, x23, #0x5b8
  403258:	b.ne	403224 <ferror@plt+0x434>  // b.any
  40325c:	ldur	w0, [x20, #-112]
  403260:	cbnz	w0, 403920 <ferror@plt+0xb30>
  403264:	add	x0, x20, #0x3f0
  403268:	str	x0, [x21, #648]
  40326c:	bl	402840 <putp@plt>
  403270:	adrp	x23, 429000 <ferror@plt+0x26210>
  403274:	bl	408290 <ferror@plt+0x54a0>
  403278:	ldr	x0, [x23, #672]
  40327c:	bl	402910 <fileno@plt>
  403280:	bl	4027c0 <dup@plt>
  403284:	str	w0, [x21, #628]
  403288:	tbnz	w0, #31, 4032a4 <ferror@plt+0x4b4>
  40328c:	ldr	x2, [x23, #672]
  403290:	adrp	x1, 411000 <ferror@plt+0xe210>
  403294:	adrp	x0, 411000 <ferror@plt+0xe210>
  403298:	add	x1, x1, #0xba8
  40329c:	add	x0, x0, #0xbb0
  4032a0:	bl	402bf0 <freopen@plt>
  4032a4:	add	x0, x20, #0x470
  4032a8:	bl	4029c0 <sigemptyset@plt>
  4032ac:	mov	w1, #0x6b28                	// #27432
  4032b0:	mov	w0, #0x447a0000            	// #1148846080
  4032b4:	movk	w1, #0x4e6e, lsl #16
  4032b8:	fmov	s9, w0
  4032bc:	fmov	s8, w1
  4032c0:	bl	40e768 <ferror@plt+0xb978>
  4032c4:	ldr	w0, [x21, #3144]
  4032c8:	cmp	w0, #0x0
  4032cc:	b.le	4032d8 <ferror@plt+0x4e8>
  4032d0:	sub	w0, w0, #0x1
  4032d4:	str	w0, [x21, #3144]
  4032d8:	ldr	w0, [x21, #3144]
  4032dc:	cbz	w0, 4038f0 <ferror@plt+0xb00>
  4032e0:	ldr	s0, [x21, #44]
  4032e4:	ldur	w23, [x20, #-112]
  4032e8:	fcvtzs	s1, s0
  4032ec:	fcvtzs	x0, s0
  4032f0:	scvtf	s1, s1
  4032f4:	str	x0, [sp, #128]
  4032f8:	fsub	s0, s0, s1
  4032fc:	fmul	s0, s0, s8
  403300:	fcvtzs	x0, s0
  403304:	str	x0, [sp, #136]
  403308:	cbz	w23, 403778 <ferror@plt+0x988>
  40330c:	add	x4, sp, #0x80
  403310:	mov	x5, #0x0                   	// #0
  403314:	mov	x3, #0x0                   	// #0
  403318:	mov	x2, #0x0                   	// #0
  40331c:	mov	x1, #0x0                   	// #0
  403320:	mov	w0, #0x0                   	// #0
  403324:	bl	402a80 <pselect@plt>
  403328:	b	4032c0 <ferror@plt+0x4d0>
  40332c:	ldr	x1, [x19, #8]
  403330:	ldr	w0, [x1, #204]
  403334:	eor	w0, w0, #0x40
  403338:	str	w0, [x1, #204]
  40333c:	b	4030d0 <ferror@plt+0x2e0>
  403340:	mov	w0, #0x1                   	// #1
  403344:	str	w0, [x20, #420]
  403348:	b	4030d0 <ferror@plt+0x2e0>
  40334c:	ldrb	w26, [x23, #1]
  403350:	add	x23, x23, #0x1
  403354:	cbnz	w26, 403368 <ferror@plt+0x578>
  403358:	ldr	x23, [x24]
  40335c:	cbz	x23, 403bd0 <ferror@plt+0xde0>
  403360:	ldrb	w26, [x23]
  403364:	add	x24, x24, #0x8
  403368:	bl	4028e0 <__ctype_tolower_loc@plt>
  40336c:	adrp	x27, 411000 <ferror@plt+0xe210>
  403370:	ldr	x2, [x0]
  403374:	mov	w1, w26
  403378:	add	x27, x27, #0xb98
  40337c:	mov	x0, x27
  403380:	ldr	w1, [x2, x1, lsl #2]
  403384:	bl	402c10 <strchr@plt>
  403388:	cbz	x0, 403b98 <ferror@plt+0xda8>
  40338c:	sub	x0, x0, x27
  403390:	str	w0, [x21, #616]
  403394:	b	4030d0 <ferror@plt+0x2e0>
  403398:	ldr	x2, [x19, #8]
  40339c:	ldr	w1, [x2, #204]
  4033a0:	and	w3, w1, #0xffff7fff
  4033a4:	eor	w0, w1, #0x8000
  4033a8:	tst	x1, #0x400000
  4033ac:	csel	w0, w0, w3, eq  // eq = none
  4033b0:	and	w0, w0, #0xffbfffff
  4033b4:	orr	w0, w0, #0x2000
  4033b8:	str	w0, [x2, #204]
  4033bc:	b	4030d0 <ferror@plt+0x2e0>
  4033c0:	ldrb	w0, [x23, #1]
  4033c4:	cbz	w0, 4036d0 <ferror@plt+0x8e0>
  4033c8:	add	x23, x23, #0x1
  4033cc:	adrp	x1, 411000 <ferror@plt+0xe210>
  4033d0:	mov	x0, x23
  4033d4:	add	x1, x1, #0xb90
  4033d8:	bl	402c00 <strspn@plt>
  4033dc:	cbz	x0, 4030dc <ferror@plt+0x2ec>
  4033e0:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4033e4:	add	x0, x0, #0x818
  4033e8:	ldr	x2, [x19, #40]
  4033ec:	mov	x1, x23
  4033f0:	ldr	x3, [x0, #600]
  4033f4:	ldr	x0, [x0, #696]
  4033f8:	bl	404408 <ferror@plt+0x1618>
  4033fc:	bl	4057c8 <ferror@plt+0x29d8>
  403400:	fmov	s0, #-1.000000000000000000e+00
  403404:	str	s0, [sp, #144]
  403408:	ldrb	w0, [x23, #1]
  40340c:	cbz	w0, 4036c0 <ferror@plt+0x8d0>
  403410:	add	x26, x23, #0x1
  403414:	mov	x28, #0x0                   	// #0
  403418:	mov	x1, x25
  40341c:	mov	x0, x26
  403420:	bl	402c00 <strspn@plt>
  403424:	mov	x27, x0
  403428:	cbnz	w0, 403684 <ferror@plt+0x894>
  40342c:	mov	w0, #0xffffffff            	// #-1
  403430:	add	x23, x23, #0x1
  403434:	str	w0, [x20, #172]
  403438:	b	4030dc <ferror@plt+0x2ec>
  40343c:	mov	w0, #0x1                   	// #1
  403440:	str	w0, [x20, #2532]
  403444:	b	4030d0 <ferror@plt+0x2e0>
  403448:	ldr	x0, [x19, #8]
  40344c:	ldr	w0, [x0, #380]
  403450:	cbnz	w0, 403afc <ferror@plt+0xd0c>
  403454:	adrp	x27, 411000 <ferror@plt+0xe210>
  403458:	adrp	x26, 411000 <ferror@plt+0xe210>
  40345c:	add	x27, x27, #0x7c0
  403460:	add	x26, x26, #0xba0
  403464:	nop
  403468:	ldrb	w0, [x23, #1]
  40346c:	add	x28, x23, #0x1
  403470:	cbnz	w0, 403480 <ferror@plt+0x690>
  403474:	ldr	x28, [x24]
  403478:	cbz	x28, 40390c <ferror@plt+0xb1c>
  40347c:	add	x24, x24, #0x8
  403480:	ldr	w23, [x19, #4048]
  403484:	cmp	w23, #0x13
  403488:	b.gt	4038f8 <ferror@plt+0xb08>
  40348c:	add	x2, sp, #0x90
  403490:	mov	x1, x27
  403494:	mov	x0, x28
  403498:	bl	402cf0 <__isoc99_sscanf@plt>
  40349c:	cmp	w0, #0x1
  4034a0:	b.ne	4036fc <ferror@plt+0x90c>  // b.any
  4034a4:	mov	x1, x26
  4034a8:	mov	x0, x28
  4034ac:	bl	402a50 <strpbrk@plt>
  4034b0:	cbnz	x0, 4036fc <ferror@plt+0x90c>
  4034b4:	ldr	w0, [sp, #144]
  4034b8:	cbz	w0, 40365c <ferror@plt+0x86c>
  4034bc:	cmp	w23, #0x0
  4034c0:	b.le	403670 <ferror@plt+0x880>
  4034c4:	sub	w2, w23, #0x1
  4034c8:	add	x1, x20, #0x154
  4034cc:	add	x3, x20, #0x150
  4034d0:	add	x1, x1, w2, uxtw #2
  4034d4:	b	4034e4 <ferror@plt+0x6f4>
  4034d8:	add	x3, x3, #0x4
  4034dc:	cmp	x1, x3
  4034e0:	b.eq	403670 <ferror@plt+0x880>  // b.none
  4034e4:	ldr	w2, [x3]
  4034e8:	cmp	w2, w0
  4034ec:	b.ne	4034d8 <ferror@plt+0x6e8>  // b.any
  4034f0:	mov	x0, x28
  4034f4:	mov	w1, #0x2c                  	// #44
  4034f8:	bl	402c10 <strchr@plt>
  4034fc:	mov	x23, x0
  403500:	cbz	x0, 403510 <ferror@plt+0x720>
  403504:	ldrb	w0, [x0]
  403508:	cbnz	w0, 403468 <ferror@plt+0x678>
  40350c:	mov	x28, x23
  403510:	mov	x23, x28
  403514:	b	4030b8 <ferror@plt+0x2c8>
  403518:	ldr	x0, [x19, #8]
  40351c:	ldr	w1, [x0, #204]
  403520:	eor	w1, w1, #0x20
  403524:	stp	w1, wzr, [x0, #204]
  403528:	b	4030d0 <ferror@plt+0x2e0>
  40352c:	ldrb	w0, [x23, #1]
  403530:	add	x23, x23, #0x1
  403534:	cbnz	w0, 403544 <ferror@plt+0x754>
  403538:	ldr	x23, [x24]
  40353c:	cbz	x23, 403be4 <ferror@plt+0xdf4>
  403540:	add	x24, x24, #0x8
  403544:	add	x1, sp, #0x80
  403548:	mov	x0, x23
  40354c:	bl	406cf8 <ferror@plt+0x3f08>
  403550:	cbz	w0, 403b70 <ferror@plt+0xd80>
  403554:	ldr	s0, [sp, #128]
  403558:	fcmpe	s0, #0.0
  40355c:	b.pl	4030b8 <ferror@plt+0x2c8>  // b.nfrst
  403560:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403564:	ldr	x0, [x0, #2216]
  403568:	bl	4057c8 <ferror@plt+0x29d8>
  40356c:	ldr	x1, [x19, #8]
  403570:	ldr	w0, [x1, #204]
  403574:	eor	w0, w0, #0x80
  403578:	str	w0, [x1, #204]
  40357c:	b	4030d0 <ferror@plt+0x2e0>
  403580:	mov	w0, #0x1                   	// #1
  403584:	stur	w0, [x20, #-112]
  403588:	b	4030d0 <ferror@plt+0x2e0>
  40358c:	ldrb	w0, [x23, #1]
  403590:	add	x23, x23, #0x1
  403594:	cbnz	w0, 4035a8 <ferror@plt+0x7b8>
  403598:	ldr	x23, [x24]
  40359c:	cbz	x23, 403bf8 <ferror@plt+0xe08>
  4035a0:	ldrb	w0, [x23]
  4035a4:	add	x24, x24, #0x8
  4035a8:	cmp	w0, #0x2b
  4035ac:	b.eq	4036e4 <ferror@plt+0x8f4>  // b.none
  4035b0:	cmp	w0, #0x2d
  4035b4:	b.ne	4035cc <ferror@plt+0x7dc>  // b.any
  4035b8:	ldr	x1, [x19, #8]
  4035bc:	add	x23, x23, #0x1
  4035c0:	ldr	w0, [x1, #204]
  4035c4:	and	w0, w0, #0xfffffffb
  4035c8:	str	w0, [x1, #204]
  4035cc:	adrp	x27, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4035d0:	mov	x26, #0x0                   	// #0
  4035d4:	add	x27, x27, #0xd28
  4035d8:	b	4035e8 <ferror@plt+0x7f8>
  4035dc:	add	x26, x26, #0x1
  4035e0:	cmp	x26, #0x3a
  4035e4:	b.eq	403b84 <ferror@plt+0xd94>  // b.none
  4035e8:	ldr	x1, [x27, x26, lsl #3]
  4035ec:	mov	x0, x23
  4035f0:	bl	402b60 <strcmp@plt>
  4035f4:	cbnz	w0, 4035dc <ferror@plt+0x7ec>
  4035f8:	ldr	x1, [x19, #8]
  4035fc:	mov	x0, x23
  403600:	ldr	w2, [x1, #204]
  403604:	and	w2, w2, #0xfffffffd
  403608:	stp	w26, w2, [x1, #200]
  40360c:	bl	402780 <strlen@plt>
  403610:	add	x23, x23, x0
  403614:	b	4030b8 <ferror@plt+0x2c8>
  403618:	ldrb	w0, [x23, #1]
  40361c:	add	x23, x23, #0x1
  403620:	cbnz	w0, 403630 <ferror@plt+0x840>
  403624:	ldr	x23, [x24]
  403628:	cbz	x23, 403bbc <ferror@plt+0xdcc>
  40362c:	add	x24, x24, #0x8
  403630:	add	x1, sp, #0x90
  403634:	mov	x0, x23
  403638:	bl	407478 <ferror@plt+0x4688>
  40363c:	cbz	w0, 403b08 <ferror@plt+0xd18>
  403640:	ldr	s0, [sp, #144]
  403644:	fmov	s1, #1.000000000000000000e+00
  403648:	fcmpe	s0, s1
  40364c:	b.mi	403b08 <ferror@plt+0xd18>  // b.first
  403650:	fcvtzs	s0, s0
  403654:	str	s0, [x21, #3144]
  403658:	b	4030b8 <ferror@plt+0x2c8>
  40365c:	bl	402940 <getpid@plt>
  403660:	str	w0, [sp, #144]
  403664:	cmp	w23, #0x0
  403668:	b.gt	4034c4 <ferror@plt+0x6d4>
  40366c:	nop
  403670:	add	x1, x20, #0x150
  403674:	add	w2, w23, #0x1
  403678:	str	w2, [x19, #4048]
  40367c:	str	w0, [x1, w23, sxtw #2]
  403680:	b	4034f0 <ferror@plt+0x700>
  403684:	add	x1, sp, #0x90
  403688:	mov	x0, x26
  40368c:	bl	407478 <ferror@plt+0x4688>
  403690:	cbz	w0, 403ae8 <ferror@plt+0xcf8>
  403694:	ldr	s0, [sp, #144]
  403698:	fmov	s1, #3.000000000000000000e+00
  40369c:	fcmpe	s0, s1
  4036a0:	b.mi	403ae8 <ferror@plt+0xcf8>  // b.first
  4036a4:	fcmpe	s0, s8
  4036a8:	b.gt	403ae8 <ferror@plt+0xcf8>
  4036ac:	fcvtzs	s0, s0
  4036b0:	add	x23, x26, w27, sxtw
  4036b4:	add	x24, x24, x28, lsl #3
  4036b8:	str	s0, [x20, #172]
  4036bc:	b	4030dc <ferror@plt+0x2ec>
  4036c0:	ldr	x26, [x24]
  4036c4:	mov	x28, #0x1                   	// #1
  4036c8:	cbnz	x26, 403418 <ferror@plt+0x628>
  4036cc:	b	40342c <ferror@plt+0x63c>
  4036d0:	ldr	x0, [x24]
  4036d4:	cbz	x0, 4033cc <ferror@plt+0x5dc>
  4036d8:	add	x24, x24, #0x8
  4036dc:	mov	x23, x0
  4036e0:	b	4033cc <ferror@plt+0x5dc>
  4036e4:	ldr	x1, [x19, #8]
  4036e8:	add	x23, x23, #0x1
  4036ec:	ldr	w0, [x1, #204]
  4036f0:	orr	w0, w0, #0x4
  4036f4:	str	w0, [x1, #204]
  4036f8:	b	4035cc <ferror@plt+0x7dc>
  4036fc:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403700:	mov	x1, x28
  403704:	ldr	x0, [x0, #2152]
  403708:	bl	404408 <ferror@plt+0x1618>
  40370c:	bl	4057c8 <ferror@plt+0x29d8>
  403710:	ldr	x2, [x19, #40]
  403714:	mov	x1, x23
  403718:	adrp	x0, 411000 <ferror@plt+0xe210>
  40371c:	add	x0, x0, #0xc10
  403720:	bl	4044a8 <ferror@plt+0x16b8>
  403724:	b	402fa0 <ferror@plt+0x1b0>
  403728:	adrp	x3, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40372c:	add	x3, x3, #0x818
  403730:	ldr	x2, [x19, #40]
  403734:	adrp	x1, 411000 <ferror@plt+0xe210>
  403738:	ldr	x0, [x3, #376]
  40373c:	add	x1, x1, #0x9d0
  403740:	ldr	x3, [x3, #600]
  403744:	bl	404408 <ferror@plt+0x1618>
  403748:	bl	402b40 <puts@plt>
  40374c:	mov	x0, #0x0                   	// #0
  403750:	bl	405768 <ferror@plt+0x2978>
  403754:	adrp	x19, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403758:	add	x19, x19, #0xd28
  40375c:	add	x20, x19, #0x1d0
  403760:	ldr	x0, [x19], #8
  403764:	bl	402b40 <puts@plt>
  403768:	cmp	x20, x19
  40376c:	b.ne	403760 <ferror@plt+0x970>  // b.any
  403770:	mov	x0, #0x0                   	// #0
  403774:	bl	405768 <ferror@plt+0x2978>
  403778:	add	x0, sp, #0x90
  40377c:	add	x1, sp, #0x110
  403780:	str	xzr, [x0], #8
  403784:	cmp	x1, x0
  403788:	b.ne	403780 <ferror@plt+0x990>  // b.any
  40378c:	ldr	x6, [sp, #144]
  403790:	add	x5, x20, #0x470
  403794:	add	x4, sp, #0x80
  403798:	add	x1, sp, #0x90
  40379c:	orr	x6, x6, #0x1
  4037a0:	mov	x3, #0x0                   	// #0
  4037a4:	mov	x2, #0x0                   	// #0
  4037a8:	mov	w0, #0x1                   	// #1
  4037ac:	str	x6, [sp, #144]
  4037b0:	bl	402a80 <pselect@plt>
  4037b4:	cmp	w0, #0x0
  4037b8:	b.le	4032c0 <ferror@plt+0x4d0>
  4037bc:	mov	w0, #0x1                   	// #1
  4037c0:	bl	407580 <ferror@plt+0x4790>
  4037c4:	mov	w24, w0
  4037c8:	cmp	w0, #0x57
  4037cc:	b.eq	403940 <ferror@plt+0xb50>  // b.none
  4037d0:	b.gt	4038b4 <ferror@plt+0xac4>
  4037d4:	cbz	w0, 4037e0 <ferror@plt+0x9f0>
  4037d8:	cmp	w0, #0x1b
  4037dc:	b.ne	4038bc <ferror@plt+0xacc>  // b.any
  4037e0:	mov	w0, #0x1                   	// #1
  4037e4:	bl	404d38 <ferror@plt+0x1f48>
  4037e8:	add	x0, x20, #0x3f0
  4037ec:	str	x0, [x21, #648]
  4037f0:	bl	402840 <putp@plt>
  4037f4:	b	4032c0 <ferror@plt+0x4d0>
  4037f8:	adrp	x0, 411000 <ferror@plt+0xe210>
  4037fc:	add	x0, x0, #0xb38
  403800:	bl	402d50 <getenv@plt>
  403804:	mov	x25, x0
  403808:	cbz	x0, 403818 <ferror@plt+0xa28>
  40380c:	ldrb	w0, [x0]
  403810:	cmp	w0, #0x2f
  403814:	b.eq	403838 <ferror@plt+0xa48>  // b.none
  403818:	cbz	x23, 403874 <ferror@plt+0xa84>
  40381c:	mov	x1, x23
  403820:	adrp	x0, 411000 <ferror@plt+0xe210>
  403824:	add	x0, x0, #0xb48
  403828:	bl	404408 <ferror@plt+0x1618>
  40382c:	mov	w1, #0x1c0                 	// #448
  403830:	mov	x25, x0
  403834:	bl	402d70 <mkdir@plt>
  403838:	adrp	x0, 411000 <ferror@plt+0xe210>
  40383c:	mov	x1, x25
  403840:	add	x0, x0, #0xb58
  403844:	bl	4044a8 <ferror@plt+0x16b8>
  403848:	cbz	w0, 403874 <ferror@plt+0xa84>
  40384c:	add	x23, x19, #0x850
  403850:	mov	w1, #0x1c0                 	// #448
  403854:	mov	x0, x23
  403858:	bl	402d70 <mkdir@plt>
  40385c:	ldr	x2, [x19, #40]
  403860:	adrp	x0, 411000 <ferror@plt+0xe210>
  403864:	mov	x1, x25
  403868:	add	x0, x0, #0xb68
  40386c:	bl	4044a8 <ferror@plt+0x16b8>
  403870:	cbnz	w0, 40389c <ferror@plt+0xaac>
  403874:	adrp	x23, 411000 <ferror@plt+0xe210>
  403878:	add	x23, x23, #0xb78
  40387c:	mov	x1, x26
  403880:	mov	x0, x23
  403884:	bl	402950 <fopen@plt>
  403888:	mov	x25, x0
  40388c:	cbz	x0, 402fd4 <ferror@plt+0x1e4>
  403890:	mov	x1, x23
  403894:	add	x2, sp, #0x80
  403898:	b	402fc0 <ferror@plt+0x1d0>
  40389c:	mov	x0, x23
  4038a0:	mov	x1, x26
  4038a4:	bl	402950 <fopen@plt>
  4038a8:	mov	x25, x0
  4038ac:	cbz	x0, 403874 <ferror@plt+0xa84>
  4038b0:	b	402fb4 <ferror@plt+0x1c4>
  4038b4:	cmp	w0, #0x71
  4038b8:	b.eq	4038f0 <ferror@plt+0xb00>  // b.none
  4038bc:	add	x25, x21, #0xc60
  4038c0:	mov	w1, w24
  4038c4:	mov	x0, x25
  4038c8:	bl	402c10 <strchr@plt>
  4038cc:	cbnz	x0, 403b1c <ferror@plt+0xd2c>
  4038d0:	add	w23, w23, #0x1
  4038d4:	add	x25, x25, #0x88
  4038d8:	cmp	w23, #0x5
  4038dc:	b.ne	4038c0 <ferror@plt+0xad0>  // b.any
  4038e0:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4038e4:	ldr	x0, [x0, #2656]
  4038e8:	bl	409968 <ferror@plt+0x6b78>
  4038ec:	b	4037e0 <ferror@plt+0x9f0>
  4038f0:	stp	x27, x28, [sp, #80]
  4038f4:	b	403770 <ferror@plt+0x980>
  4038f8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4038fc:	mov	w1, #0x14                  	// #20
  403900:	ldr	x0, [x0, #2464]
  403904:	bl	404408 <ferror@plt+0x1618>
  403908:	bl	4057c8 <ferror@plt+0x29d8>
  40390c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403910:	mov	w1, #0x70                  	// #112
  403914:	ldr	x0, [x0, #2472]
  403918:	bl	404408 <ferror@plt+0x1618>
  40391c:	bl	4057c8 <ferror@plt+0x29d8>
  403920:	ldr	x3, [x19, #8]
  403924:	mov	x1, #0x1                   	// #1
  403928:	mov	w0, w1
  40392c:	ldr	w2, [x3, #204]
  403930:	and	w2, w2, #0xfff7ffff
  403934:	str	w2, [x3, #204]
  403938:	bl	402920 <signal@plt>
  40393c:	b	403270 <ferror@plt+0x480>
  403940:	ldr	w0, [x20, #328]
  403944:	adrp	x25, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403948:	cbnz	w0, 403a8c <ferror@plt+0xc9c>
  40394c:	add	x0, x25, #0x818
  403950:	str	x0, [sp, #120]
  403954:	add	x24, x19, #0x850
  403958:	adrp	x1, 411000 <ferror@plt+0xe210>
  40395c:	mov	x0, x24
  403960:	add	x1, x1, #0xba8
  403964:	bl	402950 <fopen@plt>
  403968:	mov	x23, x0
  40396c:	cbz	x0, 403b44 <ferror@plt+0xd54>
  403970:	ldr	x2, [x19, #40]
  403974:	adrp	x1, 411000 <ferror@plt+0xe210>
  403978:	add	x1, x1, #0xbc0
  40397c:	stp	x27, x28, [sp, #80]
  403980:	adrp	x26, 411000 <ferror@plt+0xe210>
  403984:	bl	402d90 <fprintf@plt>
  403988:	adrp	x28, 411000 <ferror@plt+0xe210>
  40398c:	ldr	s0, [x21, #44]
  403990:	mov	w6, #0xdd07                	// #56583
  403994:	ldr	x7, [x19, #8]
  403998:	movk	w6, #0x95ae, lsl #16
  40399c:	fcvtzs	w5, s0
  4039a0:	mov	x0, x23
  4039a4:	sub	x7, x7, x22
  4039a8:	adrp	x1, 411000 <ferror@plt+0xe210>
  4039ac:	ldp	w3, w4, [x21, #36]
  4039b0:	asr	x7, x7, #3
  4039b4:	add	x1, x1, #0x680
  4039b8:	mov	w2, #0x69                  	// #105
  4039bc:	scvtf	s1, w5
  4039c0:	adrp	x27, 411000 <ferror@plt+0xe210>
  4039c4:	mul	w7, w7, w6
  4039c8:	add	x28, x28, #0xbf8
  4039cc:	add	x27, x27, #0x6e0
  4039d0:	add	x26, x26, #0x728
  4039d4:	mov	w24, #0x4                   	// #4
  4039d8:	fsub	s0, s0, s1
  4039dc:	fmul	s0, s0, s9
  4039e0:	fcvtzs	w6, s0
  4039e4:	bl	402d90 <fprintf@plt>
  4039e8:	adrp	x7, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  4039ec:	add	x25, x7, #0x1bc
  4039f0:	add	x3, x25, #0x4
  4039f4:	mov	x2, x25
  4039f8:	mov	x1, x28
  4039fc:	mov	x0, x23
  403a00:	bl	402d90 <fprintf@plt>
  403a04:	ldp	w3, w2, [x25, #-36]
  403a08:	mov	x1, x27
  403a0c:	ldp	w4, w5, [x25, #-28]
  403a10:	mov	x0, x23
  403a14:	ldur	w6, [x25, #-20]
  403a18:	bl	402d90 <fprintf@plt>
  403a1c:	ldp	w2, w3, [x25, #-16]
  403a20:	mov	x1, x26
  403a24:	ldp	w4, w5, [x25, #-8]
  403a28:	mov	x0, x23
  403a2c:	add	x25, x25, #0x5b8
  403a30:	bl	402d90 <fprintf@plt>
  403a34:	subs	w24, w24, #0x1
  403a38:	b.ne	4039f0 <ferror@plt+0xc00>  // b.any
  403a3c:	add	x6, x21, #0x26c
  403a40:	mov	x0, x23
  403a44:	adrp	x1, 411000 <ferror@plt+0xe210>
  403a48:	add	x1, x1, #0x770
  403a4c:	ldp	w2, w3, [x6, #-8]
  403a50:	ldp	w4, w5, [x6]
  403a54:	bl	402d90 <fprintf@plt>
  403a58:	ldr	x0, [x20, #312]
  403a5c:	cbz	x0, 403a68 <ferror@plt+0xc78>
  403a60:	mov	x1, x23
  403a64:	bl	402790 <fputs@plt>
  403a68:	mov	x0, x23
  403a6c:	bl	402930 <fclose@plt>
  403a70:	ldr	x0, [sp, #120]
  403a74:	add	x1, x19, #0x850
  403a78:	ldr	x0, [x0, #688]
  403a7c:	bl	404408 <ferror@plt+0x1618>
  403a80:	bl	409968 <ferror@plt+0x6b78>
  403a84:	ldp	x27, x28, [sp, #80]
  403a88:	b	4037e0 <ferror@plt+0x9f0>
  403a8c:	add	x0, x25, #0x818
  403a90:	str	x0, [sp, #120]
  403a94:	ldr	x0, [x0, #720]
  403a98:	bl	408fa8 <ferror@plt+0x61b8>
  403a9c:	mov	w0, #0x1                   	// #1
  403aa0:	bl	407580 <ferror@plt+0x4790>
  403aa4:	mov	w23, w0
  403aa8:	add	w0, w0, #0x80
  403aac:	cmp	w0, #0x17f
  403ab0:	b.hi	4037e0 <ferror@plt+0x9f0>  // b.pmore
  403ab4:	bl	4028e0 <__ctype_tolower_loc@plt>
  403ab8:	ldr	x0, [x0]
  403abc:	ldr	w0, [x0, w23, sxtw #2]
  403ac0:	cmp	w0, #0x79
  403ac4:	b.ne	4037e0 <ferror@plt+0x9f0>  // b.any
  403ac8:	str	wzr, [x20, #328]
  403acc:	b	403954 <ferror@plt+0xb64>
  403ad0:	ldrb	w0, [x25]
  403ad4:	strb	w0, [sp, #163]
  403ad8:	b	4031bc <ferror@plt+0x3cc>
  403adc:	add	x0, x21, #0xc50
  403ae0:	bl	4027f0 <setupterm@plt>
  403ae4:	b	40321c <ferror@plt+0x42c>
  403ae8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403aec:	mov	x1, x26
  403af0:	ldr	x0, [x0, #2192]
  403af4:	bl	404408 <ferror@plt+0x1618>
  403af8:	bl	4057c8 <ferror@plt+0x29d8>
  403afc:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403b00:	ldr	x0, [x0, #2632]
  403b04:	bl	4057c8 <ferror@plt+0x29d8>
  403b08:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403b0c:	mov	x1, x23
  403b10:	ldr	x0, [x0, #2160]
  403b14:	bl	404408 <ferror@plt+0x1618>
  403b18:	bl	4057c8 <ferror@plt+0x29d8>
  403b1c:	sxtw	x23, w23
  403b20:	mov	x2, #0x88                  	// #136
  403b24:	add	x1, x21, #0xc58
  403b28:	mov	w0, w24
  403b2c:	mul	x23, x23, x2
  403b30:	ldr	x1, [x1, x23]
  403b34:	blr	x1
  403b38:	mov	w0, #0x1                   	// #1
  403b3c:	str	w0, [x19, #72]
  403b40:	b	4037e0 <ferror@plt+0x9f0>
  403b44:	bl	402d40 <__errno_location@plt>
  403b48:	ldr	w0, [x0]
  403b4c:	ldr	x1, [sp, #120]
  403b50:	ldr	x23, [x1, #216]
  403b54:	bl	402ae0 <strerror@plt>
  403b58:	mov	x1, x24
  403b5c:	mov	x2, x0
  403b60:	mov	x0, x23
  403b64:	bl	404408 <ferror@plt+0x1618>
  403b68:	bl	409968 <ferror@plt+0x6b78>
  403b6c:	b	4037e0 <ferror@plt+0x9f0>
  403b70:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403b74:	mov	x1, x23
  403b78:	ldr	x0, [x0, #2120]
  403b7c:	bl	404408 <ferror@plt+0x1618>
  403b80:	bl	4057c8 <ferror@plt+0x29d8>
  403b84:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403b88:	mov	x1, x23
  403b8c:	ldr	x0, [x0, #2776]
  403b90:	bl	404408 <ferror@plt+0x1618>
  403b94:	bl	4057c8 <ferror@plt+0x29d8>
  403b98:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403b9c:	mov	w1, w26
  403ba0:	ldr	x0, [x0, #2144]
  403ba4:	bl	404408 <ferror@plt+0x1618>
  403ba8:	bl	4057c8 <ferror@plt+0x29d8>
  403bac:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403bb0:	ldr	x0, [x0, #2472]
  403bb4:	bl	404408 <ferror@plt+0x1618>
  403bb8:	bl	4057c8 <ferror@plt+0x29d8>
  403bbc:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403bc0:	mov	w1, #0x6e                  	// #110
  403bc4:	ldr	x0, [x0, #2472]
  403bc8:	bl	404408 <ferror@plt+0x1618>
  403bcc:	bl	4057c8 <ferror@plt+0x29d8>
  403bd0:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403bd4:	mov	w1, #0x45                  	// #69
  403bd8:	ldr	x0, [x0, #2472]
  403bdc:	bl	404408 <ferror@plt+0x1618>
  403be0:	bl	4057c8 <ferror@plt+0x29d8>
  403be4:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403be8:	mov	w1, #0x64                  	// #100
  403bec:	ldr	x0, [x0, #2472]
  403bf0:	bl	404408 <ferror@plt+0x1618>
  403bf4:	bl	4057c8 <ferror@plt+0x29d8>
  403bf8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403bfc:	mov	w1, #0x6f                  	// #111
  403c00:	ldr	x0, [x0, #2472]
  403c04:	bl	404408 <ferror@plt+0x1618>
  403c08:	bl	4057c8 <ferror@plt+0x29d8>
  403c0c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403c10:	stp	x27, x28, [sp, #80]
  403c14:	ldr	x0, [x0, #2328]
  403c18:	bl	4057c8 <ferror@plt+0x29d8>
  403c1c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403c20:	stp	x27, x28, [sp, #80]
  403c24:	ldr	x0, [x0, #2232]
  403c28:	bl	4057c8 <ferror@plt+0x29d8>
  403c2c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  403c30:	stp	x27, x28, [sp, #80]
  403c34:	ldr	x19, [x0, #2336]
  403c38:	bl	402d40 <__errno_location@plt>
  403c3c:	ldr	w0, [x0]
  403c40:	bl	402ae0 <strerror@plt>
  403c44:	mov	x1, x0
  403c48:	mov	x0, x19
  403c4c:	bl	404408 <ferror@plt+0x1618>
  403c50:	bl	4057c8 <ferror@plt+0x29d8>
  403c54:	mov	x0, x23
  403c58:	stp	x27, x28, [sp, #80]
  403c5c:	stp	d8, d9, [sp, #96]
  403c60:	bl	4057c8 <ferror@plt+0x29d8>
  403c64:	mov	x29, #0x0                   	// #0
  403c68:	mov	x30, #0x0                   	// #0
  403c6c:	mov	x5, x0
  403c70:	ldr	x1, [sp]
  403c74:	add	x2, sp, #0x8
  403c78:	mov	x6, sp
  403c7c:	movz	x0, #0x0, lsl #48
  403c80:	movk	x0, #0x0, lsl #32
  403c84:	movk	x0, #0x40, lsl #16
  403c88:	movk	x0, #0x2e00
  403c8c:	movz	x3, #0x0, lsl #48
  403c90:	movk	x3, #0x0, lsl #32
  403c94:	movk	x3, #0x41, lsl #16
  403c98:	movk	x3, #0x1570
  403c9c:	movz	x4, #0x0, lsl #48
  403ca0:	movk	x4, #0x0, lsl #32
  403ca4:	movk	x4, #0x41, lsl #16
  403ca8:	movk	x4, #0x15f0
  403cac:	bl	4029f0 <__libc_start_main@plt>
  403cb0:	bl	402b30 <abort@plt>
  403cb4:	adrp	x0, 427000 <ferror@plt+0x24210>
  403cb8:	ldr	x0, [x0, #4064]
  403cbc:	cbz	x0, 403cc4 <ferror@plt+0xed4>
  403cc0:	b	402b20 <__gmon_start__@plt>
  403cc4:	ret
  403cc8:	adrp	x0, 429000 <ferror@plt+0x26210>
  403ccc:	add	x0, x0, #0x290
  403cd0:	adrp	x1, 429000 <ferror@plt+0x26210>
  403cd4:	add	x1, x1, #0x290
  403cd8:	cmp	x1, x0
  403cdc:	b.eq	403cf4 <ferror@plt+0xf04>  // b.none
  403ce0:	adrp	x1, 411000 <ferror@plt+0xe210>
  403ce4:	ldr	x1, [x1, #1568]
  403ce8:	cbz	x1, 403cf4 <ferror@plt+0xf04>
  403cec:	mov	x16, x1
  403cf0:	br	x16
  403cf4:	ret
  403cf8:	adrp	x0, 429000 <ferror@plt+0x26210>
  403cfc:	add	x0, x0, #0x290
  403d00:	adrp	x1, 429000 <ferror@plt+0x26210>
  403d04:	add	x1, x1, #0x290
  403d08:	sub	x1, x1, x0
  403d0c:	lsr	x2, x1, #63
  403d10:	add	x1, x2, x1, asr #3
  403d14:	cmp	xzr, x1, asr #1
  403d18:	asr	x1, x1, #1
  403d1c:	b.eq	403d34 <ferror@plt+0xf44>  // b.none
  403d20:	adrp	x2, 411000 <ferror@plt+0xe210>
  403d24:	ldr	x2, [x2, #1576]
  403d28:	cbz	x2, 403d34 <ferror@plt+0xf44>
  403d2c:	mov	x16, x2
  403d30:	br	x16
  403d34:	ret
  403d38:	stp	x29, x30, [sp, #-32]!
  403d3c:	mov	x29, sp
  403d40:	str	x19, [sp, #16]
  403d44:	adrp	x19, 429000 <ferror@plt+0x26210>
  403d48:	ldrb	w0, [x19, #800]
  403d4c:	cbnz	w0, 403d5c <ferror@plt+0xf6c>
  403d50:	bl	403cc8 <ferror@plt+0xed8>
  403d54:	mov	w0, #0x1                   	// #1
  403d58:	strb	w0, [x19, #800]
  403d5c:	ldr	x19, [sp, #16]
  403d60:	ldp	x29, x30, [sp], #32
  403d64:	ret
  403d68:	b	403cf8 <ferror@plt+0xf08>
  403d6c:	nop
  403d70:	ldr	x0, [x0]
  403d74:	adrp	x2, 429000 <ferror@plt+0x26210>
  403d78:	ldr	x1, [x1]
  403d7c:	ldr	w0, [x0, #916]
  403d80:	ldr	w2, [x2, #808]
  403d84:	ldr	w1, [x1, #916]
  403d88:	sub	w0, w1, w0
  403d8c:	mul	w0, w0, w2
  403d90:	ret
  403d94:	nop
  403d98:	ldr	x0, [x0]
  403d9c:	adrp	x2, 429000 <ferror@plt+0x26210>
  403da0:	ldr	x1, [x1]
  403da4:	ldr	w0, [x0, #880]
  403da8:	ldr	w2, [x2, #808]
  403dac:	ldr	w1, [x1, #880]
  403db0:	sub	w0, w1, w0
  403db4:	mul	w0, w0, w2
  403db8:	ret
  403dbc:	nop
  403dc0:	ldr	x0, [x0]
  403dc4:	adrp	x2, 429000 <ferror@plt+0x26210>
  403dc8:	ldr	x1, [x1]
  403dcc:	ldr	x0, [x0, #224]
  403dd0:	ldr	x1, [x1, #224]
  403dd4:	ldr	w2, [x2, #808]
  403dd8:	sub	x0, x1, x0
  403ddc:	mul	w0, w2, w0
  403de0:	ret
  403de4:	nop
  403de8:	stp	x29, x30, [sp, #-32]!
  403dec:	mov	x29, sp
  403df0:	ldr	x0, [x0]
  403df4:	stp	x19, x20, [sp, #16]
  403df8:	adrp	x20, 429000 <ferror@plt+0x26210>
  403dfc:	mov	x19, x1
  403e00:	ldr	x2, [x20, #656]
  403e04:	ldr	w0, [x0, #916]
  403e08:	blr	x2
  403e0c:	ldr	x2, [x19]
  403e10:	mov	w19, w0
  403e14:	ldr	x1, [x20, #656]
  403e18:	ldr	w0, [x2, #916]
  403e1c:	blr	x1
  403e20:	sub	w0, w0, w19
  403e24:	adrp	x1, 429000 <ferror@plt+0x26210>
  403e28:	ldp	x19, x20, [sp, #16]
  403e2c:	ldr	w1, [x1, #808]
  403e30:	ldp	x29, x30, [sp], #32
  403e34:	mul	w0, w0, w1
  403e38:	ret
  403e3c:	nop
  403e40:	ldr	x0, [x0]
  403e44:	adrp	x2, 429000 <ferror@plt+0x26210>
  403e48:	ldr	x1, [x1]
  403e4c:	ldr	w0, [x0, #856]
  403e50:	ldr	w2, [x2, #808]
  403e54:	ldr	w1, [x1, #856]
  403e58:	sub	w0, w1, w0
  403e5c:	mul	w0, w0, w2
  403e60:	ret
  403e64:	nop
  403e68:	ldr	x0, [x0]
  403e6c:	adrp	x2, 429000 <ferror@plt+0x26210>
  403e70:	ldr	x1, [x1]
  403e74:	ldr	w0, [x0]
  403e78:	ldr	w2, [x2, #808]
  403e7c:	ldr	w1, [x1]
  403e80:	sub	w0, w1, w0
  403e84:	mul	w0, w0, w2
  403e88:	ret
  403e8c:	nop
  403e90:	ldr	x0, [x0]
  403e94:	adrp	x2, 429000 <ferror@plt+0x26210>
  403e98:	ldr	x1, [x1]
  403e9c:	ldr	w0, [x0, #4]
  403ea0:	ldr	w2, [x2, #808]
  403ea4:	ldr	w1, [x1, #4]
  403ea8:	sub	w0, w1, w0
  403eac:	mul	w0, w0, w2
  403eb0:	ret
  403eb4:	nop
  403eb8:	ldr	x0, [x0]
  403ebc:	adrp	x2, 429000 <ferror@plt+0x26210>
  403ec0:	ldr	x1, [x1]
  403ec4:	ldr	x0, [x0, #216]
  403ec8:	ldr	x1, [x1, #216]
  403ecc:	ldr	w2, [x2, #808]
  403ed0:	sub	x0, x1, x0
  403ed4:	mul	w0, w2, w0
  403ed8:	ret
  403edc:	nop
  403ee0:	ldr	x0, [x0]
  403ee4:	adrp	x2, 429000 <ferror@plt+0x26210>
  403ee8:	ldr	x1, [x1]
  403eec:	ldrb	w0, [x0, #28]
  403ef0:	ldr	w2, [x2, #808]
  403ef4:	ldrb	w1, [x1, #28]
  403ef8:	sub	w0, w1, w0
  403efc:	mul	w0, w0, w2
  403f00:	ret
  403f04:	nop
  403f08:	ldr	x0, [x0]
  403f0c:	adrp	x2, 429000 <ferror@plt+0x26210>
  403f10:	ldr	x1, [x1]
  403f14:	ldr	w0, [x0, #868]
  403f18:	ldr	w2, [x2, #808]
  403f1c:	ldr	w1, [x1, #868]
  403f20:	sub	w0, w1, w0
  403f24:	mul	w0, w0, w2
  403f28:	ret
  403f2c:	nop
  403f30:	ldr	x0, [x0]
  403f34:	adrp	x2, 429000 <ferror@plt+0x26210>
  403f38:	ldr	x1, [x1]
  403f3c:	ldr	w0, [x0, #864]
  403f40:	ldr	w2, [x2, #808]
  403f44:	ldr	w1, [x1, #864]
  403f48:	sub	w0, w1, w0
  403f4c:	mul	w0, w0, w2
  403f50:	ret
  403f54:	nop
  403f58:	ldr	x0, [x0]
  403f5c:	adrp	x2, 429000 <ferror@plt+0x26210>
  403f60:	ldr	x1, [x1]
  403f64:	ldr	w0, [x0, #872]
  403f68:	ldr	w2, [x2, #808]
  403f6c:	ldr	w1, [x1, #872]
  403f70:	sub	w0, w1, w0
  403f74:	mul	w0, w0, w2
  403f78:	ret
  403f7c:	nop
  403f80:	ldr	x0, [x0]
  403f84:	adrp	x2, 429000 <ferror@plt+0x26210>
  403f88:	ldr	x1, [x1]
  403f8c:	ldr	w0, [x0, #876]
  403f90:	ldr	w2, [x2, #808]
  403f94:	ldr	w1, [x1, #876]
  403f98:	sub	w0, w1, w0
  403f9c:	mul	w0, w0, w2
  403fa0:	ret
  403fa4:	nop
  403fa8:	ldr	x0, [x0]
  403fac:	adrp	x2, 429000 <ferror@plt+0x26210>
  403fb0:	ldr	x1, [x1]
  403fb4:	ldr	w0, [x0, #884]
  403fb8:	ldr	w2, [x2, #808]
  403fbc:	ldr	w1, [x1, #884]
  403fc0:	sub	w0, w1, w0
  403fc4:	mul	w0, w0, w2
  403fc8:	ret
  403fcc:	nop
  403fd0:	ldr	x0, [x0]
  403fd4:	adrp	x2, 429000 <ferror@plt+0x26210>
  403fd8:	ldr	x1, [x1]
  403fdc:	ldr	w0, [x0, #892]
  403fe0:	ldr	w2, [x2, #808]
  403fe4:	ldr	w1, [x1, #892]
  403fe8:	sub	w0, w1, w0
  403fec:	mul	w0, w0, w2
  403ff0:	ret
  403ff4:	nop
  403ff8:	adrp	x1, 429000 <ferror@plt+0x26210>
  403ffc:	cmp	w0, #0x50
  404000:	ldr	x2, [x1, #816]
  404004:	ldr	w1, [x2, #204]
  404008:	and	w1, w1, #0xfffffffd
  40400c:	str	w1, [x2, #204]
  404010:	b.eq	404044 <ferror@plt+0x1254>  // b.none
  404014:	b.gt	404030 <ferror@plt+0x1240>
  404018:	cmp	w0, #0x4d
  40401c:	b.eq	404050 <ferror@plt+0x1260>  // b.none
  404020:	cmp	w0, #0x4e
  404024:	b.ne	40402c <ferror@plt+0x123c>  // b.any
  404028:	str	wzr, [x2, #200]
  40402c:	ret
  404030:	cmp	w0, #0x54
  404034:	b.ne	40402c <ferror@plt+0x123c>  // b.any
  404038:	mov	w0, #0x14                  	// #20
  40403c:	str	w0, [x2, #200]
  404040:	ret
  404044:	mov	w0, #0x12                  	// #18
  404048:	str	w0, [x2, #200]
  40404c:	ret
  404050:	mov	w0, #0x15                  	// #21
  404054:	str	w0, [x2, #200]
  404058:	ret
  40405c:	nop
  404060:	stp	x29, x30, [sp, #-64]!
  404064:	adrp	x2, 429000 <ferror@plt+0x26210>
  404068:	add	x2, x2, #0x328
  40406c:	mov	x29, sp
  404070:	stp	x21, x22, [sp, #32]
  404074:	ldp	w3, w22, [x2, #16]
  404078:	cmp	w3, w22
  40407c:	b.ge	404104 <ferror@plt+0x1314>  // b.tcont
  404080:	ldr	x5, [x2, #32]
  404084:	str	x23, [sp, #48]
  404088:	ldr	x23, [x2, #24]
  40408c:	stp	x19, x20, [sp, #16]
  404090:	cmp	w1, #0x65
  404094:	mov	w6, #0x65                  	// #101
  404098:	csel	w1, w1, w6, le
  40409c:	ldr	x4, [x23, w0, sxtw #3]
  4040a0:	str	x4, [x5, w3, sxtw #3]
  4040a4:	add	w3, w3, #0x1
  4040a8:	str	w3, [x2, #16]
  4040ac:	add	w19, w0, #0x1
  4040b0:	add	x20, x23, w0, sxtw #3
  4040b4:	strb	w1, [x4, #31]
  4040b8:	cmp	w22, w19
  4040bc:	b.le	4040fc <ferror@plt+0x130c>
  4040c0:	sxtw	x19, w19
  4040c4:	add	w21, w1, #0x1
  4040c8:	ldr	x1, [x23, x19, lsl #3]
  4040cc:	mov	w0, w19
  4040d0:	ldr	x2, [x20]
  4040d4:	add	x19, x19, #0x1
  4040d8:	ldr	w3, [x1, #868]
  4040dc:	ldr	w2, [x2]
  4040e0:	cmp	w2, w3
  4040e4:	b.eq	40411c <ferror@plt+0x132c>  // b.none
  4040e8:	ldr	w4, [x1, #4]
  4040ec:	cmp	w2, w4
  4040f0:	b.eq	404110 <ferror@plt+0x1320>  // b.none
  4040f4:	cmp	w22, w19
  4040f8:	b.gt	4040c8 <ferror@plt+0x12d8>
  4040fc:	ldp	x19, x20, [sp, #16]
  404100:	ldr	x23, [sp, #48]
  404104:	ldp	x21, x22, [sp, #32]
  404108:	ldp	x29, x30, [sp], #64
  40410c:	ret
  404110:	ldr	w1, [x1]
  404114:	cmp	w3, w1
  404118:	b.ne	4040f4 <ferror@plt+0x1304>  // b.any
  40411c:	mov	w1, w21
  404120:	bl	404060 <ferror@plt+0x1270>
  404124:	b	4040f4 <ferror@plt+0x1304>
  404128:	ldr	x2, [x0]
  40412c:	mov	w3, #0x1                   	// #1
  404130:	ldr	x0, [x1]
  404134:	ldr	x2, [x2, #64]
  404138:	ldr	x1, [x0, #64]
  40413c:	cmp	x2, x1
  404140:	csetm	w0, cc  // cc = lo, ul, last
  404144:	csel	w0, w0, w3, ls  // ls = plast
  404148:	ret
  40414c:	nop
  404150:	sub	sp, sp, #0x4e0
  404154:	stp	x29, x30, [sp]
  404158:	mov	x29, sp
  40415c:	stp	x19, x20, [sp, #16]
  404160:	mov	x20, x0
  404164:	adrp	x19, 429000 <ferror@plt+0x26210>
  404168:	stp	x21, x22, [sp, #32]
  40416c:	bl	402d80 <procps_linux_version@plt>
  404170:	adrp	x1, 411000 <ferror@plt+0xe210>
  404174:	mov	w21, w0
  404178:	add	x0, x1, #0x4e0
  40417c:	bl	4115f8 <ferror@plt+0xe808>
  404180:	add	x19, x19, #0x328
  404184:	add	x0, sp, #0xd0
  404188:	bl	402c30 <look_up_our_self@plt>
  40418c:	mov	w1, #0x2f                  	// #47
  404190:	mov	x0, x20
  404194:	bl	402b10 <strrchr@plt>
  404198:	cmp	x0, #0x0
  40419c:	csinc	x20, x20, x0, eq  // eq = none
  4041a0:	str	x20, [x19, #40]
  4041a4:	bl	40fa78 <ferror@plt+0xcc88>
  4041a8:	adrp	x1, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4041ac:	add	x1, x1, #0x7b0
  4041b0:	adrp	x2, 429000 <ferror@plt+0x26210>
  4041b4:	adrp	x3, 429000 <ferror@plt+0x26210>
  4041b8:	adrp	x0, 406000 <ferror@plt+0x3210>
  4041bc:	add	x0, x0, #0xa88
  4041c0:	ldr	x2, [x2, #776]
  4041c4:	str	x0, [x3, #664]
  4041c8:	ldr	x0, [x1, #40]
  4041cc:	str	w2, [x19, #48]
  4041d0:	str	x0, [x19, #56]
  4041d4:	mov	w0, #0x529                 	// #1321
  4041d8:	movk	w0, #0x2, lsl #16
  4041dc:	cmp	w21, w0
  4041e0:	b.le	40421c <ferror@plt+0x142c>
  4041e4:	ldr	x0, [x1, #48]
  4041e8:	str	x0, [x19, #56]
  4041ec:	mov	w0, #0x5ff                 	// #1535
  4041f0:	movk	w0, #0x2, lsl #16
  4041f4:	cmp	w21, w0
  4041f8:	b.le	40421c <ferror@plt+0x142c>
  4041fc:	ldr	x0, [x1, #56]
  404200:	str	x0, [x19, #56]
  404204:	mov	w0, #0x60a                 	// #1546
  404208:	movk	w0, #0x2, lsl #16
  40420c:	cmp	w21, w0
  404210:	b.le	40421c <ferror@plt+0x142c>
  404214:	ldr	x0, [x1, #64]
  404218:	str	x0, [x19, #56]
  40421c:	adrp	x0, 429000 <ferror@plt+0x26210>
  404220:	ldr	x0, [x0, #736]
  404224:	cmp	w0, #0x400
  404228:	b.le	404250 <ferror@plt+0x1460>
  40422c:	ldr	w1, [x19, #64]
  404230:	add	w1, w1, #0x1
  404234:	nop
  404238:	asr	w0, w0, #1
  40423c:	mov	w2, w1
  404240:	cmp	w0, #0x400
  404244:	add	w1, w1, #0x1
  404248:	b.gt	404238 <ferror@plt+0x1448>
  40424c:	str	w2, [x19, #64]
  404250:	adrp	x20, 44c000 <kb_main_total@@LIBPROCPS_0+0x22ce8>
  404254:	add	x20, x20, #0xd0
  404258:	mov	x0, x20
  40425c:	add	x3, x20, #0x1, lsl #12
  404260:	mov	w2, #0xffffffff            	// #-1
  404264:	nop
  404268:	str	w2, [x0], #4
  40426c:	cmp	x3, x0
  404270:	b.ne	404268 <ferror@plt+0x1478>  // b.any
  404274:	mov	x1, x20
  404278:	mov	x2, #0x1000                	// #4096
  40427c:	adrp	x0, 44e000 <kb_main_total@@LIBPROCPS_0+0x24ce8>
  404280:	add	x0, x0, #0xd0
  404284:	bl	402700 <memcpy@plt>
  404288:	mov	x1, x20
  40428c:	mov	x2, #0x1000                	// #4096
  404290:	adrp	x0, 44d000 <kb_main_total@@LIBPROCPS_0+0x23ce8>
  404294:	add	x0, x0, #0xd0
  404298:	bl	402700 <memcpy@plt>
  40429c:	bl	402a70 <numa_init@plt>
  4042a0:	adrp	x0, 429000 <ferror@plt+0x26210>
  4042a4:	ldr	x0, [x0, #680]
  4042a8:	blr	x0
  4042ac:	add	w1, w0, #0x1
  4042b0:	add	x0, sp, #0x40
  4042b4:	stp	xzr, xzr, [sp, #56]
  4042b8:	str	w1, [x19, #68]
  4042bc:	stp	xzr, xzr, [sp, #72]
  4042c0:	stp	xzr, xzr, [sp, #88]
  4042c4:	stp	xzr, xzr, [sp, #104]
  4042c8:	stp	xzr, xzr, [sp, #120]
  4042cc:	stp	xzr, xzr, [sp, #136]
  4042d0:	stp	xzr, xzr, [sp, #152]
  4042d4:	stp	xzr, xzr, [sp, #168]
  4042d8:	stp	xzr, xzr, [sp, #184]
  4042dc:	str	xzr, [sp, #200]
  4042e0:	bl	4029c0 <sigemptyset@plt>
  4042e4:	str	wzr, [sp, #192]
  4042e8:	bl	4027e0 <__libc_current_sigrtmax@plt>
  4042ec:	mov	w19, w0
  4042f0:	cbz	w0, 40434c <ferror@plt+0x155c>
  4042f4:	adrp	x21, 404000 <ferror@plt+0x1210>
  4042f8:	adrp	x20, 405000 <ferror@plt+0x2210>
  4042fc:	add	x21, x21, #0x3e0
  404300:	add	x20, x20, #0x6e8
  404304:	adrp	x22, 406000 <ferror@plt+0x3210>
  404308:	cmp	w19, #0x12
  40430c:	b.eq	404398 <ferror@plt+0x15a8>  // b.none
  404310:	b.gt	4043a0 <ferror@plt+0x15b0>
  404314:	cmp	w19, #0xa
  404318:	b.eq	404370 <ferror@plt+0x1580>  // b.none
  40431c:	b.le	404360 <ferror@plt+0x1570>
  404320:	cmp	w19, #0xf
  404324:	b.gt	404380 <ferror@plt+0x1590>
  404328:	cmp	w19, #0xb
  40432c:	b.ne	404370 <ferror@plt+0x1580>  // b.any
  404330:	str	x20, [sp, #56]
  404334:	add	x1, sp, #0x38
  404338:	mov	w0, w19
  40433c:	mov	x2, #0x0                   	// #0
  404340:	bl	402b00 <sigaction@plt>
  404344:	subs	w19, w19, #0x1
  404348:	b.ne	404308 <ferror@plt+0x1518>  // b.any
  40434c:	ldp	x29, x30, [sp]
  404350:	ldp	x19, x20, [sp, #16]
  404354:	ldp	x21, x22, [sp, #32]
  404358:	add	sp, sp, #0x4e0
  40435c:	ret
  404360:	cmp	w19, #0x3
  404364:	b.gt	4043bc <ferror@plt+0x15cc>
  404368:	cmp	w19, #0x0
  40436c:	b.le	404330 <ferror@plt+0x1540>
  404370:	adrp	x0, 406000 <ferror@plt+0x3210>
  404374:	add	x0, x0, #0xa50
  404378:	str	x0, [sp, #56]
  40437c:	b	404334 <ferror@plt+0x1544>
  404380:	cmp	w19, #0x11
  404384:	b.ne	404330 <ferror@plt+0x1540>  // b.any
  404388:	sub	w19, w19, #0x1
  40438c:	nop
  404390:	cmp	w19, #0x12
  404394:	b.ne	404310 <ferror@plt+0x1520>  // b.any
  404398:	str	x21, [sp, #56]
  40439c:	b	404334 <ferror@plt+0x1544>
  4043a0:	cmp	w19, #0x16
  4043a4:	b.gt	4043cc <ferror@plt+0x15dc>
  4043a8:	cmp	w19, #0x13
  4043ac:	b.eq	404344 <ferror@plt+0x1554>  // b.none
  4043b0:	add	x0, x22, #0xb60
  4043b4:	str	x0, [sp, #56]
  4043b8:	b	404334 <ferror@plt+0x1544>
  4043bc:	cmp	w19, #0x9
  4043c0:	b.ne	404330 <ferror@plt+0x1540>  // b.any
  4043c4:	sub	w19, w19, #0x1
  4043c8:	b	404390 <ferror@plt+0x15a0>
  4043cc:	cmp	w19, #0x1c
  4043d0:	b.ne	404330 <ferror@plt+0x1540>  // b.any
  4043d4:	str	x21, [sp, #56]
  4043d8:	b	404334 <ferror@plt+0x1544>
  4043dc:	nop
  4043e0:	stp	x29, x30, [sp, #-16]!
  4043e4:	mov	w0, #0x1                   	// #1
  4043e8:	mov	x29, sp
  4043ec:	bl	402a40 <tcdrain@plt>
  4043f0:	adrp	x0, 429000 <ferror@plt+0x26210>
  4043f4:	add	x0, x0, #0x328
  4043f8:	mov	w1, #0x2                   	// #2
  4043fc:	str	w1, [x0, #72]
  404400:	ldp	x29, x30, [sp], #16
  404404:	ret
  404408:	stp	x29, x30, [sp, #-288]!
  40440c:	mov	w9, #0xffffffc8            	// #-56
  404410:	mov	w8, #0xffffff80            	// #-128
  404414:	mov	x29, sp
  404418:	add	x11, sp, #0x120
  40441c:	add	x10, sp, #0xe0
  404420:	stp	x11, x11, [sp, #64]
  404424:	str	x10, [sp, #80]
  404428:	mov	x10, x0
  40442c:	stp	w9, w8, [sp, #88]
  404430:	ldp	x12, x13, [sp, #64]
  404434:	str	x19, [sp, #16]
  404438:	ldp	x8, x9, [sp, #80]
  40443c:	adrp	x19, 429000 <ferror@plt+0x26210>
  404440:	add	x19, x19, #0x328
  404444:	stp	x12, x13, [sp, #32]
  404448:	add	x19, x19, #0x50
  40444c:	mov	x0, x19
  404450:	stp	x8, x9, [sp, #48]
  404454:	str	q0, [sp, #96]
  404458:	str	q1, [sp, #112]
  40445c:	str	q2, [sp, #128]
  404460:	str	q3, [sp, #144]
  404464:	str	q4, [sp, #160]
  404468:	str	q5, [sp, #176]
  40446c:	str	q6, [sp, #192]
  404470:	str	q7, [sp, #208]
  404474:	stp	x1, x2, [sp, #232]
  404478:	mov	x2, x10
  40447c:	mov	x1, #0x800                 	// #2048
  404480:	stp	x3, x4, [sp, #248]
  404484:	add	x3, sp, #0x20
  404488:	stp	x5, x6, [sp, #264]
  40448c:	str	x7, [sp, #280]
  404490:	bl	402d00 <vsnprintf@plt>
  404494:	mov	x0, x19
  404498:	ldr	x19, [sp, #16]
  40449c:	ldp	x29, x30, [sp], #288
  4044a0:	ret
  4044a4:	nop
  4044a8:	stp	x29, x30, [sp, #-288]!
  4044ac:	mov	w9, #0xffffffc8            	// #-56
  4044b0:	mov	w8, #0xffffff80            	// #-128
  4044b4:	mov	x29, sp
  4044b8:	add	x11, sp, #0xe0
  4044bc:	add	x10, sp, #0x120
  4044c0:	stp	x10, x10, [sp, #64]
  4044c4:	mov	x10, x0
  4044c8:	str	x11, [sp, #80]
  4044cc:	stp	w9, w8, [sp, #88]
  4044d0:	ldp	x12, x13, [sp, #64]
  4044d4:	str	x19, [sp, #16]
  4044d8:	ldp	x8, x9, [sp, #80]
  4044dc:	adrp	x19, 429000 <ferror@plt+0x26210>
  4044e0:	add	x19, x19, #0x328
  4044e4:	stp	x1, x2, [sp, #232]
  4044e8:	mov	x1, #0x400                 	// #1024
  4044ec:	add	x0, x19, #0x850
  4044f0:	mov	x2, x10
  4044f4:	stp	x12, x13, [sp, #32]
  4044f8:	stp	x8, x9, [sp, #48]
  4044fc:	str	q0, [sp, #96]
  404500:	str	q1, [sp, #112]
  404504:	str	q2, [sp, #128]
  404508:	str	q3, [sp, #144]
  40450c:	str	q4, [sp, #160]
  404510:	str	q5, [sp, #176]
  404514:	str	q6, [sp, #192]
  404518:	str	q7, [sp, #208]
  40451c:	stp	x3, x4, [sp, #248]
  404520:	add	x3, sp, #0x20
  404524:	stp	x5, x6, [sp, #264]
  404528:	str	x7, [sp, #280]
  40452c:	bl	402d00 <vsnprintf@plt>
  404530:	sub	w1, w0, #0x1
  404534:	cmp	w1, #0x3fe
  404538:	b.ls	404544 <ferror@plt+0x1754>  // b.plast
  40453c:	mov	w0, #0x0                   	// #0
  404540:	strb	wzr, [x19, #2128]
  404544:	ldr	x19, [sp, #16]
  404548:	ldp	x29, x30, [sp], #288
  40454c:	ret
  404550:	stp	x29, x30, [sp, #-32]!
  404554:	mov	x29, sp
  404558:	stp	x19, x20, [sp, #16]
  40455c:	mov	x19, x0
  404560:	add	x0, x0, #0xec
  404564:	mov	x20, x1
  404568:	cmp	x0, x1
  40456c:	b.eq	404584 <ferror@plt+0x1794>  // b.none
  404570:	mov	x3, x1
  404574:	adrp	x2, 412000 <ferror@plt+0xf210>
  404578:	mov	x1, #0x4                   	// #4
  40457c:	add	x2, x2, #0xb60
  404580:	bl	4028f0 <snprintf@plt>
  404584:	ldr	w3, [x19, #340]
  404588:	mov	x4, x20
  40458c:	add	x0, x19, #0x328
  404590:	adrp	x2, 411000 <ferror@plt+0xe210>
  404594:	ldp	x19, x20, [sp, #16]
  404598:	add	x2, x2, #0x630
  40459c:	ldp	x29, x30, [sp], #32
  4045a0:	mov	x1, #0x6                   	// #6
  4045a4:	b	4028f0 <snprintf@plt>
  4045a8:	stp	x29, x30, [sp, #-112]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x23, x24, [sp, #48]
  4045b4:	adrp	x24, 428000 <ferror@plt+0x25210>
  4045b8:	add	x23, x24, #0x390
  4045bc:	stp	x21, x22, [sp, #32]
  4045c0:	adrp	x22, 429000 <ferror@plt+0x26210>
  4045c4:	add	x22, x22, #0x328
  4045c8:	ldr	w3, [x23, #624]
  4045cc:	stp	x19, x20, [sp, #16]
  4045d0:	mov	w20, w1
  4045d4:	cmp	w3, #0x0
  4045d8:	stp	x25, x26, [sp, #64]
  4045dc:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4045e0:	mov	w25, w2
  4045e4:	strb	wzr, [x22, #3152]
  4045e8:	b.eq	4046a0 <ferror@plt+0x18b0>  // b.none
  4045ec:	add	x21, x22, #0xc50
  4045f0:	mov	x3, x0
  4045f4:	mov	x19, x0
  4045f8:	adrp	x2, 411000 <ferror@plt+0xe210>
  4045fc:	mov	x0, x21
  404600:	add	x2, x2, #0x638
  404604:	mov	x1, #0x80                  	// #128
  404608:	bl	4028f0 <snprintf@plt>
  40460c:	cmp	w0, w20
  404610:	b.le	4046a0 <ferror@plt+0x18b0>
  404614:	ldrb	w3, [x24, #912]
  404618:	stp	d8, d9, [sp, #80]
  40461c:	ucvtf	s8, x19
  404620:	cbz	w3, 4046f4 <ferror@plt+0x1904>
  404624:	adrp	x26, 411000 <ferror@plt+0xe210>
  404628:	adrp	x24, 411000 <ferror@plt+0xe210>
  40462c:	mov	w0, #0x3a800000            	// #981467136
  404630:	add	x26, x26, #0x640
  404634:	add	x24, x24, #0x648
  404638:	mov	x19, x23
  40463c:	str	d10, [sp, #96]
  404640:	fmov	s10, w0
  404644:	b	404660 <ferror@plt+0x1870>
  404648:	ldrb	w3, [x19]
  40464c:	bl	4028f0 <snprintf@plt>
  404650:	cmp	w0, w20
  404654:	b.le	404698 <ferror@plt+0x18a8>
  404658:	ldrb	w3, [x19, #1]!
  40465c:	cbz	w3, 4046f0 <ferror@plt+0x1900>
  404660:	fmul	s8, s8, s10
  404664:	mov	x2, x26
  404668:	mov	x1, #0x80                  	// #128
  40466c:	mov	x0, x21
  404670:	fcvt	d9, s8
  404674:	fmov	d0, d9
  404678:	bl	4028f0 <snprintf@plt>
  40467c:	mov	w3, w0
  404680:	fmov	d0, d9
  404684:	mov	x2, x24
  404688:	mov	x0, x21
  40468c:	cmp	w3, w20
  404690:	mov	x1, #0x80                  	// #128
  404694:	b.gt	404648 <ferror@plt+0x1858>
  404698:	ldp	d8, d9, [sp, #80]
  40469c:	ldr	d10, [sp, #96]
  4046a0:	cmp	w25, #0x0
  4046a4:	add	x19, x22, #0xcd0
  4046a8:	add	x2, x23, #0x10
  4046ac:	add	x23, x23, #0x8
  4046b0:	csel	x2, x23, x2, ne  // ne = any
  4046b4:	add	x5, x22, #0xc50
  4046b8:	mov	w4, w20
  4046bc:	mov	w3, w20
  4046c0:	mov	x0, x19
  4046c4:	mov	x1, #0x200                 	// #512
  4046c8:	adrp	x6, 411000 <ferror@plt+0xe210>
  4046cc:	add	x6, x6, #0x650
  4046d0:	bl	4028f0 <snprintf@plt>
  4046d4:	mov	x0, x19
  4046d8:	ldp	x19, x20, [sp, #16]
  4046dc:	ldp	x21, x22, [sp, #32]
  4046e0:	ldp	x23, x24, [sp, #48]
  4046e4:	ldp	x25, x26, [sp, #64]
  4046e8:	ldp	x29, x30, [sp], #112
  4046ec:	ret
  4046f0:	ldr	d10, [sp, #96]
  4046f4:	mov	w0, #0x3f                  	// #63
  4046f8:	strh	w0, [x22, #3152]
  4046fc:	ldp	d8, d9, [sp, #80]
  404700:	b	4046a0 <ferror@plt+0x18b0>
  404704:	nop
  404708:	stp	x29, x30, [sp, #-64]!
  40470c:	mov	x29, sp
  404710:	stp	x19, x20, [sp, #16]
  404714:	adrp	x19, 428000 <ferror@plt+0x25210>
  404718:	add	x19, x19, #0x390
  40471c:	adrp	x20, 429000 <ferror@plt+0x26210>
  404720:	add	x20, x20, #0x328
  404724:	stp	x21, x22, [sp, #32]
  404728:	mov	w21, w0
  40472c:	ldr	w2, [x19, #624]
  404730:	strb	wzr, [x20, #3792]
  404734:	mov	w22, w1
  404738:	cbz	w2, 404744 <ferror@plt+0x1954>
  40473c:	fcmpe	s0, #0.0
  404740:	b.ls	40477c <ferror@plt+0x198c>  // b.plast
  404744:	str	d8, [sp, #56]
  404748:	fcvt	d8, s0
  40474c:	str	x23, [sp, #48]
  404750:	add	x23, x20, #0xed0
  404754:	mov	x0, x23
  404758:	adrp	x2, 411000 <ferror@plt+0xe210>
  40475c:	mov	x1, #0x80                  	// #128
  404760:	add	x2, x2, #0x658
  404764:	fmov	d0, d8
  404768:	bl	4028f0 <snprintf@plt>
  40476c:	cmp	w0, w21
  404770:	b.gt	4047c4 <ferror@plt+0x19d4>
  404774:	ldr	x23, [sp, #48]
  404778:	ldr	d8, [sp, #56]
  40477c:	cmp	w22, #0x0
  404780:	add	x2, x19, #0x10
  404784:	add	x22, x20, #0xcd0
  404788:	add	x19, x19, #0x8
  40478c:	csel	x2, x19, x2, ne  // ne = any
  404790:	add	x5, x20, #0xed0
  404794:	mov	w4, w21
  404798:	mov	w3, w21
  40479c:	mov	x0, x22
  4047a0:	mov	x1, #0x200                 	// #512
  4047a4:	adrp	x6, 411000 <ferror@plt+0xe210>
  4047a8:	add	x6, x6, #0x650
  4047ac:	bl	4028f0 <snprintf@plt>
  4047b0:	mov	x0, x22
  4047b4:	ldp	x19, x20, [sp, #16]
  4047b8:	ldp	x21, x22, [sp, #32]
  4047bc:	ldp	x29, x30, [sp], #64
  4047c0:	ret
  4047c4:	fmov	d0, d8
  4047c8:	mov	x0, x23
  4047cc:	mov	w3, w21
  4047d0:	adrp	x2, 411000 <ferror@plt+0xe210>
  4047d4:	mov	x1, #0x80                  	// #128
  4047d8:	add	x2, x2, #0x660
  4047dc:	bl	4028f0 <snprintf@plt>
  4047e0:	cmp	w0, w21
  4047e4:	b.le	404774 <ferror@plt+0x1984>
  4047e8:	mov	w0, #0x3f                  	// #63
  4047ec:	strh	w0, [x20, #3792]
  4047f0:	ldr	x23, [sp, #48]
  4047f4:	ldr	d8, [sp, #56]
  4047f8:	b	40477c <ferror@plt+0x198c>
  4047fc:	nop
  404800:	stp	x29, x30, [sp, #-96]!
  404804:	mov	x29, sp
  404808:	stp	x19, x20, [sp, #16]
  40480c:	adrp	x20, 428000 <ferror@plt+0x25210>
  404810:	add	x20, x20, #0x390
  404814:	stp	x21, x22, [sp, #32]
  404818:	adrp	x21, 429000 <ferror@plt+0x26210>
  40481c:	add	x21, x21, #0x328
  404820:	ldr	w4, [x20, #624]
  404824:	stp	x23, x24, [sp, #48]
  404828:	mov	w23, w2
  40482c:	cmp	w4, #0x0
  404830:	strb	wzr, [x21, #3920]
  404834:	mov	w24, w3
  404838:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40483c:	b.eq	404890 <ferror@plt+0x1aa0>  // b.none
  404840:	stp	d8, d9, [sp, #80]
  404844:	ucvtf	s8, x1
  404848:	mov	w22, w0
  40484c:	stp	x25, x26, [sp, #64]
  404850:	adrp	x25, 412000 <ferror@plt+0xf210>
  404854:	add	x26, x21, #0xf50
  404858:	add	x25, x25, #0xf8
  40485c:	mov	w0, #0x3a800000            	// #981467136
  404860:	mov	x19, #0x0                   	// #0
  404864:	fmov	s9, w0
  404868:	cmp	w22, w19
  40486c:	b.le	4048dc <ferror@plt+0x1aec>
  404870:	add	x19, x19, #0x1
  404874:	fmul	s8, s8, s9
  404878:	cmp	x19, #0x5
  40487c:	b.ne	404868 <ferror@plt+0x1a78>  // b.any
  404880:	mov	w0, #0x3f                  	// #63
  404884:	strh	w0, [x21, #3920]
  404888:	ldp	x25, x26, [sp, #64]
  40488c:	ldp	d8, d9, [sp, #80]
  404890:	cmp	w24, #0x0
  404894:	add	x19, x21, #0xcd0
  404898:	add	x2, x20, #0x10
  40489c:	add	x20, x20, #0x8
  4048a0:	add	x5, x21, #0xf50
  4048a4:	csel	x2, x20, x2, ne  // ne = any
  4048a8:	mov	w4, w23
  4048ac:	mov	w3, w23
  4048b0:	mov	x0, x19
  4048b4:	mov	x1, #0x200                 	// #512
  4048b8:	adrp	x6, 411000 <ferror@plt+0xe210>
  4048bc:	add	x6, x6, #0x650
  4048c0:	bl	4028f0 <snprintf@plt>
  4048c4:	mov	x0, x19
  4048c8:	ldp	x19, x20, [sp, #16]
  4048cc:	ldp	x21, x22, [sp, #32]
  4048d0:	ldp	x23, x24, [sp, #48]
  4048d4:	ldp	x29, x30, [sp], #96
  4048d8:	ret
  4048dc:	ldrb	w3, [x20, x19]
  4048e0:	fcvt	d0, s8
  4048e4:	ldr	x2, [x25, x19, lsl #3]
  4048e8:	mov	x0, x26
  4048ec:	mov	x1, #0x80                  	// #128
  4048f0:	bl	4028f0 <snprintf@plt>
  4048f4:	cmp	w0, w23
  4048f8:	b.gt	404870 <ferror@plt+0x1a80>
  4048fc:	b	404888 <ferror@plt+0x1a98>
  404900:	ldr	x0, [x0]
  404904:	mov	x2, x1
  404908:	ldr	x1, [x0, #488]
  40490c:	cbz	x1, 40493c <ferror@plt+0x1b4c>
  404910:	ldr	x0, [x2]
  404914:	ldr	x0, [x0, #488]
  404918:	cbz	x0, 40493c <ferror@plt+0x1b4c>
  40491c:	stp	x29, x30, [sp, #-16]!
  404920:	mov	x29, sp
  404924:	bl	402b60 <strcmp@plt>
  404928:	adrp	x1, 429000 <ferror@plt+0x26210>
  40492c:	ldp	x29, x30, [sp], #16
  404930:	ldr	w1, [x1, #808]
  404934:	mul	w0, w0, w1
  404938:	ret
  40493c:	mov	w0, #0x0                   	// #0
  404940:	ret
  404944:	nop
  404948:	ldr	x0, [x0]
  40494c:	mov	x2, x1
  404950:	ldr	x1, [x0, #1032]
  404954:	cbz	x1, 404984 <ferror@plt+0x1b94>
  404958:	ldr	x0, [x2]
  40495c:	ldr	x0, [x0, #1032]
  404960:	cbz	x0, 404984 <ferror@plt+0x1b94>
  404964:	stp	x29, x30, [sp, #-16]!
  404968:	mov	x29, sp
  40496c:	bl	402b60 <strcmp@plt>
  404970:	adrp	x1, 429000 <ferror@plt+0x26210>
  404974:	ldp	x29, x30, [sp], #16
  404978:	ldr	w1, [x1, #808]
  40497c:	mul	w0, w0, w1
  404980:	ret
  404984:	mov	w0, #0x0                   	// #0
  404988:	ret
  40498c:	nop
  404990:	ldr	x0, [x0]
  404994:	mov	x2, x1
  404998:	ldr	x0, [x0, #464]
  40499c:	ldr	x1, [x0]
  4049a0:	cbz	x1, 4049d4 <ferror@plt+0x1be4>
  4049a4:	ldr	x0, [x2]
  4049a8:	ldr	x0, [x0, #464]
  4049ac:	ldr	x0, [x0]
  4049b0:	cbz	x0, 4049d4 <ferror@plt+0x1be4>
  4049b4:	stp	x29, x30, [sp, #-16]!
  4049b8:	mov	x29, sp
  4049bc:	bl	402b60 <strcmp@plt>
  4049c0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4049c4:	ldp	x29, x30, [sp], #16
  4049c8:	ldr	w1, [x1, #808]
  4049cc:	mul	w0, w0, w1
  4049d0:	ret
  4049d4:	mov	w0, #0x0                   	// #0
  4049d8:	ret
  4049dc:	nop
  4049e0:	ldr	x0, [x0]
  4049e4:	mov	x2, x1
  4049e8:	ldr	x1, [x0, #504]
  4049ec:	cbz	x1, 404a1c <ferror@plt+0x1c2c>
  4049f0:	ldr	x0, [x2]
  4049f4:	ldr	x0, [x0, #504]
  4049f8:	cbz	x0, 404a1c <ferror@plt+0x1c2c>
  4049fc:	stp	x29, x30, [sp, #-16]!
  404a00:	mov	x29, sp
  404a04:	bl	402b60 <strcmp@plt>
  404a08:	adrp	x1, 429000 <ferror@plt+0x26210>
  404a0c:	ldp	x29, x30, [sp], #16
  404a10:	ldr	w1, [x1, #808]
  404a14:	mul	w0, w0, w1
  404a18:	ret
  404a1c:	mov	w0, #0x0                   	// #0
  404a20:	ret
  404a24:	nop
  404a28:	ldr	x0, [x0]
  404a2c:	mov	x2, x1
  404a30:	ldr	x0, [x0, #480]
  404a34:	ldr	x1, [x0]
  404a38:	cbz	x1, 404a6c <ferror@plt+0x1c7c>
  404a3c:	ldr	x0, [x2]
  404a40:	ldr	x0, [x0, #480]
  404a44:	ldr	x0, [x0]
  404a48:	cbz	x0, 404a6c <ferror@plt+0x1c7c>
  404a4c:	stp	x29, x30, [sp, #-16]!
  404a50:	mov	x29, sp
  404a54:	bl	402b60 <strcmp@plt>
  404a58:	adrp	x1, 429000 <ferror@plt+0x26210>
  404a5c:	ldp	x29, x30, [sp], #16
  404a60:	ldr	w1, [x1, #808]
  404a64:	mul	w0, w0, w1
  404a68:	ret
  404a6c:	mov	w0, #0x0                   	// #0
  404a70:	ret
  404a74:	nop
  404a78:	stp	x29, x30, [sp, #-16]!
  404a7c:	mov	x29, sp
  404a80:	ldr	x2, [x0]
  404a84:	ldr	x0, [x1]
  404a88:	add	x1, x2, #0x2a5
  404a8c:	add	x0, x0, #0x2a5
  404a90:	bl	402b60 <strcmp@plt>
  404a94:	adrp	x1, 429000 <ferror@plt+0x26210>
  404a98:	ldp	x29, x30, [sp], #16
  404a9c:	ldr	w1, [x1, #808]
  404aa0:	mul	w0, w0, w1
  404aa4:	ret
  404aa8:	stp	x29, x30, [sp, #-16]!
  404aac:	mov	x29, sp
  404ab0:	ldr	x2, [x0]
  404ab4:	ldr	x0, [x1]
  404ab8:	add	x1, x2, #0x242
  404abc:	add	x0, x0, #0x242
  404ac0:	bl	402b60 <strcmp@plt>
  404ac4:	adrp	x1, 429000 <ferror@plt+0x26210>
  404ac8:	ldp	x29, x30, [sp], #16
  404acc:	ldr	w1, [x1, #808]
  404ad0:	mul	w0, w0, w1
  404ad4:	ret
  404ad8:	stp	x29, x30, [sp, #-16]!
  404adc:	mov	x29, sp
  404ae0:	ldr	x2, [x0]
  404ae4:	ldr	x0, [x1]
  404ae8:	add	x1, x2, #0x221
  404aec:	add	x0, x0, #0x221
  404af0:	bl	402b60 <strcmp@plt>
  404af4:	adrp	x1, 429000 <ferror@plt+0x26210>
  404af8:	ldp	x29, x30, [sp], #16
  404afc:	ldr	w1, [x1, #808]
  404b00:	mul	w0, w0, w1
  404b04:	ret
  404b08:	stp	x29, x30, [sp, #-16]!
  404b0c:	mov	x29, sp
  404b10:	ldr	x2, [x0]
  404b14:	ldr	x0, [x1]
  404b18:	add	x1, x2, #0x200
  404b1c:	add	x0, x0, #0x200
  404b20:	bl	402b60 <strcmp@plt>
  404b24:	adrp	x1, 429000 <ferror@plt+0x26210>
  404b28:	ldp	x29, x30, [sp], #16
  404b2c:	ldr	w1, [x1, #808]
  404b30:	mul	w0, w0, w1
  404b34:	ret
  404b38:	stp	x29, x30, [sp, #-64]!
  404b3c:	mov	x3, #0x100000000           	// #4294967296
  404b40:	mov	x29, sp
  404b44:	stp	x19, x20, [sp, #16]
  404b48:	mov	x19, x1
  404b4c:	add	x1, x0, #0x200
  404b50:	mov	x20, x0
  404b54:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  404b58:	stur	x3, [x1, #-132]
  404b5c:	str	wzr, [x0, #760]
  404b60:	ldrb	w0, [x19]
  404b64:	cbz	w0, 404c14 <ferror@plt+0x1e24>
  404b68:	stp	x21, x22, [sp, #32]
  404b6c:	cmp	w0, #0x21
  404b70:	and	w21, w2, #0xff
  404b74:	b.eq	404be8 <ferror@plt+0x1df8>  // b.none
  404b78:	add	x1, sp, #0x38
  404b7c:	mov	x0, x19
  404b80:	mov	w2, #0x0                   	// #0
  404b84:	bl	402770 <strtoul@plt>
  404b88:	ldr	x1, [sp, #56]
  404b8c:	mov	x22, x0
  404b90:	ldrb	w0, [x1]
  404b94:	cbz	w0, 404bbc <ferror@plt+0x1dcc>
  404b98:	mov	x0, x19
  404b9c:	bl	402a60 <getpwnam@plt>
  404ba0:	cbnz	x0, 404bc8 <ferror@plt+0x1dd8>
  404ba4:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  404ba8:	ldp	x21, x22, [sp, #32]
  404bac:	ldr	x0, [x0, #2184]
  404bb0:	ldp	x19, x20, [sp, #16]
  404bb4:	ldp	x29, x30, [sp], #64
  404bb8:	ret
  404bbc:	mov	w0, w22
  404bc0:	bl	402b70 <getpwuid@plt>
  404bc4:	cbz	x0, 404c24 <ferror@plt+0x1e34>
  404bc8:	ldr	w1, [x0, #16]
  404bcc:	mov	x0, #0x0                   	// #0
  404bd0:	str	w1, [x20, #376]
  404bd4:	str	w21, [x20, #380]
  404bd8:	ldp	x19, x20, [sp, #16]
  404bdc:	ldp	x21, x22, [sp, #32]
  404be0:	ldp	x29, x30, [sp], #64
  404be4:	ret
  404be8:	str	wzr, [x20, #384]
  404bec:	add	x19, x19, #0x1
  404bf0:	add	x1, sp, #0x38
  404bf4:	mov	x0, x19
  404bf8:	mov	w2, #0x0                   	// #0
  404bfc:	bl	402770 <strtoul@plt>
  404c00:	ldr	x1, [sp, #56]
  404c04:	mov	x22, x0
  404c08:	ldrb	w0, [x1]
  404c0c:	cbnz	w0, 404b98 <ferror@plt+0x1da8>
  404c10:	b	404bbc <ferror@plt+0x1dcc>
  404c14:	mov	x0, #0x0                   	// #0
  404c18:	ldp	x19, x20, [sp, #16]
  404c1c:	ldp	x29, x30, [sp], #64
  404c20:	ret
  404c24:	str	w22, [x20, #376]
  404c28:	str	w21, [x20, #380]
  404c2c:	ldp	x21, x22, [sp, #32]
  404c30:	b	404bb0 <ferror@plt+0x1dc0>
  404c34:	nop
  404c38:	ldr	x0, [x0]
  404c3c:	mov	x2, x1
  404c40:	ldr	x1, [x0, #496]
  404c44:	cbz	x1, 404c74 <ferror@plt+0x1e84>
  404c48:	ldr	x0, [x2]
  404c4c:	ldr	x0, [x0, #496]
  404c50:	cbz	x0, 404c74 <ferror@plt+0x1e84>
  404c54:	stp	x29, x30, [sp, #-16]!
  404c58:	mov	x29, sp
  404c5c:	bl	402a00 <strverscmp@plt>
  404c60:	adrp	x1, 429000 <ferror@plt+0x26210>
  404c64:	ldp	x29, x30, [sp], #16
  404c68:	ldr	w1, [x1, #808]
  404c6c:	mul	w0, w0, w1
  404c70:	ret
  404c74:	mov	w0, #0x0                   	// #0
  404c78:	ret
  404c7c:	nop
  404c80:	stp	x29, x30, [sp, #-48]!
  404c84:	add	x1, x0, #0x200
  404c88:	mov	x29, sp
  404c8c:	stp	x19, x20, [sp, #16]
  404c90:	mov	x19, x0
  404c94:	ldr	w0, [x0, #204]
  404c98:	stp	x21, x22, [sp, #32]
  404c9c:	adrp	x21, 429000 <ferror@plt+0x26210>
  404ca0:	add	x21, x21, #0x328
  404ca4:	orr	w0, w0, #0x30
  404ca8:	str	w0, [x19, #204]
  404cac:	ldr	x20, [x19, #1400]
  404cb0:	stur	xzr, [x1, #-148]
  404cb4:	str	wzr, [x19, #208]
  404cb8:	str	wzr, [x19, #356]
  404cbc:	str	wzr, [x19, #380]
  404cc0:	str	wzr, [x21, #4048]
  404cc4:	cbz	x20, 404cec <ferror@plt+0x1efc>
  404cc8:	mov	x22, x20
  404ccc:	ldr	x20, [x20]
  404cd0:	ldr	x0, [x22, #32]
  404cd4:	bl	402bc0 <free@plt>
  404cd8:	ldr	x0, [x22, #24]
  404cdc:	bl	402bc0 <free@plt>
  404ce0:	mov	x0, x22
  404ce4:	bl	402bc0 <free@plt>
  404ce8:	cbnz	x20, 404cc8 <ferror@plt+0x1ed8>
  404cec:	ldr	x0, [x19, #1416]
  404cf0:	str	xzr, [x19, #1400]
  404cf4:	str	wzr, [x19, #1408]
  404cf8:	bl	402bc0 <free@plt>
  404cfc:	ldr	x1, [x21, #8]
  404d00:	ldr	x2, [x19, #1424]
  404d04:	ldr	w0, [x1, #204]
  404d08:	str	xzr, [x19, #1416]
  404d0c:	and	w0, w0, #0xffdfffff
  404d10:	str	w0, [x1, #204]
  404d14:	strb	wzr, [x2]
  404d18:	ldr	w0, [x19, #204]
  404d1c:	ldp	x21, x22, [sp, #32]
  404d20:	and	w0, w0, #0xffcfffff
  404d24:	str	w0, [x19, #204]
  404d28:	ldp	x19, x20, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #48
  404d30:	ret
  404d34:	nop
  404d38:	stp	x29, x30, [sp, #-48]!
  404d3c:	mov	x29, sp
  404d40:	stp	x19, x20, [sp, #16]
  404d44:	adrp	x19, 429000 <ferror@plt+0x26210>
  404d48:	add	x19, x19, #0x328
  404d4c:	str	x21, [sp, #32]
  404d50:	cbnz	w0, 404d80 <ferror@plt+0x1f90>
  404d54:	ldr	x21, [x19, #4056]
  404d58:	mov	x0, #0x0                   	// #0
  404d5c:	bl	402960 <time@plt>
  404d60:	mov	x20, x0
  404d64:	sub	x21, x0, x21
  404d68:	cmp	x21, #0x2
  404d6c:	b.gt	404da0 <ferror@plt+0x1fb0>
  404d70:	ldp	x19, x20, [sp, #16]
  404d74:	ldr	x21, [sp, #32]
  404d78:	ldp	x29, x30, [sp], #48
  404d7c:	ret
  404d80:	mov	x21, #0x0                   	// #0
  404d84:	mov	x0, #0x0                   	// #0
  404d88:	str	xzr, [x19, #4056]
  404d8c:	bl	402960 <time@plt>
  404d90:	sub	x21, x0, x21
  404d94:	mov	x20, x0
  404d98:	cmp	x21, #0x2
  404d9c:	b.le	404d70 <ferror@plt+0x1f80>
  404da0:	bl	402820 <meminfo@plt>
  404da4:	bl	4029e0 <cpuinfo@plt>
  404da8:	adrp	x0, 429000 <ferror@plt+0x26210>
  404dac:	adrp	x1, 429000 <ferror@plt+0x26210>
  404db0:	ldr	x0, [x0, #680]
  404db4:	ldr	x1, [x1, #776]
  404db8:	str	w1, [x19, #48]
  404dbc:	blr	x0
  404dc0:	add	w0, w0, #0x1
  404dc4:	str	w0, [x19, #68]
  404dc8:	str	x20, [x19, #4056]
  404dcc:	ldp	x19, x20, [sp, #16]
  404dd0:	ldr	x21, [sp, #32]
  404dd4:	ldp	x29, x30, [sp], #48
  404dd8:	ret
  404ddc:	nop
  404de0:	adrp	x1, 429000 <ferror@plt+0x26210>
  404de4:	mov	w0, #0x1                   	// #1
  404de8:	ldr	w1, [x1, #808]
  404dec:	cmp	w1, #0x0
  404df0:	cneg	w0, w0, gt
  404df4:	ret
  404df8:	ldr	x2, [x0]
  404dfc:	ldr	x0, [x1]
  404e00:	ldr	x1, [x2, #272]
  404e04:	ldr	x0, [x0, #272]
  404e08:	cmp	x1, x0
  404e0c:	b.lt	404e20 <ferror@plt+0x2030>  // b.tstop
  404e10:	mov	w0, #0x0                   	// #0
  404e14:	b.gt	404e1c <ferror@plt+0x202c>
  404e18:	ret
  404e1c:	b	404de0 <ferror@plt+0x1ff0>
  404e20:	adrp	x1, 429000 <ferror@plt+0x26210>
  404e24:	mov	w0, #0xffffffff            	// #-1
  404e28:	ldr	w1, [x1, #808]
  404e2c:	cmp	w1, #0x0
  404e30:	cneg	w0, w0, gt
  404e34:	ret
  404e38:	ldr	x2, [x0]
  404e3c:	ldr	x0, [x1]
  404e40:	ldr	w1, [x2, #24]
  404e44:	ldr	w0, [x0, #24]
  404e48:	cmp	w1, w0
  404e4c:	b.cc	404e60 <ferror@plt+0x2070>  // b.lo, b.ul, b.last
  404e50:	mov	w0, #0x0                   	// #0
  404e54:	b.hi	404e5c <ferror@plt+0x206c>  // b.pmore
  404e58:	ret
  404e5c:	b	404de0 <ferror@plt+0x1ff0>
  404e60:	adrp	x1, 429000 <ferror@plt+0x26210>
  404e64:	mov	w0, #0xffffffff            	// #-1
  404e68:	ldr	w1, [x1, #808]
  404e6c:	cmp	w1, #0x0
  404e70:	cneg	w0, w0, gt
  404e74:	ret
  404e78:	ldr	x2, [x0]
  404e7c:	ldr	x0, [x1]
  404e80:	ldr	x1, [x2, #288]
  404e84:	ldr	x0, [x0, #288]
  404e88:	cmp	x1, x0
  404e8c:	b.lt	404ea0 <ferror@plt+0x20b0>  // b.tstop
  404e90:	mov	w0, #0x0                   	// #0
  404e94:	b.gt	404e9c <ferror@plt+0x20ac>
  404e98:	ret
  404e9c:	b	404de0 <ferror@plt+0x1ff0>
  404ea0:	adrp	x1, 429000 <ferror@plt+0x26210>
  404ea4:	mov	w0, #0xffffffff            	// #-1
  404ea8:	ldr	w1, [x1, #808]
  404eac:	cmp	w1, #0x0
  404eb0:	cneg	w0, w0, gt
  404eb4:	ret
  404eb8:	ldr	x2, [x0]
  404ebc:	ldr	x0, [x1]
  404ec0:	ldr	x1, [x2, #296]
  404ec4:	ldr	x0, [x0, #296]
  404ec8:	cmp	x1, x0
  404ecc:	b.lt	404ee0 <ferror@plt+0x20f0>  // b.tstop
  404ed0:	mov	w0, #0x0                   	// #0
  404ed4:	b.gt	404edc <ferror@plt+0x20ec>
  404ed8:	ret
  404edc:	b	404de0 <ferror@plt+0x1ff0>
  404ee0:	adrp	x1, 429000 <ferror@plt+0x26210>
  404ee4:	mov	w0, #0xffffffff            	// #-1
  404ee8:	ldr	w1, [x1, #808]
  404eec:	cmp	w1, #0x0
  404ef0:	cneg	w0, w0, gt
  404ef4:	ret
  404ef8:	ldr	x2, [x0]
  404efc:	ldr	x0, [x1]
  404f00:	ldr	x1, [x2, #440]
  404f04:	ldr	x0, [x0, #440]
  404f08:	cmp	x1, x0
  404f0c:	b.cc	404f20 <ferror@plt+0x2130>  // b.lo, b.ul, b.last
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	b.hi	404f1c <ferror@plt+0x212c>  // b.pmore
  404f18:	ret
  404f1c:	b	404de0 <ferror@plt+0x1ff0>
  404f20:	adrp	x1, 429000 <ferror@plt+0x26210>
  404f24:	mov	w0, #0xffffffff            	// #-1
  404f28:	ldr	w1, [x1, #808]
  404f2c:	cmp	w1, #0x0
  404f30:	cneg	w0, w0, gt
  404f34:	ret
  404f38:	ldr	x2, [x0]
  404f3c:	ldr	x0, [x1]
  404f40:	ldr	x1, [x2, #432]
  404f44:	ldr	x0, [x0, #432]
  404f48:	cmp	x1, x0
  404f4c:	b.cc	404f60 <ferror@plt+0x2170>  // b.lo, b.ul, b.last
  404f50:	mov	w0, #0x0                   	// #0
  404f54:	b.hi	404f5c <ferror@plt+0x216c>  // b.pmore
  404f58:	ret
  404f5c:	b	404de0 <ferror@plt+0x1ff0>
  404f60:	adrp	x1, 429000 <ferror@plt+0x26210>
  404f64:	mov	w0, #0xffffffff            	// #-1
  404f68:	ldr	w1, [x1, #808]
  404f6c:	cmp	w1, #0x0
  404f70:	cneg	w0, w0, gt
  404f74:	ret
  404f78:	ldr	x2, [x0]
  404f7c:	ldr	x0, [x1]
  404f80:	ldr	x1, [x2, #424]
  404f84:	ldr	x0, [x0, #424]
  404f88:	cmp	x1, x0
  404f8c:	b.cc	404fa0 <ferror@plt+0x21b0>  // b.lo, b.ul, b.last
  404f90:	mov	w0, #0x0                   	// #0
  404f94:	b.hi	404f9c <ferror@plt+0x21ac>  // b.pmore
  404f98:	ret
  404f9c:	b	404de0 <ferror@plt+0x1ff0>
  404fa0:	adrp	x1, 429000 <ferror@plt+0x26210>
  404fa4:	mov	w0, #0xffffffff            	// #-1
  404fa8:	ldr	w1, [x1, #808]
  404fac:	cmp	w1, #0x0
  404fb0:	cneg	w0, w0, gt
  404fb4:	ret
  404fb8:	ldr	x2, [x0]
  404fbc:	ldr	x0, [x1]
  404fc0:	ldr	x1, [x2, #8]
  404fc4:	ldr	x0, [x0, #8]
  404fc8:	cmp	x1, x0
  404fcc:	b.cc	404fe0 <ferror@plt+0x21f0>  // b.lo, b.ul, b.last
  404fd0:	mov	w0, #0x0                   	// #0
  404fd4:	b.hi	404fdc <ferror@plt+0x21ec>  // b.pmore
  404fd8:	ret
  404fdc:	b	404de0 <ferror@plt+0x1ff0>
  404fe0:	adrp	x1, 429000 <ferror@plt+0x26210>
  404fe4:	mov	w0, #0xffffffff            	// #-1
  404fe8:	ldr	w1, [x1, #808]
  404fec:	cmp	w1, #0x0
  404ff0:	cneg	w0, w0, gt
  404ff4:	ret
  404ff8:	ldr	x2, [x0]
  404ffc:	ldr	x0, [x1]
  405000:	ldr	x1, [x2, #16]
  405004:	ldr	x0, [x0, #16]
  405008:	cmp	x1, x0
  40500c:	b.cc	405020 <ferror@plt+0x2230>  // b.lo, b.ul, b.last
  405010:	mov	w0, #0x0                   	// #0
  405014:	b.hi	40501c <ferror@plt+0x222c>  // b.pmore
  405018:	ret
  40501c:	b	404de0 <ferror@plt+0x1ff0>
  405020:	adrp	x1, 429000 <ferror@plt+0x26210>
  405024:	mov	w0, #0xffffffff            	// #-1
  405028:	ldr	w1, [x1, #808]
  40502c:	cmp	w1, #0x0
  405030:	cneg	w0, w0, gt
  405034:	ret
  405038:	ldr	x2, [x0]
  40503c:	ldr	x0, [x1]
  405040:	ldr	x1, [x2, #928]
  405044:	ldr	x0, [x0, #928]
  405048:	cmp	x1, x0
  40504c:	b.lt	405060 <ferror@plt+0x2270>  // b.tstop
  405050:	mov	w0, #0x0                   	// #0
  405054:	b.gt	40505c <ferror@plt+0x226c>
  405058:	ret
  40505c:	b	404de0 <ferror@plt+0x1ff0>
  405060:	adrp	x1, 429000 <ferror@plt+0x26210>
  405064:	mov	w0, #0xffffffff            	// #-1
  405068:	ldr	w1, [x1, #808]
  40506c:	cmp	w1, #0x0
  405070:	cneg	w0, w0, gt
  405074:	ret
  405078:	ldr	x2, [x0]
  40507c:	ldr	x0, [x1]
  405080:	ldr	x1, [x2, #936]
  405084:	ldr	x0, [x0, #936]
  405088:	cmp	x1, x0
  40508c:	b.lt	4050a0 <ferror@plt+0x22b0>  // b.tstop
  405090:	mov	w0, #0x0                   	// #0
  405094:	b.gt	40509c <ferror@plt+0x22ac>
  405098:	ret
  40509c:	b	404de0 <ferror@plt+0x1ff0>
  4050a0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4050a4:	mov	w0, #0xffffffff            	// #-1
  4050a8:	ldr	w1, [x1, #808]
  4050ac:	cmp	w1, #0x0
  4050b0:	cneg	w0, w0, gt
  4050b4:	ret
  4050b8:	ldr	x2, [x0]
  4050bc:	ldr	x0, [x1]
  4050c0:	ldr	x1, [x2, #944]
  4050c4:	ldr	x0, [x0, #944]
  4050c8:	cmp	x1, x0
  4050cc:	b.lt	4050e0 <ferror@plt+0x22f0>  // b.tstop
  4050d0:	mov	w0, #0x0                   	// #0
  4050d4:	b.gt	4050dc <ferror@plt+0x22ec>
  4050d8:	ret
  4050dc:	b	404de0 <ferror@plt+0x1ff0>
  4050e0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4050e4:	mov	w0, #0xffffffff            	// #-1
  4050e8:	ldr	w1, [x1, #808]
  4050ec:	cmp	w1, #0x0
  4050f0:	cneg	w0, w0, gt
  4050f4:	ret
  4050f8:	ldr	x2, [x0]
  4050fc:	ldr	x0, [x1]
  405100:	ldr	x1, [x2, #952]
  405104:	ldr	x0, [x0, #952]
  405108:	cmp	x1, x0
  40510c:	b.lt	405120 <ferror@plt+0x2330>  // b.tstop
  405110:	mov	w0, #0x0                   	// #0
  405114:	b.gt	40511c <ferror@plt+0x232c>
  405118:	ret
  40511c:	b	404de0 <ferror@plt+0x1ff0>
  405120:	adrp	x1, 429000 <ferror@plt+0x26210>
  405124:	mov	w0, #0xffffffff            	// #-1
  405128:	ldr	w1, [x1, #808]
  40512c:	cmp	w1, #0x0
  405130:	cneg	w0, w0, gt
  405134:	ret
  405138:	ldr	x2, [x0]
  40513c:	ldr	x0, [x1]
  405140:	ldr	x1, [x2, #960]
  405144:	ldr	x0, [x0, #960]
  405148:	cmp	x1, x0
  40514c:	b.lt	405160 <ferror@plt+0x2370>  // b.tstop
  405150:	mov	w0, #0x0                   	// #0
  405154:	b.gt	40515c <ferror@plt+0x236c>
  405158:	ret
  40515c:	b	404de0 <ferror@plt+0x1ff0>
  405160:	adrp	x1, 429000 <ferror@plt+0x26210>
  405164:	mov	w0, #0xffffffff            	// #-1
  405168:	ldr	w1, [x1, #808]
  40516c:	cmp	w1, #0x0
  405170:	cneg	w0, w0, gt
  405174:	ret
  405178:	ldr	x2, [x0]
  40517c:	ldr	x0, [x1]
  405180:	ldr	x1, [x2, #968]
  405184:	ldr	x0, [x0, #968]
  405188:	cmp	x1, x0
  40518c:	b.lt	4051a0 <ferror@plt+0x23b0>  // b.tstop
  405190:	mov	w0, #0x0                   	// #0
  405194:	b.gt	40519c <ferror@plt+0x23ac>
  405198:	ret
  40519c:	b	404de0 <ferror@plt+0x1ff0>
  4051a0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4051a4:	mov	w0, #0xffffffff            	// #-1
  4051a8:	ldr	w1, [x1, #808]
  4051ac:	cmp	w1, #0x0
  4051b0:	cneg	w0, w0, gt
  4051b4:	ret
  4051b8:	ldr	x2, [x0]
  4051bc:	ldr	x0, [x1]
  4051c0:	ldr	w1, [x2, #924]
  4051c4:	ldr	w0, [x0, #924]
  4051c8:	cmp	w1, w0
  4051cc:	b.lt	4051e0 <ferror@plt+0x23f0>  // b.tstop
  4051d0:	mov	w0, #0x0                   	// #0
  4051d4:	b.gt	4051dc <ferror@plt+0x23ec>
  4051d8:	ret
  4051dc:	b	404de0 <ferror@plt+0x1ff0>
  4051e0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4051e4:	mov	w0, #0xffffffff            	// #-1
  4051e8:	ldr	w1, [x1, #808]
  4051ec:	cmp	w1, #0x0
  4051f0:	cneg	w0, w0, gt
  4051f4:	ret
  4051f8:	ldr	x2, [x0]
  4051fc:	ldr	x0, [x1]
  405200:	ldr	w1, [x2, #920]
  405204:	ldr	w0, [x0, #920]
  405208:	cmp	w1, w0
  40520c:	b.lt	405220 <ferror@plt+0x2430>  // b.tstop
  405210:	mov	w0, #0x0                   	// #0
  405214:	b.gt	40521c <ferror@plt+0x242c>
  405218:	ret
  40521c:	b	404de0 <ferror@plt+0x1ff0>
  405220:	adrp	x1, 429000 <ferror@plt+0x26210>
  405224:	mov	w0, #0xffffffff            	// #-1
  405228:	ldr	w1, [x1, #808]
  40522c:	cmp	w1, #0x0
  405230:	cneg	w0, w0, gt
  405234:	ret
  405238:	ldr	x2, [x0]
  40523c:	ldr	x0, [x1]
  405240:	ldr	x1, [x2, #256]
  405244:	ldr	x0, [x0, #256]
  405248:	cmp	x1, x0
  40524c:	b.lt	405260 <ferror@plt+0x2470>  // b.tstop
  405250:	mov	w0, #0x0                   	// #0
  405254:	b.gt	40525c <ferror@plt+0x246c>
  405258:	ret
  40525c:	b	404de0 <ferror@plt+0x1ff0>
  405260:	adrp	x1, 429000 <ferror@plt+0x26210>
  405264:	mov	w0, #0xffffffff            	// #-1
  405268:	ldr	w1, [x1, #808]
  40526c:	cmp	w1, #0x0
  405270:	cneg	w0, w0, gt
  405274:	ret
  405278:	ldr	x2, [x0]
  40527c:	ldr	x0, [x1]
  405280:	ldr	x1, [x2, #328]
  405284:	ldr	x0, [x0, #328]
  405288:	cmp	x1, x0
  40528c:	b.cc	4052a0 <ferror@plt+0x24b0>  // b.lo, b.ul, b.last
  405290:	mov	w0, #0x0                   	// #0
  405294:	b.hi	40529c <ferror@plt+0x24ac>  // b.pmore
  405298:	ret
  40529c:	b	404de0 <ferror@plt+0x1ff0>
  4052a0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4052a4:	mov	w0, #0xffffffff            	// #-1
  4052a8:	ldr	w1, [x1, #808]
  4052ac:	cmp	w1, #0x0
  4052b0:	cneg	w0, w0, gt
  4052b4:	ret
  4052b8:	ldr	x2, [x0]
  4052bc:	ldr	x0, [x1]
  4052c0:	ldr	x1, [x2, #336]
  4052c4:	ldr	x0, [x0, #336]
  4052c8:	cmp	x1, x0
  4052cc:	b.cc	4052e0 <ferror@plt+0x24f0>  // b.lo, b.ul, b.last
  4052d0:	mov	w0, #0x0                   	// #0
  4052d4:	b.hi	4052dc <ferror@plt+0x24ec>  // b.pmore
  4052d8:	ret
  4052dc:	b	404de0 <ferror@plt+0x1ff0>
  4052e0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4052e4:	mov	w0, #0xffffffff            	// #-1
  4052e8:	ldr	w1, [x1, #808]
  4052ec:	cmp	w1, #0x0
  4052f0:	cneg	w0, w0, gt
  4052f4:	ret
  4052f8:	ldr	x2, [x0]
  4052fc:	ldr	x0, [x1]
  405300:	ldr	x1, [x2, #312]
  405304:	ldr	x0, [x0, #312]
  405308:	cmp	x1, x0
  40530c:	b.cc	405320 <ferror@plt+0x2530>  // b.lo, b.ul, b.last
  405310:	mov	w0, #0x0                   	// #0
  405314:	b.hi	40531c <ferror@plt+0x252c>  // b.pmore
  405318:	ret
  40531c:	b	404de0 <ferror@plt+0x1ff0>
  405320:	adrp	x1, 429000 <ferror@plt+0x26210>
  405324:	mov	w0, #0xffffffff            	// #-1
  405328:	ldr	w1, [x1, #808]
  40532c:	cmp	w1, #0x0
  405330:	cneg	w0, w0, gt
  405334:	ret
  405338:	ldr	x2, [x0]
  40533c:	ldr	x0, [x1]
  405340:	ldr	x1, [x2, #344]
  405344:	ldr	x0, [x0, #344]
  405348:	cmp	x1, x0
  40534c:	b.cc	405360 <ferror@plt+0x2570>  // b.lo, b.ul, b.last
  405350:	mov	w0, #0x0                   	// #0
  405354:	b.hi	40535c <ferror@plt+0x256c>  // b.pmore
  405358:	ret
  40535c:	b	404de0 <ferror@plt+0x1ff0>
  405360:	adrp	x1, 429000 <ferror@plt+0x26210>
  405364:	mov	w0, #0xffffffff            	// #-1
  405368:	ldr	w1, [x1, #808]
  40536c:	cmp	w1, #0x0
  405370:	cneg	w0, w0, gt
  405374:	ret
  405378:	ldr	x2, [x0]
  40537c:	ldr	x0, [x1]
  405380:	ldr	x1, [x2, #264]
  405384:	ldr	x0, [x0, #264]
  405388:	cmp	x1, x0
  40538c:	b.lt	4053a0 <ferror@plt+0x25b0>  // b.tstop
  405390:	mov	w0, #0x0                   	// #0
  405394:	b.gt	40539c <ferror@plt+0x25ac>
  405398:	ret
  40539c:	b	404de0 <ferror@plt+0x1ff0>
  4053a0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4053a4:	mov	w0, #0xffffffff            	// #-1
  4053a8:	ldr	w1, [x1, #808]
  4053ac:	cmp	w1, #0x0
  4053b0:	cneg	w0, w0, gt
  4053b4:	ret
  4053b8:	ldr	x2, [x0]
  4053bc:	ldr	x0, [x1]
  4053c0:	ldr	w1, [x2, #860]
  4053c4:	ldr	w0, [x0, #860]
  4053c8:	cmp	w1, w0
  4053cc:	b.lt	4053e0 <ferror@plt+0x25f0>  // b.tstop
  4053d0:	mov	w0, #0x0                   	// #0
  4053d4:	b.gt	4053dc <ferror@plt+0x25ec>
  4053d8:	ret
  4053dc:	b	404de0 <ferror@plt+0x1ff0>
  4053e0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4053e4:	mov	w0, #0xffffffff            	// #-1
  4053e8:	ldr	w1, [x1, #808]
  4053ec:	cmp	w1, #0x0
  4053f0:	cneg	w0, w0, gt
  4053f4:	ret
  4053f8:	ldr	x2, [x0]
  4053fc:	ldr	x0, [x1]
  405400:	ldr	x1, [x2, #368]
  405404:	ldr	x0, [x0, #368]
  405408:	cmp	x1, x0
  40540c:	b.cc	405420 <ferror@plt+0x2630>  // b.lo, b.ul, b.last
  405410:	mov	w0, #0x0                   	// #0
  405414:	b.hi	40541c <ferror@plt+0x262c>  // b.pmore
  405418:	ret
  40541c:	b	404de0 <ferror@plt+0x1ff0>
  405420:	adrp	x1, 429000 <ferror@plt+0x26210>
  405424:	mov	w0, #0xffffffff            	// #-1
  405428:	ldr	w1, [x1, #808]
  40542c:	cmp	w1, #0x0
  405430:	cneg	w0, w0, gt
  405434:	ret
  405438:	ldr	x4, [x0]
  40543c:	adrp	x6, 429000 <ferror@plt+0x26210>
  405440:	ldr	x3, [x1]
  405444:	add	x2, x6, #0x328
  405448:	ldp	x1, x7, [x4, #32]
  40544c:	ldr	w0, [x2, #4064]
  405450:	ldp	x5, x2, [x3, #32]
  405454:	add	x1, x1, x7
  405458:	add	x2, x2, x5
  40545c:	cbz	w0, 405490 <ferror@plt+0x26a0>
  405460:	ldp	x5, x7, [x4, #48]
  405464:	ldr	x0, [x3, #48]
  405468:	ldr	x4, [x3, #56]
  40546c:	add	x3, x5, x7
  405470:	add	x0, x0, x4
  405474:	add	x1, x3, x1
  405478:	add	x2, x0, x2
  40547c:	cmp	x1, x2
  405480:	b.cc	4054b0 <ferror@plt+0x26c0>  // b.lo, b.ul, b.last
  405484:	mov	w0, #0x0                   	// #0
  405488:	b.hi	40549c <ferror@plt+0x26ac>  // b.pmore
  40548c:	ret
  405490:	cmp	x2, x1
  405494:	b.hi	4054b0 <ferror@plt+0x26c0>  // b.pmore
  405498:	b.cs	40548c <ferror@plt+0x269c>  // b.hs, b.nlast
  40549c:	ldr	w1, [x6, #808]
  4054a0:	mov	w0, #0xffffffff            	// #-1
  4054a4:	cmp	w1, #0x1
  4054a8:	cneg	w0, w0, lt  // lt = tstop
  4054ac:	ret
  4054b0:	ldr	w1, [x6, #808]
  4054b4:	mov	w0, #0x1                   	// #1
  4054b8:	cmp	w1, w0
  4054bc:	cneg	w0, w0, lt  // lt = tstop
  4054c0:	ret
  4054c4:	nop
  4054c8:	ldr	x2, [x0]
  4054cc:	ldr	x0, [x1]
  4054d0:	ldr	w1, [x2, #908]
  4054d4:	ldr	w0, [x0, #908]
  4054d8:	cmp	w1, w0
  4054dc:	b.lt	4054f0 <ferror@plt+0x2700>  // b.tstop
  4054e0:	mov	w0, #0x0                   	// #0
  4054e4:	b.gt	4054ec <ferror@plt+0x26fc>
  4054e8:	ret
  4054ec:	b	404de0 <ferror@plt+0x1ff0>
  4054f0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4054f4:	mov	w0, #0xffffffff            	// #-1
  4054f8:	ldr	w1, [x1, #808]
  4054fc:	cmp	w1, #0x0
  405500:	cneg	w0, w0, gt
  405504:	ret
  405508:	ldr	x3, [x0]
  40550c:	ldr	x2, [x1]
  405510:	ldr	x1, [x3, #320]
  405514:	ldr	x0, [x2, #320]
  405518:	ldr	x3, [x3, #368]
  40551c:	ldr	x2, [x2, #368]
  405520:	add	x1, x1, x3
  405524:	add	x0, x0, x2
  405528:	cmp	x1, x0
  40552c:	b.cc	405540 <ferror@plt+0x2750>  // b.lo, b.ul, b.last
  405530:	mov	w0, #0x0                   	// #0
  405534:	b.hi	40553c <ferror@plt+0x274c>  // b.pmore
  405538:	ret
  40553c:	b	404de0 <ferror@plt+0x1ff0>
  405540:	adrp	x1, 429000 <ferror@plt+0x26210>
  405544:	mov	w0, #0xffffffff            	// #-1
  405548:	ldr	w1, [x1, #808]
  40554c:	cmp	w1, #0x0
  405550:	cneg	w0, w0, gt
  405554:	ret
  405558:	ldr	x2, [x0]
  40555c:	ldr	x0, [x1]
  405560:	ldr	x1, [x2, #248]
  405564:	ldr	x0, [x0, #248]
  405568:	cmp	x1, x0
  40556c:	b.lt	405580 <ferror@plt+0x2790>  // b.tstop
  405570:	mov	w0, #0x0                   	// #0
  405574:	b.gt	40557c <ferror@plt+0x278c>
  405578:	ret
  40557c:	b	404de0 <ferror@plt+0x1ff0>
  405580:	adrp	x1, 429000 <ferror@plt+0x26210>
  405584:	mov	w0, #0xffffffff            	// #-1
  405588:	ldr	w1, [x1, #808]
  40558c:	cmp	w1, #0x0
  405590:	cneg	w0, w0, gt
  405594:	ret
  405598:	ldr	x2, [x0]
  40559c:	ldr	x0, [x1]
  4055a0:	ldr	x1, [x2, #208]
  4055a4:	ldr	x0, [x0, #208]
  4055a8:	cmp	x1, x0
  4055ac:	b.cc	4055c0 <ferror@plt+0x27d0>  // b.lo, b.ul, b.last
  4055b0:	mov	w0, #0x0                   	// #0
  4055b4:	b.hi	4055bc <ferror@plt+0x27cc>  // b.pmore
  4055b8:	ret
  4055bc:	b	404de0 <ferror@plt+0x1ff0>
  4055c0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4055c4:	mov	w0, #0xffffffff            	// #-1
  4055c8:	ldr	w1, [x1, #808]
  4055cc:	cmp	w1, #0x0
  4055d0:	cneg	w0, w0, gt
  4055d4:	ret
  4055d8:	adrp	x3, 429000 <ferror@plt+0x26210>
  4055dc:	mov	w2, w1
  4055e0:	mov	w1, w0
  4055e4:	ldr	x0, [x3, #760]
  4055e8:	ldr	x0, [x0, #32]
  4055ec:	ldr	x0, [x0, #80]
  4055f0:	b	4028a0 <tgoto@plt>
  4055f4:	nop
  4055f8:	adrp	x2, 429000 <ferror@plt+0x26210>
  4055fc:	add	x2, x2, #0x328
  405600:	stp	x29, x30, [sp, #-32]!
  405604:	mov	x29, sp
  405608:	ldr	w0, [x2, #4068]
  40560c:	stp	x19, x20, [sp, #16]
  405610:	cbnz	w0, 405664 <ferror@plt+0x2874>
  405614:	adrp	x0, 429000 <ferror@plt+0x26210>
  405618:	adrp	x19, 428000 <ferror@plt+0x25210>
  40561c:	add	x19, x19, #0x390
  405620:	ldr	x0, [x0, #688]
  405624:	bl	402c40 <fflush@plt>
  405628:	ldr	w20, [x19, #628]
  40562c:	tbnz	w20, #31, 405658 <ferror@plt+0x2868>
  405630:	adrp	x0, 429000 <ferror@plt+0x26210>
  405634:	ldr	x0, [x0, #672]
  405638:	bl	402910 <fileno@plt>
  40563c:	mov	w1, w0
  405640:	mov	w0, w20
  405644:	bl	402d10 <dup2@plt>
  405648:	mov	w0, w20
  40564c:	bl	402af0 <close@plt>
  405650:	mov	w0, #0xffffffff            	// #-1
  405654:	str	w0, [x19, #628]
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	ldp	x29, x30, [sp], #32
  405660:	ret
  405664:	add	x2, x2, #0xfe8
  405668:	mov	w1, #0x2                   	// #2
  40566c:	mov	w0, #0x0                   	// #0
  405670:	bl	402ca0 <tcsetattr@plt>
  405674:	adrp	x0, 429000 <ferror@plt+0x26210>
  405678:	ldr	x0, [x0, #760]
  40567c:	ldr	x0, [x0, #32]
  405680:	ldr	x0, [x0, #704]
  405684:	cbz	x0, 40568c <ferror@plt+0x289c>
  405688:	bl	402840 <putp@plt>
  40568c:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405690:	add	x19, x19, #0x428
  405694:	ldur	w0, [x19, #-220]
  405698:	cbnz	w0, 4056d4 <ferror@plt+0x28e4>
  40569c:	adrp	x0, 415000 <ferror@plt+0x12210>
  4056a0:	add	x0, x0, #0x3d0
  4056a4:	bl	402840 <putp@plt>
  4056a8:	sub	x19, x19, #0xd0
  4056ac:	adrp	x0, 411000 <ferror@plt+0xe210>
  4056b0:	add	x0, x0, #0xac0
  4056b4:	bl	402840 <putp@plt>
  4056b8:	mov	x0, x19
  4056bc:	bl	402840 <putp@plt>
  4056c0:	add	x0, x19, #0x20
  4056c4:	bl	402840 <putp@plt>
  4056c8:	add	x0, x19, #0x40
  4056cc:	bl	402840 <putp@plt>
  4056d0:	b	405614 <ferror@plt+0x2824>
  4056d4:	ldur	w1, [x19, #-216]
  4056d8:	mov	w0, #0x0                   	// #0
  4056dc:	bl	4055d8 <ferror@plt+0x27e8>
  4056e0:	b	4056a4 <ferror@plt+0x28b4>
  4056e4:	nop
  4056e8:	stp	x29, x30, [sp, #-176]!
  4056ec:	mov	x29, sp
  4056f0:	stp	x19, x20, [sp, #16]
  4056f4:	mov	w19, w0
  4056f8:	add	x0, sp, #0x30
  4056fc:	str	x21, [sp, #32]
  405700:	bl	4028b0 <sigfillset@plt>
  405704:	add	x1, sp, #0x30
  405708:	mov	x2, #0x0                   	// #0
  40570c:	mov	w0, #0x0                   	// #0
  405710:	bl	402810 <sigprocmask@plt>
  405714:	bl	4055f8 <ferror@plt+0x2808>
  405718:	adrp	x2, 429000 <ferror@plt+0x26210>
  40571c:	adrp	x1, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  405720:	mov	w0, w19
  405724:	ldr	x20, [x2, #672]
  405728:	ldr	x21, [x1, #2256]
  40572c:	bl	402980 <signal_number_to_name@plt>
  405730:	adrp	x2, 429000 <ferror@plt+0x26210>
  405734:	mov	x3, x0
  405738:	mov	x1, x21
  40573c:	mov	x0, x20
  405740:	ldr	x4, [x2, #848]
  405744:	mov	w2, w19
  405748:	bl	402d90 <fprintf@plt>
  40574c:	mov	x1, #0x0                   	// #0
  405750:	mov	w0, w19
  405754:	bl	402920 <signal@plt>
  405758:	mov	w0, w19
  40575c:	bl	4027b0 <raise@plt>
  405760:	orr	w0, w19, #0x80
  405764:	bl	402750 <_exit@plt>
  405768:	stp	x29, x30, [sp, #-32]!
  40576c:	mov	x29, sp
  405770:	str	x19, [sp, #16]
  405774:	mov	x19, x0
  405778:	bl	4055f8 <ferror@plt+0x2808>
  40577c:	bl	402da0 <numa_uninit@plt>
  405780:	cbz	x19, 40579c <ferror@plt+0x29ac>
  405784:	adrp	x1, 429000 <ferror@plt+0x26210>
  405788:	mov	x0, x19
  40578c:	ldr	x1, [x1, #672]
  405790:	bl	402790 <fputs@plt>
  405794:	mov	w0, #0x1                   	// #1
  405798:	bl	4027a0 <exit@plt>
  40579c:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4057a0:	ldr	w0, [x0, #952]
  4057a4:	cbnz	w0, 4057b0 <ferror@plt+0x29c0>
  4057a8:	mov	w0, #0x0                   	// #0
  4057ac:	bl	4027a0 <exit@plt>
  4057b0:	adrp	x1, 429000 <ferror@plt+0x26210>
  4057b4:	mov	w0, #0xa                   	// #10
  4057b8:	ldr	x1, [x1, #688]
  4057bc:	bl	402870 <fputc@plt>
  4057c0:	b	4057a8 <ferror@plt+0x29b8>
  4057c4:	nop
  4057c8:	stp	x29, x30, [sp, #-32]!
  4057cc:	adrp	x1, 429000 <ferror@plt+0x26210>
  4057d0:	mov	x4, x0
  4057d4:	mov	x29, sp
  4057d8:	ldr	x3, [x1, #848]
  4057dc:	adrp	x2, 411000 <ferror@plt+0xe210>
  4057e0:	add	x2, x2, #0x668
  4057e4:	str	x19, [sp, #16]
  4057e8:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4057ec:	add	x19, x19, #0x428
  4057f0:	sub	x19, x19, #0x68
  4057f4:	mov	x1, #0x100                 	// #256
  4057f8:	mov	x0, x19
  4057fc:	bl	4028f0 <snprintf@plt>
  405800:	mov	x0, x19
  405804:	bl	405768 <ferror@plt+0x2978>
  405808:	cmp	x1, #0x0
  40580c:	stp	x29, x30, [sp, #-16]!
  405810:	csinc	x1, x1, xzr, ne  // ne = any
  405814:	mov	x29, sp
  405818:	bl	402ab0 <realloc@plt>
  40581c:	cbz	x0, 405828 <ferror@plt+0x2a38>
  405820:	ldp	x29, x30, [sp], #16
  405824:	ret
  405828:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40582c:	ldr	x0, [x0, #2272]
  405830:	bl	4057c8 <ferror@plt+0x29d8>
  405834:	nop
  405838:	stp	x29, x30, [sp, #-64]!
  40583c:	adrp	x0, 429000 <ferror@plt+0x26210>
  405840:	mov	x1, #0x5413                	// #21523
  405844:	mov	x29, sp
  405848:	ldr	x3, [x0, #760]
  40584c:	stp	x19, x20, [sp, #16]
  405850:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405854:	add	x19, x19, #0x428
  405858:	add	x2, sp, #0x30
  40585c:	ldr	x3, [x3, #24]
  405860:	mov	w0, #0x1                   	// #1
  405864:	ldrsh	w20, [x3]
  405868:	ldrsh	w3, [x3, #4]
  40586c:	stur	w3, [x19, #-216]
  405870:	str	x21, [sp, #32]
  405874:	str	w20, [x19, #152]
  405878:	bl	402dd0 <ioctl@plt>
  40587c:	cmn	w0, #0x1
  405880:	b.eq	40588c <ferror@plt+0x2a9c>  // b.none
  405884:	ldrh	w0, [sp, #50]
  405888:	cbnz	w0, 405a0c <ferror@plt+0x2c1c>
  40588c:	ldr	w0, [x19, #156]
  405890:	cbz	w0, 40589c <ferror@plt+0x2aac>
  405894:	sub	w20, w20, #0x1
  405898:	str	w20, [x19, #152]
  40589c:	cmp	w20, #0x200
  4058a0:	b.le	40593c <ferror@plt+0x2b4c>
  4058a4:	mov	w0, #0x200                 	// #512
  4058a8:	str	w0, [x19, #152]
  4058ac:	ldr	w0, [x19, #160]
  4058b0:	cbz	w0, 405954 <ferror@plt+0x2b64>
  4058b4:	ldp	w1, w2, [x19, #164]
  4058b8:	ldur	w0, [x19, #-112]
  4058bc:	cbz	w0, 40598c <ferror@plt+0x2b9c>
  4058c0:	cbnz	w1, 405b70 <ferror@plt+0x2d80>
  4058c4:	ldr	w20, [x19, #152]
  4058c8:	mov	x0, #0x800                 	// #2048
  4058cc:	cmp	w2, #0x0
  4058d0:	mov	w1, #0x7fffffff            	// #2147483647
  4058d4:	mov	x21, x0
  4058d8:	csel	w2, w2, w1, ne  // ne = any
  4058dc:	str	x0, [x19, #176]
  4058e0:	ldp	x0, x1, [x19, #184]
  4058e4:	stur	w2, [x19, #-216]
  4058e8:	cmp	x1, x21
  4058ec:	b.cc	4059c4 <ferror@plt+0x2bd4>  // b.lo, b.ul, b.last
  4058f0:	mov	x2, x21
  4058f4:	mov	w1, #0x0                   	// #0
  4058f8:	bl	402a20 <memset@plt>
  4058fc:	cmp	w20, #0x7e
  405900:	b.le	4059e8 <ferror@plt+0x2bf8>
  405904:	mov	w0, #0x64                  	// #100
  405908:	fmov	s0, #1.000000000000000000e+00
  40590c:	str	w0, [x19, #200]
  405910:	adrp	x0, 429000 <ferror@plt+0x26210>
  405914:	str	s0, [x19, #204]
  405918:	ldr	x0, [x0, #688]
  40591c:	bl	402c40 <fflush@plt>
  405920:	adrp	x0, 429000 <ferror@plt+0x26210>
  405924:	add	x0, x0, #0x328
  405928:	ldp	x19, x20, [sp, #16]
  40592c:	ldr	x21, [sp, #32]
  405930:	str	wzr, [x0, #72]
  405934:	ldp	x29, x30, [sp], #64
  405938:	ret
  40593c:	cmp	w20, #0x2
  405940:	b.gt	4058ac <ferror@plt+0x2abc>
  405944:	mov	w0, #0x3                   	// #3
  405948:	str	w0, [x19, #152]
  40594c:	ldr	w0, [x19, #160]
  405950:	cbnz	w0, 4058b4 <ferror@plt+0x2ac4>
  405954:	ldr	w1, [x19, #172]
  405958:	cmp	w1, #0x0
  40595c:	b.le	405a24 <ferror@plt+0x2c34>
  405960:	ldr	w2, [x19, #168]
  405964:	str	w1, [x19, #164]
  405968:	cmp	w1, #0x200
  40596c:	b.le	405a34 <ferror@plt+0x2c44>
  405970:	ldur	w0, [x19, #-112]
  405974:	mov	w20, #0x200                 	// #512
  405978:	mov	w1, #0x1                   	// #1
  40597c:	stp	w1, w20, [x19, #160]
  405980:	cbz	w0, 405a50 <ferror@plt+0x2c60>
  405984:	str	w20, [x19, #152]
  405988:	b	4058c8 <ferror@plt+0x2ad8>
  40598c:	ldr	w20, [x19, #152]
  405990:	cbnz	w1, 405a58 <ferror@plt+0x2c68>
  405994:	ldur	w21, [x19, #-216]
  405998:	cbz	w2, 4059a4 <ferror@plt+0x2bb4>
  40599c:	cmp	w2, w21
  4059a0:	b.lt	405a84 <ferror@plt+0x2c94>  // b.tstop
  4059a4:	mov	w0, #0xfffff               	// #1048575
  4059a8:	cmp	w21, w0
  4059ac:	b.hi	405a40 <ferror@plt+0x2c50>  // b.pmore
  4059b0:	sbfiz	x21, x21, #11, #32
  4059b4:	str	x21, [x19, #176]
  4059b8:	ldp	x0, x1, [x19, #184]
  4059bc:	cmp	x1, x21
  4059c0:	b.cs	4058f0 <ferror@plt+0x2b00>  // b.hs, b.nlast
  4059c4:	mov	x1, x21
  4059c8:	str	x21, [x19, #192]
  4059cc:	bl	405808 <ferror@plt+0x2a18>
  4059d0:	str	x0, [x19, #184]
  4059d4:	mov	x2, x21
  4059d8:	mov	w1, #0x0                   	// #0
  4059dc:	bl	402a20 <memset@plt>
  4059e0:	cmp	w20, #0x7e
  4059e4:	b.gt	405904 <ferror@plt+0x2b14>
  4059e8:	cmp	w20, #0x50
  4059ec:	b.le	405a6c <ferror@plt+0x2c7c>
  4059f0:	sub	w20, w20, #0x1b
  4059f4:	mov	w0, #0x42c80000            	// #1120403456
  4059f8:	fmov	s1, w0
  4059fc:	str	w20, [x19, #200]
  405a00:	scvtf	s0, w20
  405a04:	fdiv	s0, s0, s1
  405a08:	b	405910 <ferror@plt+0x2b20>
  405a0c:	ldrh	w1, [sp, #48]
  405a10:	cbz	w1, 40588c <ferror@plt+0x2a9c>
  405a14:	mov	w20, w0
  405a18:	stur	w1, [x19, #-216]
  405a1c:	str	w0, [x19, #152]
  405a20:	b	40588c <ferror@plt+0x2a9c>
  405a24:	b.ne	405a90 <ferror@plt+0x2ca0>  // b.any
  405a28:	ldp	w1, w2, [x19, #164]
  405a2c:	cmp	w1, #0x200
  405a30:	b.gt	405970 <ferror@plt+0x2b80>
  405a34:	mov	w0, #0x1                   	// #1
  405a38:	str	w0, [x19, #160]
  405a3c:	b	4058b8 <ferror@plt+0x2ac8>
  405a40:	mov	x21, #0x7ffff800            	// #2147481600
  405a44:	stur	w0, [x19, #-216]
  405a48:	str	x21, [x19, #176]
  405a4c:	b	4059b8 <ferror@plt+0x2bc8>
  405a50:	mov	w1, w20
  405a54:	ldr	w20, [x19, #152]
  405a58:	cmp	w1, w20
  405a5c:	b.ge	405994 <ferror@plt+0x2ba4>  // b.tcont
  405a60:	mov	w20, w1
  405a64:	str	w1, [x19, #152]
  405a68:	b	405994 <ferror@plt+0x2ba4>
  405a6c:	mov	w0, #0xae14                	// #44564
  405a70:	mov	w1, #0x35                  	// #53
  405a74:	movk	w0, #0x3f07, lsl #16
  405a78:	fmov	s0, w0
  405a7c:	str	w1, [x19, #200]
  405a80:	b	405910 <ferror@plt+0x2b20>
  405a84:	mov	w21, w2
  405a88:	stur	w2, [x19, #-216]
  405a8c:	b	4059a4 <ferror@plt+0x2bb4>
  405a90:	adrp	x0, 411000 <ferror@plt+0xe210>
  405a94:	add	x0, x0, #0x670
  405a98:	bl	402d50 <getenv@plt>
  405a9c:	mov	x20, x0
  405aa0:	adrp	x0, 411000 <ferror@plt+0xe210>
  405aa4:	add	x0, x0, #0x678
  405aa8:	bl	402d50 <getenv@plt>
  405aac:	mov	x21, x0
  405ab0:	cbz	x20, 405b38 <ferror@plt+0x2d48>
  405ab4:	ldrb	w0, [x20]
  405ab8:	cbz	w0, 405b38 <ferror@plt+0x2d48>
  405abc:	add	x1, sp, #0x38
  405ac0:	mov	w2, #0x0                   	// #0
  405ac4:	mov	x0, x20
  405ac8:	bl	402b90 <strtol@plt>
  405acc:	ldr	x2, [sp, #56]
  405ad0:	mov	x1, x0
  405ad4:	ldrb	w0, [x2]
  405ad8:	cbnz	w0, 405b38 <ferror@plt+0x2d48>
  405adc:	sub	x2, x1, #0x1
  405ae0:	mov	x0, #0x7ffffffe            	// #2147483646
  405ae4:	cmp	x2, x0
  405ae8:	b.hi	405b38 <ferror@plt+0x2d48>  // b.pmore
  405aec:	str	w1, [x19, #164]
  405af0:	cbz	x21, 405b7c <ferror@plt+0x2d8c>
  405af4:	nop
  405af8:	ldrb	w0, [x21]
  405afc:	cbz	w0, 405b3c <ferror@plt+0x2d4c>
  405b00:	add	x1, sp, #0x38
  405b04:	mov	x0, x21
  405b08:	mov	w2, #0x0                   	// #0
  405b0c:	bl	402b90 <strtol@plt>
  405b10:	ldr	x1, [sp, #56]
  405b14:	ldrb	w1, [x1]
  405b18:	cbnz	w1, 405b3c <ferror@plt+0x2d4c>
  405b1c:	sub	x2, x0, #0x1
  405b20:	mov	x1, #0x7ffffffe            	// #2147483646
  405b24:	cmp	x2, x1
  405b28:	b.hi	405b3c <ferror@plt+0x2d4c>  // b.pmore
  405b2c:	mov	w2, w0
  405b30:	str	w0, [x19, #168]
  405b34:	b	405b40 <ferror@plt+0x2d50>
  405b38:	cbnz	x21, 405af8 <ferror@plt+0x2d08>
  405b3c:	ldr	w2, [x19, #168]
  405b40:	ldr	w1, [x19, #164]
  405b44:	cbnz	w1, 405b80 <ferror@plt+0x2d90>
  405b48:	mov	w0, #0x200                 	// #512
  405b4c:	mov	w1, w0
  405b50:	str	w0, [x19, #164]
  405b54:	cmp	w2, #0x0
  405b58:	ccmp	w2, #0x2, #0x0, ne  // ne = any
  405b5c:	b.gt	405968 <ferror@plt+0x2b78>
  405b60:	mov	w0, #0x3                   	// #3
  405b64:	mov	w2, w0
  405b68:	str	w0, [x19, #168]
  405b6c:	b	405968 <ferror@plt+0x2b78>
  405b70:	mov	w20, w1
  405b74:	str	w20, [x19, #152]
  405b78:	b	4058c8 <ferror@plt+0x2ad8>
  405b7c:	ldr	w2, [x19, #168]
  405b80:	cmp	w1, #0x2
  405b84:	b.gt	405b54 <ferror@plt+0x2d64>
  405b88:	mov	w0, #0x3                   	// #3
  405b8c:	mov	w1, w0
  405b90:	str	w0, [x19, #164]
  405b94:	b	405b54 <ferror@plt+0x2d64>
  405b98:	stp	x29, x30, [sp, #-96]!
  405b9c:	mov	x29, sp
  405ba0:	stp	x19, x20, [sp, #16]
  405ba4:	cbz	x0, 405d80 <ferror@plt+0x2f90>
  405ba8:	stp	x21, x22, [sp, #32]
  405bac:	mov	x19, x0
  405bb0:	stp	x23, x24, [sp, #48]
  405bb4:	ldrb	w0, [x0, #28]
  405bb8:	cmp	w0, #0x5a
  405bbc:	b.eq	405d68 <ferror@plt+0x2f78>  // b.none
  405bc0:	b.hi	405cc4 <ferror@plt+0x2ed4>  // b.pmore
  405bc4:	cmp	w0, #0x52
  405bc8:	b.eq	405d50 <ferror@plt+0x2f60>  // b.none
  405bcc:	cmp	w0, #0x54
  405bd0:	b.ne	405ccc <ferror@plt+0x2edc>  // b.any
  405bd4:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405bd8:	add	x20, x20, #0x428
  405bdc:	ldr	w0, [x20, #224]
  405be0:	add	w0, w0, #0x1
  405be4:	str	w0, [x20, #224]
  405be8:	adrp	x22, 429000 <ferror@plt+0x26210>
  405bec:	add	x22, x22, #0x328
  405bf0:	ldr	w0, [x20, #256]
  405bf4:	ldr	x21, [x20, #248]
  405bf8:	ldr	w23, [x22, #20]
  405bfc:	add	w24, w23, #0x1
  405c00:	cmp	w24, w0
  405c04:	b.ge	405d00 <ferror@plt+0x2f10>  // b.tcont
  405c08:	ldp	x4, x6, [x19, #32]
  405c0c:	sbfiz	x5, x23, #5, #32
  405c10:	add	x3, x21, x5
  405c14:	ubfiz	x2, x23, #5, #32
  405c18:	ldr	w1, [x19]
  405c1c:	add	x2, x21, x2
  405c20:	adrp	x0, 428000 <ferror@plt+0x25210>
  405c24:	add	x0, x0, #0x390
  405c28:	add	x4, x4, x6
  405c2c:	ldr	x6, [x19, #440]
  405c30:	str	w1, [x3, #24]
  405c34:	ldr	x7, [x0, #640]
  405c38:	ldr	w1, [x2, #24]
  405c3c:	str	x4, [x21, x5]
  405c40:	and	x1, x1, #0x3ff
  405c44:	ldr	x5, [x19, #432]
  405c48:	stp	x6, x5, [x3, #8]
  405c4c:	ldr	w3, [x7, x1, lsl #2]
  405c50:	str	w3, [x2, #28]
  405c54:	str	w23, [x7, x1, lsl #2]
  405c58:	ldr	x1, [x0, #632]
  405c5c:	ldr	w0, [x19]
  405c60:	and	x2, x0, #0x3ff
  405c64:	ldr	w1, [x1, x2, lsl #2]
  405c68:	tbnz	w1, #31, 405ca8 <ferror@plt+0x2eb8>
  405c6c:	ldr	x3, [x20, #240]
  405c70:	b	405c7c <ferror@plt+0x2e8c>
  405c74:	ldr	w1, [x1, #28]
  405c78:	tbnz	w1, #31, 405ca8 <ferror@plt+0x2eb8>
  405c7c:	sbfiz	x1, x1, #5, #32
  405c80:	add	x1, x3, x1
  405c84:	ldr	w2, [x1, #24]
  405c88:	cmp	w0, w2
  405c8c:	b.ne	405c74 <ferror@plt+0x2e84>  // b.any
  405c90:	ldp	x0, x2, [x1]
  405c94:	sub	x4, x4, x0
  405c98:	sub	x6, x6, x2
  405c9c:	ldr	x0, [x1, #16]
  405ca0:	sub	x5, x5, x0
  405ca4:	stp	x6, x5, [x19, #8]
  405ca8:	str	w24, [x22, #20]
  405cac:	ldp	x21, x22, [sp, #32]
  405cb0:	str	w4, [x19, #24]
  405cb4:	ldp	x23, x24, [sp, #48]
  405cb8:	ldp	x19, x20, [sp, #16]
  405cbc:	ldp	x29, x30, [sp], #96
  405cc0:	ret
  405cc4:	cmp	w0, #0x74
  405cc8:	b.eq	405bd4 <ferror@plt+0x2de4>  // b.none
  405ccc:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405cd0:	add	x20, x20, #0x428
  405cd4:	adrp	x22, 429000 <ferror@plt+0x26210>
  405cd8:	add	x22, x22, #0x328
  405cdc:	ldr	w0, [x20, #228]
  405ce0:	ldr	w23, [x22, #20]
  405ce4:	add	w0, w0, #0x1
  405ce8:	str	w0, [x20, #228]
  405cec:	ldr	w0, [x20, #256]
  405cf0:	add	w24, w23, #0x1
  405cf4:	ldr	x21, [x20, #248]
  405cf8:	cmp	w24, w0
  405cfc:	b.lt	405c08 <ferror@plt+0x2e18>  // b.tstop
  405d00:	adds	w0, w0, w0, lsl #2
  405d04:	str	x25, [sp, #64]
  405d08:	add	w25, w0, #0x3
  405d0c:	csel	w25, w25, w0, mi  // mi = first
  405d10:	ldr	x0, [x20, #240]
  405d14:	asr	w25, w25, #2
  405d18:	add	w25, w25, #0x64
  405d1c:	str	w25, [x20, #256]
  405d20:	sbfiz	x25, x25, #5, #32
  405d24:	mov	x1, x25
  405d28:	bl	405808 <ferror@plt+0x2a18>
  405d2c:	mov	x2, x0
  405d30:	mov	x1, x25
  405d34:	mov	x0, x21
  405d38:	str	x2, [x20, #240]
  405d3c:	bl	405808 <ferror@plt+0x2a18>
  405d40:	mov	x21, x0
  405d44:	str	x0, [x20, #248]
  405d48:	ldr	x25, [sp, #64]
  405d4c:	b	405c08 <ferror@plt+0x2e18>
  405d50:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405d54:	add	x20, x20, #0x428
  405d58:	ldr	w0, [x20, #232]
  405d5c:	add	w0, w0, #0x1
  405d60:	str	w0, [x20, #232]
  405d64:	b	405be8 <ferror@plt+0x2df8>
  405d68:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405d6c:	add	x20, x20, #0x428
  405d70:	ldr	w0, [x20, #220]
  405d74:	add	w0, w0, #0x1
  405d78:	str	w0, [x20, #220]
  405d7c:	b	405be8 <ferror@plt+0x2df8>
  405d80:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405d84:	add	x20, x20, #0x428
  405d88:	mov	x1, #0x0                   	// #0
  405d8c:	add	x0, sp, #0x58
  405d90:	bl	402a30 <uptime@plt>
  405d94:	ldr	d3, [sp, #88]
  405d98:	adrp	x0, 412000 <ferror@plt+0xf210>
  405d9c:	ldr	d0, [x20, #208]
  405da0:	adrp	x3, 428000 <ferror@plt+0x25210>
  405da4:	ldr	d4, [x0, #984]
  405da8:	adrp	x0, 429000 <ferror@plt+0x26210>
  405dac:	str	d3, [x20, #208]
  405db0:	add	x3, x3, #0x390
  405db4:	fsub	d0, d3, d0
  405db8:	mov	w1, #0xd70a                	// #55050
  405dbc:	ldr	x0, [x0, #784]
  405dc0:	movk	w1, #0x3ba3, lsl #16
  405dc4:	fmov	s2, w1
  405dc8:	ldr	w1, [x3, #40]
  405dcc:	fcvt	s0, d0
  405dd0:	ucvtf	s1, x0
  405dd4:	fcvt	d3, s0
  405dd8:	fcmp	d3, d4
  405ddc:	fcsel	s0, s0, s2, pl  // pl = nfrst
  405de0:	fmul	s0, s1, s0
  405de4:	cbnz	w1, 405df8 <ferror@plt+0x3008>
  405de8:	adrp	x0, 429000 <ferror@plt+0x26210>
  405dec:	ldr	x0, [x0, #776]
  405df0:	scvtf	s1, x0
  405df4:	fmul	s0, s0, s1
  405df8:	mov	w0, #0x42c80000            	// #1120403456
  405dfc:	fmov	s1, w0
  405e00:	ldp	x5, x6, [x20, #240]
  405e04:	adrp	x2, 429000 <ferror@plt+0x26210>
  405e08:	fdiv	s0, s1, s0
  405e0c:	adrp	x1, 44c000 <kb_main_total@@LIBPROCPS_0+0x22ce8>
  405e10:	ldr	x0, [x3, #632]
  405e14:	add	x1, x1, #0xd0
  405e18:	ldr	x4, [x3, #640]
  405e1c:	str	wzr, [x2, #828]
  405e20:	mov	x2, #0x1000                	// #4096
  405e24:	stp	wzr, wzr, [x20, #220]
  405e28:	stp	wzr, wzr, [x20, #228]
  405e2c:	stp	x6, x5, [x20, #240]
  405e30:	str	x4, [x3, #632]
  405e34:	str	x0, [x3, #640]
  405e38:	str	s0, [x20, #216]
  405e3c:	bl	402700 <memcpy@plt>
  405e40:	b	405cb8 <ferror@plt+0x2ec8>
  405e44:	nop
  405e48:	mov	x1, x0
  405e4c:	stp	x29, x30, [sp, #-16]!
  405e50:	cmp	x1, #0x0
  405e54:	mov	x2, #0x1                   	// #1
  405e58:	mov	x29, sp
  405e5c:	mov	x0, x2
  405e60:	csel	x1, x1, x2, ne  // ne = any
  405e64:	bl	402a90 <calloc@plt>
  405e68:	cbz	x0, 405e74 <ferror@plt+0x3084>
  405e6c:	ldp	x29, x30, [sp], #16
  405e70:	ret
  405e74:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  405e78:	ldr	x0, [x0, #2264]
  405e7c:	bl	4057c8 <ferror@plt+0x29d8>
  405e80:	stp	x29, x30, [sp, #-80]!
  405e84:	mov	x0, #0x10                  	// #16
  405e88:	mov	x29, sp
  405e8c:	str	x25, [sp, #64]
  405e90:	adrp	x25, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405e94:	add	x25, x25, #0x428
  405e98:	stp	x19, x20, [sp, #16]
  405e9c:	stp	x23, x24, [sp, #48]
  405ea0:	ldp	x19, x23, [x25, #264]
  405ea4:	stp	x21, x22, [sp, #32]
  405ea8:	bl	405e48 <ferror@plt+0x3058>
  405eac:	str	x0, [x25, #280]
  405eb0:	str	wzr, [x25, #288]
  405eb4:	add	x23, x23, #0x1
  405eb8:	mov	x4, x19
  405ebc:	add	x23, x19, x23
  405ec0:	cmp	x19, x23
  405ec4:	b.cs	405f64 <ferror@plt+0x3174>  // b.hs, b.nlast
  405ec8:	mov	w20, #0x0                   	// #0
  405ecc:	b	405ed8 <ferror@plt+0x30e8>
  405ed0:	cmp	x23, x19
  405ed4:	b.eq	405f2c <ferror@plt+0x313c>  // b.none
  405ed8:	ldrb	w1, [x19], #1
  405edc:	sbfiz	x21, x20, #3, #32
  405ee0:	add	x2, x0, x21
  405ee4:	add	x24, x21, #0x8
  405ee8:	cmp	w1, #0xa
  405eec:	add	w22, w20, #0x1
  405ef0:	sxtw	x3, w20
  405ef4:	b.ne	405ed0 <ferror@plt+0x30e0>  // b.any
  405ef8:	str	x4, [x0, x3, lsl #3]
  405efc:	add	x1, x21, #0x20
  405f00:	str	w22, [x25, #288]
  405f04:	bl	405808 <ferror@plt+0x2a18>
  405f08:	str	x0, [x25, #280]
  405f0c:	add	w1, w20, #0x2
  405f10:	add	x2, x0, x24
  405f14:	mov	w20, w22
  405f18:	add	x24, x21, #0x10
  405f1c:	mov	w22, w1
  405f20:	mov	x4, x19
  405f24:	cmp	x23, x19
  405f28:	b.ne	405ed8 <ferror@plt+0x30e8>  // b.any
  405f2c:	sub	x1, x23, x4
  405f30:	cmp	x1, #0x1
  405f34:	ldr	x3, [x25, #264]
  405f38:	csel	w20, w22, w20, ne  // ne = any
  405f3c:	ldp	x21, x22, [sp, #32]
  405f40:	str	x3, [x0]
  405f44:	str	x4, [x2]
  405f48:	str	x23, [x0, x24]
  405f4c:	str	w20, [x25, #288]
  405f50:	ldp	x19, x20, [sp, #16]
  405f54:	ldp	x23, x24, [sp, #48]
  405f58:	ldr	x25, [sp, #64]
  405f5c:	ldp	x29, x30, [sp], #80
  405f60:	ret
  405f64:	mov	x2, x0
  405f68:	mov	x24, #0x8                   	// #8
  405f6c:	mov	w22, #0x1                   	// #1
  405f70:	mov	w20, #0x0                   	// #0
  405f74:	b	405f2c <ferror@plt+0x313c>
  405f78:	stp	x29, x30, [sp, #-32]!
  405f7c:	mov	x29, sp
  405f80:	stp	x19, x20, [sp, #16]
  405f84:	adrp	x20, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  405f88:	add	x20, x20, #0x818
  405f8c:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  405f90:	add	x19, x19, #0x428
  405f94:	ldr	x0, [x20, #776]
  405f98:	bl	402780 <strlen@plt>
  405f9c:	add	x0, x0, #0x800
  405fa0:	str	x0, [x19, #296]
  405fa4:	bl	405e48 <ferror@plt+0x3058>
  405fa8:	ldr	x1, [x19, #296]
  405fac:	adrp	x2, 412000 <ferror@plt+0xf210>
  405fb0:	ldr	x3, [x20, #776]
  405fb4:	add	x2, x2, #0xb60
  405fb8:	str	x0, [x19, #264]
  405fbc:	bl	4028f0 <snprintf@plt>
  405fc0:	sxtw	x0, w0
  405fc4:	str	x0, [x19, #272]
  405fc8:	ldp	x19, x20, [sp, #16]
  405fcc:	ldp	x29, x30, [sp], #32
  405fd0:	b	405e80 <ferror@plt+0x3090>
  405fd4:	nop
  405fd8:	stp	x29, x30, [sp, #-32]!
  405fdc:	mov	x29, sp
  405fe0:	str	x19, [sp, #16]
  405fe4:	mov	x19, x0
  405fe8:	bl	402780 <strlen@plt>
  405fec:	add	x0, x0, #0x1
  405ff0:	bl	405e48 <ferror@plt+0x3058>
  405ff4:	mov	x1, x19
  405ff8:	ldr	x19, [sp, #16]
  405ffc:	ldp	x29, x30, [sp], #32
  406000:	b	402c50 <strcpy@plt>
  406004:	nop
  406008:	sub	sp, sp, #0x320
  40600c:	stp	x29, x30, [sp]
  406010:	mov	x29, sp
  406014:	stp	x21, x22, [sp, #32]
  406018:	adrp	x21, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40601c:	add	x21, x21, #0x818
  406020:	stp	x19, x20, [sp, #16]
  406024:	mov	x19, x0
  406028:	mov	x22, x1
  40602c:	ldr	x0, [x21, #544]
  406030:	stp	x23, x24, [sp, #48]
  406034:	stp	x25, x26, [sp, #64]
  406038:	stp	x27, x28, [sp, #80]
  40603c:	mov	x28, x2
  406040:	bl	404408 <ferror@plt+0x1618>
  406044:	mov	x2, x19
  406048:	mov	w1, #0x200                 	// #512
  40604c:	mov	x20, x0
  406050:	add	x0, sp, #0x120
  406054:	bl	402db0 <fgets@plt>
  406058:	adrp	x8, 428000 <ferror@plt+0x25210>
  40605c:	add	x26, x8, #0x390
  406060:	add	x23, x26, #0x20
  406064:	mov	x0, x19
  406068:	add	x4, x26, #0x28
  40606c:	mov	x2, x23
  406070:	add	x3, x26, #0x24
  406074:	add	x7, sp, #0xac
  406078:	add	x6, sp, #0xb4
  40607c:	add	x5, sp, #0xb0
  406080:	adrp	x1, 411000 <ferror@plt+0xe210>
  406084:	add	x1, x1, #0x680
  406088:	bl	4029b0 <__isoc99_fscanf@plt>
  40608c:	cmp	w0, #0x6
  406090:	b.ne	4061b4 <ferror@plt+0x33c4>  // b.any
  406094:	ldrb	w0, [x26, #32]
  406098:	sub	w0, w0, #0x61
  40609c:	and	w0, w0, #0xff
  4060a0:	cmp	w0, #0x8
  4060a4:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4060a8:	ldr	w0, [x26, #36]
  4060ac:	cmp	w0, #0x1
  4060b0:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4060b4:	ldr	w0, [x26, #40]
  4060b8:	cmp	w0, #0x1
  4060bc:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4060c0:	ldr	w0, [sp, #176]
  4060c4:	tbnz	w0, #31, 4061b4 <ferror@plt+0x33c4>
  4060c8:	ldr	w1, [sp, #172]
  4060cc:	cmp	w1, #0x3
  4060d0:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4060d4:	ldr	s0, [sp, #180]
  4060d8:	mov	w2, #0x447a0000            	// #1148846080
  4060dc:	fmov	s2, w2
  4060e0:	scvtf	s1, w0
  4060e4:	adrp	x23, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  4060e8:	add	x23, x23, #0xd0
  4060ec:	scvtf	s0, s0
  4060f0:	mov	w2, #0x5b8                 	// #1464
  4060f4:	adrp	x0, 429000 <ferror@plt+0x26210>
  4060f8:	adrp	x25, 412000 <ferror@plt+0xf210>
  4060fc:	add	x3, x25, #0xf8
  406100:	smaddl	x1, w1, w2, x23
  406104:	add	x2, x3, #0x58
  406108:	adrp	x24, 411000 <ferror@plt+0xe210>
  40610c:	fdiv	s0, s0, s2
  406110:	str	x1, [x0, #816]
  406114:	str	wzr, [sp, #104]
  406118:	stp	x2, x3, [sp, #120]
  40611c:	add	x2, x24, #0x6c8
  406120:	str	x2, [sp, #112]
  406124:	str	wzr, [sp, #172]
  406128:	fadd	s0, s0, s1
  40612c:	str	s0, [x28]
  406130:	ldr	w24, [sp, #104]
  406134:	mov	w28, #0x5b8                 	// #1464
  406138:	ldr	x0, [x21, #536]
  40613c:	mov	x2, x22
  406140:	add	w1, w24, #0x1
  406144:	smull	x28, w24, w28
  406148:	bl	404408 <ferror@plt+0x1618>
  40614c:	mov	x20, x0
  406150:	ldr	x1, [sp, #112]
  406154:	add	x7, x28, #0xf0
  406158:	add	x25, x23, x7
  40615c:	add	x2, x28, #0xec
  406160:	mov	x0, x19
  406164:	add	x2, x23, x2
  406168:	mov	x3, x25
  40616c:	bl	4029b0 <__isoc99_fscanf@plt>
  406170:	cmp	w0, #0x2
  406174:	b.ne	4061b4 <ferror@plt+0x33c4>  // b.any
  406178:	mov	x24, #0x0                   	// #0
  40617c:	b	406188 <ferror@plt+0x3398>
  406180:	cmp	x24, #0x3a
  406184:	b.eq	4061d8 <ferror@plt+0x33e8>  // b.none
  406188:	ldrb	w27, [x25, x24]
  40618c:	mov	x0, x25
  406190:	add	x24, x24, #0x1
  406194:	mov	w1, w27
  406198:	bl	402c10 <strchr@plt>
  40619c:	mov	w1, w27
  4061a0:	mov	x27, x0
  4061a4:	mov	x0, x25
  4061a8:	bl	402b10 <strrchr@plt>
  4061ac:	cmp	x27, x0
  4061b0:	b.eq	406180 <ferror@plt+0x3390>  // b.none
  4061b4:	mov	x0, x20
  4061b8:	ldp	x29, x30, [sp]
  4061bc:	ldp	x19, x20, [sp, #16]
  4061c0:	ldp	x21, x22, [sp, #32]
  4061c4:	ldp	x23, x24, [sp, #48]
  4061c8:	ldp	x25, x26, [sp, #64]
  4061cc:	ldp	x27, x28, [sp, #80]
  4061d0:	add	sp, sp, #0x320
  4061d4:	ret
  4061d8:	add	x6, x28, #0xd8
  4061dc:	add	x5, x28, #0xd4
  4061e0:	add	x4, x28, #0xd0
  4061e4:	add	x3, x28, #0xc8
  4061e8:	add	x2, x28, #0xcc
  4061ec:	add	x6, x23, x6
  4061f0:	add	x5, x23, x5
  4061f4:	add	x4, x23, x4
  4061f8:	add	x3, x23, x3
  4061fc:	add	x2, x23, x2
  406200:	mov	x0, x19
  406204:	adrp	x1, 411000 <ferror@plt+0xe210>
  406208:	add	x1, x1, #0x6e0
  40620c:	bl	4029b0 <__isoc99_fscanf@plt>
  406210:	cmp	w0, #0x2
  406214:	b.le	4061b4 <ferror@plt+0x33c4>
  406218:	ldrsw	x27, [sp, #104]
  40621c:	mov	x6, #0x5b8                 	// #1464
  406220:	madd	x6, x27, x6, x23
  406224:	ldr	w0, [x6, #200]
  406228:	cmp	w0, #0x39
  40622c:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  406230:	ldr	w0, [x6, #208]
  406234:	tbnz	w0, #31, 4061b4 <ferror@plt+0x33c4>
  406238:	ldr	w0, [x6, #212]
  40623c:	cmp	w0, #0x2
  406240:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  406244:	ldr	w0, [x6, #216]
  406248:	str	x6, [sp, #104]
  40624c:	cmp	w0, #0x2
  406250:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  406254:	add	x5, x28, #0xe8
  406258:	add	x4, x28, #0xe4
  40625c:	add	x3, x28, #0xe0
  406260:	add	x2, x28, #0xdc
  406264:	add	x5, x23, x5
  406268:	add	x4, x23, x4
  40626c:	add	x3, x23, x3
  406270:	add	x2, x23, x2
  406274:	mov	x0, x19
  406278:	adrp	x1, 411000 <ferror@plt+0xe210>
  40627c:	add	x1, x1, #0x728
  406280:	bl	4029b0 <__isoc99_fscanf@plt>
  406284:	cmp	w0, #0x4
  406288:	b.ne	4061b4 <ferror@plt+0x33c4>  // b.any
  40628c:	ldr	x6, [sp, #104]
  406290:	ldr	w0, [x6, #220]
  406294:	cmp	w0, #0x7
  406298:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  40629c:	ldr	w0, [x6, #224]
  4062a0:	cmp	w0, #0x7
  4062a4:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4062a8:	mov	x1, #0x5b8                 	// #1464
  4062ac:	madd	x1, x27, x1, x23
  4062b0:	ldr	w0, [x1, #228]
  4062b4:	cmp	w0, #0x7
  4062b8:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4062bc:	ldr	w0, [x1, #232]
  4062c0:	cmp	w0, #0x7
  4062c4:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4062c8:	ldrb	w0, [x26, #32]
  4062cc:	cmp	w0, #0x67
  4062d0:	b.eq	4062fc <ferror@plt+0x350c>  // b.none
  4062d4:	b.hi	406384 <ferror@plt+0x3594>  // b.pmore
  4062d8:	cmp	w0, #0x61
  4062dc:	b.eq	4065c8 <ferror@plt+0x37d8>  // b.none
  4062e0:	cmp	w0, #0x66
  4062e4:	b.ne	40634c <ferror@plt+0x355c>  // b.any
  4062e8:	mov	x0, #0x5b8                 	// #1464
  4062ec:	madd	x0, x27, x0, x23
  4062f0:	ldr	w1, [x0, #204]
  4062f4:	orr	w1, w1, #0x20000
  4062f8:	str	w1, [x0, #204]
  4062fc:	mov	x0, x25
  406300:	ldrb	w2, [x0]
  406304:	mov	x1, x0
  406308:	add	x0, x0, #0x1
  40630c:	cbnz	w2, 406300 <ferror@plt+0x3510>
  406310:	adrp	x3, 411000 <ferror@plt+0xe210>
  406314:	add	x3, x3, #0x760
  406318:	mov	x0, #0x0                   	// #0
  40631c:	ldrb	w2, [x3, x0]
  406320:	strb	w2, [x1, x0]
  406324:	add	x0, x0, #0x1
  406328:	cbnz	w2, 40631c <ferror@plt+0x352c>
  40632c:	mov	x0, #0x5b8                 	// #1464
  406330:	str	xzr, [x26, #616]
  406334:	madd	x0, x27, x0, x23
  406338:	stp	wzr, wzr, [x0, #212]
  40633c:	mov	x0, x25
  406340:	ldrb	w1, [x0]
  406344:	add	x0, x0, #0x1
  406348:	cbnz	w1, 406340 <ferror@plt+0x3550>
  40634c:	mov	x0, x25
  406350:	bl	402780 <strlen@plt>
  406354:	cmp	x0, #0x46
  406358:	b.ne	4061b4 <ferror@plt+0x33c4>  // b.any
  40635c:	mov	x0, #0x0                   	// #0
  406360:	b	40636c <ferror@plt+0x357c>
  406364:	cmp	x0, #0x3a
  406368:	b.eq	406398 <ferror@plt+0x35a8>  // b.none
  40636c:	ldrb	w1, [x25, x0]
  406370:	add	x0, x0, #0x1
  406374:	and	w1, w1, #0x7f
  406378:	cmp	w1, #0x5e
  40637c:	b.ls	406364 <ferror@plt+0x3574>  // b.plast
  406380:	b	4061b4 <ferror@plt+0x33c4>
  406384:	cmp	w0, #0x68
  406388:	b.eq	40632c <ferror@plt+0x353c>  // b.none
  40638c:	cmp	w0, #0x69
  406390:	b.eq	40633c <ferror@plt+0x354c>  // b.none
  406394:	b	40634c <ferror@plt+0x355c>
  406398:	mov	x0, #0x5b8                 	// #1464
  40639c:	ldr	w1, [sp, #172]
  4063a0:	madd	x0, x27, x0, x23
  4063a4:	add	w1, w1, #0x1
  4063a8:	cmp	w1, #0x3
  4063ac:	str	w1, [sp, #104]
  4063b0:	str	w1, [sp, #172]
  4063b4:	ldr	w1, [x0, #204]
  4063b8:	and	w1, w1, #0xffcfffff
  4063bc:	str	w1, [x0, #204]
  4063c0:	b.le	406130 <ferror@plt+0x3340>
  4063c4:	add	x5, x26, #0x270
  4063c8:	add	x4, x26, #0x26c
  4063cc:	add	x3, x26, #0x268
  4063d0:	add	x2, x26, #0x264
  4063d4:	mov	x0, x19
  4063d8:	adrp	x1, 411000 <ferror@plt+0xe210>
  4063dc:	add	x1, x1, #0x770
  4063e0:	bl	4029b0 <__isoc99_fscanf@plt>
  4063e4:	ldr	w0, [x26, #612]
  4063e8:	add	w0, w0, #0x1
  4063ec:	cmp	w0, #0x201
  4063f0:	b.ls	4063f8 <ferror@plt+0x3608>  // b.plast
  4063f4:	str	wzr, [x26, #612]
  4063f8:	ldr	w1, [x26, #616]
  4063fc:	cmp	w1, #0x5
  406400:	b.ls	406408 <ferror@plt+0x3618>  // b.plast
  406404:	str	wzr, [x26, #616]
  406408:	ldr	w0, [x26, #620]
  40640c:	cmp	w0, #0x4
  406410:	b.ls	406418 <ferror@plt+0x3628>  // b.plast
  406414:	str	wzr, [x26, #620]
  406418:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40641c:	add	x23, x23, #0x428
  406420:	adrp	x25, 411000 <ferror@plt+0xe210>
  406424:	adrp	x27, 411000 <ferror@plt+0xe210>
  406428:	mov	x26, #0xfdfe                	// #65022
  40642c:	add	x25, x25, #0x7b8
  406430:	add	x27, x27, #0x7c0
  406434:	adrp	x0, 411000 <ferror@plt+0xe210>
  406438:	movk	x26, #0x7fff, lsl #16
  40643c:	add	x0, x0, #0xac0
  406440:	str	wzr, [sp, #172]
  406444:	bl	405fd8 <ferror@plt+0x31e8>
  406448:	str	x0, [x23, #312]
  40644c:	mov	w24, #0x1fffffe             	// #33554430
  406450:	ldr	x0, [x23, #312]
  406454:	add	x22, x23, #0x130
  406458:	bl	402780 <strlen@plt>
  40645c:	mov	x20, x0
  406460:	ldr	w3, [sp, #172]
  406464:	add	x0, x0, #0x1
  406468:	mov	x2, x19
  40646c:	mov	w1, #0x200                 	// #512
  406470:	cmp	w3, w24
  406474:	ccmp	x0, x26, #0x2, ls  // ls = plast
  406478:	b.hi	406710 <ferror@plt+0x3920>  // b.pmore
  40647c:	add	x0, sp, #0x120
  406480:	bl	402db0 <fgets@plt>
  406484:	mov	x1, x0
  406488:	add	x0, sp, #0x120
  40648c:	cbz	x1, 40670c <ferror@plt+0x391c>
  406490:	bl	402780 <strlen@plt>
  406494:	add	x20, x20, #0x2
  406498:	add	x1, x20, x0
  40649c:	ldr	x0, [x22, #8]
  4064a0:	bl	405808 <ferror@plt+0x2a18>
  4064a4:	str	x0, [x22, #8]
  4064a8:	add	x1, sp, #0x120
  4064ac:	bl	402a10 <strcat@plt>
  4064b0:	ldrb	w0, [sp, #288]
  4064b4:	cmp	w0, #0x23
  4064b8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4064bc:	b.eq	406450 <ferror@plt+0x3660>  // b.none
  4064c0:	ldr	w1, [sp, #172]
  4064c4:	ldr	x0, [x22, #16]
  4064c8:	add	w1, w1, #0x1
  4064cc:	sbfiz	x1, x1, #6, #32
  4064d0:	bl	405808 <ferror@plt+0x2a18>
  4064d4:	mov	x20, x0
  4064d8:	mov	x1, x25
  4064dc:	add	x0, sp, #0x120
  4064e0:	str	x20, [x22, #16]
  4064e4:	bl	402760 <strtok@plt>
  4064e8:	cbz	x0, 4065bc <ferror@plt+0x37cc>
  4064ec:	ldrsw	x22, [sp, #172]
  4064f0:	bl	405fd8 <ferror@plt+0x31e8>
  4064f4:	mov	x2, x0
  4064f8:	mov	x1, x25
  4064fc:	mov	x0, #0x0                   	// #0
  406500:	add	x22, x20, x22, lsl #6
  406504:	str	x2, [x22, #8]
  406508:	bl	402760 <strtok@plt>
  40650c:	cbz	x0, 4065bc <ferror@plt+0x37cc>
  406510:	ldrsw	x22, [sp, #172]
  406514:	bl	405fd8 <ferror@plt+0x31e8>
  406518:	mov	x2, x0
  40651c:	mov	x1, x25
  406520:	mov	x0, #0x0                   	// #0
  406524:	add	x22, x20, x22, lsl #6
  406528:	str	x2, [x22, #16]
  40652c:	bl	402760 <strtok@plt>
  406530:	cbz	x0, 4065bc <ferror@plt+0x37cc>
  406534:	ldrsw	x22, [sp, #172]
  406538:	bl	405fd8 <ferror@plt+0x31e8>
  40653c:	add	x22, x20, x22, lsl #6
  406540:	str	x0, [x22, #24]
  406544:	bl	402ac0 <__ctype_toupper_loc@plt>
  406548:	ldrb	w1, [sp, #288]
  40654c:	ldr	x0, [x0]
  406550:	ldr	w0, [x0, x1, lsl #2]
  406554:	cmp	w0, #0x46
  406558:	b.eq	406854 <ferror@plt+0x3a64>  // b.none
  40655c:	cmp	w0, #0x50
  406560:	b.ne	4065bc <ferror@plt+0x37cc>  // b.any
  406564:	ldrsw	x0, [sp, #172]
  406568:	adrp	x1, 407000 <ferror@plt+0x4210>
  40656c:	add	x1, x1, #0x380
  406570:	lsl	x2, x0, #6
  406574:	str	x1, [x20, x2]
  406578:	add	x22, x20, x0, lsl #6
  40657c:	mov	x1, x27
  406580:	ldr	x0, [x22, #24]
  406584:	bl	402cc0 <strstr@plt>
  406588:	cmp	x0, #0x0
  40658c:	cset	w1, ne  // ne = any
  406590:	str	w1, [x22, #32]
  406594:	mov	x0, #0x100                 	// #256
  406598:	bl	405e48 <ferror@plt+0x3058>
  40659c:	str	x0, [x22, #48]
  4065a0:	ldr	w1, [sp, #172]
  4065a4:	add	w0, w1, #0x1
  4065a8:	str	w0, [sp, #172]
  4065ac:	sbfiz	x1, x1, #6, #32
  4065b0:	add	x20, x20, x1
  4065b4:	str	wzr, [x20, #56]
  4065b8:	b	40644c <ferror@plt+0x365c>
  4065bc:	mov	w0, #0x1                   	// #1
  4065c0:	str	w0, [x23, #328]
  4065c4:	b	40644c <ferror@plt+0x365c>
  4065c8:	ldr	x0, [sp, #128]
  4065cc:	mov	x5, x1
  4065d0:	ldr	w3, [x1, #204]
  4065d4:	mov	w2, #0x0                   	// #0
  4065d8:	add	x0, x0, #0x30
  4065dc:	str	wzr, [x1, #204]
  4065e0:	ldr	w1, [x0]
  4065e4:	add	w2, w2, #0x1
  4065e8:	tst	w1, w3
  4065ec:	b.eq	406604 <ferror@plt+0x3814>  // b.none
  4065f0:	ldr	w4, [x0, #4]
  4065f4:	bic	w3, w3, w1
  4065f8:	ldr	w1, [x5, #204]
  4065fc:	orr	w1, w4, w1
  406600:	str	w1, [x5, #204]
  406604:	add	x0, x0, #0x8
  406608:	cmp	w2, #0x5
  40660c:	b.ne	4065e0 <ferror@plt+0x37f0>  // b.any
  406610:	mov	x1, #0x5b8                 	// #1464
  406614:	mov	x0, x25
  406618:	madd	x1, x27, x1, x23
  40661c:	ldr	w2, [x1, #204]
  406620:	orr	w3, w2, w3
  406624:	str	w3, [x1, #204]
  406628:	bl	402780 <strlen@plt>
  40662c:	str	x0, [sp, #136]
  406630:	cmp	x0, #0x1c
  406634:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  406638:	adrp	x2, 411000 <ferror@plt+0xe210>
  40663c:	add	x2, x2, #0x7c8
  406640:	mov	w1, #0x5b                  	// #91
  406644:	mov	x0, x25
  406648:	ldp	x4, x5, [x2]
  40664c:	stp	x4, x5, [sp, #184]
  406650:	ldp	x4, x5, [x2, #16]
  406654:	stp	x4, x5, [sp, #200]
  406658:	ldp	x4, x5, [x2, #32]
  40665c:	stp	x4, x5, [sp, #216]
  406660:	ldr	x2, [x2, #48]
  406664:	str	x2, [sp, #232]
  406668:	bl	402c10 <strchr@plt>
  40666c:	str	x0, [sp, #144]
  406670:	mov	x1, x0
  406674:	cbz	x0, 406680 <ferror@plt+0x3890>
  406678:	mov	w0, #0x7b                  	// #123
  40667c:	strb	w0, [x1]
  406680:	mov	w1, #0x5c                  	// #92
  406684:	mov	x0, x25
  406688:	bl	402c10 <strchr@plt>
  40668c:	str	x0, [sp, #152]
  406690:	mov	x1, x0
  406694:	cbz	x0, 4066a0 <ferror@plt+0x38b0>
  406698:	mov	w0, #0x7c                  	// #124
  40669c:	strb	w0, [x1]
  4066a0:	mov	x28, #0x0                   	// #0
  4066a4:	ldr	w0, [sp, #136]
  4066a8:	cmp	w0, w28
  4066ac:	b.le	4067e0 <ferror@plt+0x39f0>
  4066b0:	ldrb	w24, [x25, x28]
  4066b4:	bl	4028e0 <__ctype_tolower_loc@plt>
  4066b8:	ldr	x0, [x0]
  4066bc:	ubfiz	x3, x24, #2, #8
  4066c0:	ldr	w0, [x0, x3]
  4066c4:	sub	w0, w0, #0x61
  4066c8:	cmp	w0, #0x1b
  4066cc:	b.hi	4061b4 <ferror@plt+0x33c4>  // b.pmore
  4066d0:	ldr	x1, [sp, #120]
  4066d4:	ldrb	w3, [x1, w0, sxtw]
  4066d8:	add	x0, sp, #0xb8
  4066dc:	str	w3, [sp, #104]
  4066e0:	strb	w3, [x0, x28]
  4066e4:	bl	402b80 <__ctype_b_loc@plt>
  4066e8:	ldr	x0, [x0]
  4066ec:	ldr	w3, [sp, #104]
  4066f0:	ldrh	w0, [x0, x24, lsl #1]
  4066f4:	orr	w3, w3, #0xffffff80
  4066f8:	tbz	w0, #8, 406704 <ferror@plt+0x3914>
  4066fc:	add	x0, sp, #0xb8
  406700:	strb	w3, [x0, x28]
  406704:	add	x28, x28, #0x1
  406708:	b	4066a4 <ferror@plt+0x38b4>
  40670c:	ldr	w3, [sp, #172]
  406710:	str	w3, [x23, #308]
  406714:	add	x24, x23, #0x130
  406718:	mov	w19, w3
  40671c:	cbz	w3, 406728 <ferror@plt+0x3938>
  406720:	mov	x20, #0x0                   	// #0
  406724:	b	4061b4 <ferror@plt+0x33c4>
  406728:	ldr	x4, [x21, #736]
  40672c:	mov	x1, #0x300000003           	// #12884901891
  406730:	ldr	x3, [x21, #744]
  406734:	mov	x0, #0xc0                  	// #192
  406738:	ldr	x2, [x21, #752]
  40673c:	str	x1, [x23, #304]
  406740:	add	x22, sp, #0xb8
  406744:	adrp	x23, 405000 <ferror@plt+0x2210>
  406748:	add	x23, x23, #0xf78
  40674c:	stp	x4, x3, [sp, #184]
  406750:	str	x2, [sp, #200]
  406754:	bl	405e48 <ferror@plt+0x3058>
  406758:	mov	x20, x0
  40675c:	str	x0, [x24, #16]
  406760:	str	wzr, [sp, #172]
  406764:	ldr	x0, [x21, #768]
  406768:	sbfiz	x19, x19, #6, #32
  40676c:	add	x19, x20, x19
  406770:	bl	405fd8 <ferror@plt+0x31e8>
  406774:	ldrsw	x1, [sp, #172]
  406778:	str	x0, [x19, #8]
  40677c:	add	x19, x20, x1, lsl #6
  406780:	ldr	x0, [x22, x1, lsl #3]
  406784:	bl	405fd8 <ferror@plt+0x31e8>
  406788:	mov	x2, x0
  40678c:	ldrsw	x1, [sp, #172]
  406790:	ldr	x0, [x21, #760]
  406794:	str	x2, [x19, #16]
  406798:	lsl	x2, x1, #6
  40679c:	add	x19, x20, x1, lsl #6
  4067a0:	str	x23, [x20, x2]
  4067a4:	bl	405fd8 <ferror@plt+0x31e8>
  4067a8:	ldrsw	x24, [sp, #172]
  4067ac:	mov	x1, x0
  4067b0:	str	x1, [x19, #24]
  4067b4:	mov	x0, #0x100                 	// #256
  4067b8:	add	x24, x20, x24, lsl #6
  4067bc:	bl	405e48 <ferror@plt+0x3058>
  4067c0:	ldr	w3, [sp, #172]
  4067c4:	str	x0, [x24, #48]
  4067c8:	add	w19, w3, #0x1
  4067cc:	str	w19, [sp, #172]
  4067d0:	cmp	w19, #0x2
  4067d4:	b.le	406764 <ferror@plt+0x3974>
  4067d8:	mov	x20, #0x0                   	// #0
  4067dc:	b	4061b4 <ferror@plt+0x33c4>
  4067e0:	ldr	x0, [sp, #144]
  4067e4:	cbz	x0, 406800 <ferror@plt+0x3a10>
  4067e8:	sub	x0, x0, x25
  4067ec:	add	x1, sp, #0xb8
  4067f0:	add	x2, sp, #0xb8
  4067f4:	ldrb	w1, [x1, x0]
  4067f8:	orr	w1, w1, #0xffffff80
  4067fc:	strb	w1, [x2, x0]
  406800:	ldr	x0, [sp, #152]
  406804:	cbz	x0, 406820 <ferror@plt+0x3a30>
  406808:	sub	x0, x0, x25
  40680c:	add	x1, sp, #0xb8
  406810:	add	x2, sp, #0xb8
  406814:	ldrb	w1, [x1, x0]
  406818:	orr	w1, w1, #0xffffff80
  40681c:	strb	w1, [x2, x0]
  406820:	add	x1, sp, #0xb8
  406824:	mov	x0, x25
  406828:	bl	402c50 <strcpy@plt>
  40682c:	mov	x1, #0x5b8                 	// #1464
  406830:	ldr	x2, [sp, #120]
  406834:	madd	x1, x27, x1, x23
  406838:	ldrsw	x0, [x1, #200]
  40683c:	ldrb	w0, [x2, x0]
  406840:	sub	w0, w0, #0x25
  406844:	str	w0, [x1, #200]
  406848:	cmp	w0, #0x39
  40684c:	b.ls	4062e8 <ferror@plt+0x34f8>  // b.plast
  406850:	b	4061b4 <ferror@plt+0x33c4>
  406854:	ldrsw	x0, [sp, #172]
  406858:	adrp	x1, 40b000 <ferror@plt+0x8210>
  40685c:	add	x1, x1, #0x470
  406860:	lsl	x2, x0, #6
  406864:	str	x1, [x20, x2]
  406868:	b	406578 <ferror@plt+0x3788>
  40686c:	nop
  406870:	stp	x29, x30, [sp, #-80]!
  406874:	mov	x0, #0x0                   	// #0
  406878:	mov	x29, sp
  40687c:	stp	x19, x20, [sp, #16]
  406880:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  406884:	add	x19, x19, #0x428
  406888:	stp	x21, x22, [sp, #32]
  40688c:	stp	x23, x24, [sp, #48]
  406890:	str	x25, [sp, #64]
  406894:	bl	405b98 <ferror@plt+0x2da8>
  406898:	ldr	w0, [x19, #416]
  40689c:	add	x1, x19, #0x150
  4068a0:	bl	402c70 <openproc@plt>
  4068a4:	cbz	x0, 406a2c <ferror@plt+0x3c3c>
  4068a8:	ldr	w1, [x19, #420]
  4068ac:	mov	x24, x0
  4068b0:	adrp	x25, 402000 <memcpy@plt-0x700>
  4068b4:	adrp	x0, 402000 <memcpy@plt-0x700>
  4068b8:	add	x25, x25, #0xbd0
  4068bc:	add	x0, x0, #0xc60
  4068c0:	cmp	w1, #0x0
  4068c4:	adrp	x23, 429000 <ferror@plt+0x26210>
  4068c8:	csel	x25, x25, x0, ne  // ne = any
  4068cc:	add	x23, x23, #0x328
  4068d0:	b	4068f8 <ferror@plt+0x3b08>
  4068d4:	add	x20, x0, x20
  4068d8:	mov	x0, x24
  4068dc:	ldr	x1, [x20]
  4068e0:	blr	x25
  4068e4:	cbz	x0, 406960 <ferror@plt+0x3b70>
  4068e8:	ldrsw	x3, [x23, #20]
  4068ec:	ldr	x2, [x19, #432]
  4068f0:	str	x0, [x2, x3, lsl #3]
  4068f4:	bl	405b98 <ferror@plt+0x2da8>
  4068f8:	ldr	w21, [x23, #20]
  4068fc:	ldr	w1, [x19, #424]
  406900:	ldr	x0, [x19, #432]
  406904:	cmp	w21, w1
  406908:	sbfiz	x20, x21, #3, #32
  40690c:	b.ne	4068d4 <ferror@plt+0x3ae4>  // b.any
  406910:	adds	w1, w21, w21, lsl #2
  406914:	add	w22, w1, #0x3
  406918:	csel	w22, w22, w1, mi  // mi = first
  40691c:	asr	w22, w22, #2
  406920:	add	w22, w22, #0xa
  406924:	str	w22, [x19, #424]
  406928:	sbfiz	x1, x22, #3, #32
  40692c:	bl	405808 <ferror@plt+0x2a18>
  406930:	mov	x4, x0
  406934:	add	x20, x0, x20
  406938:	sub	w2, w22, w21
  40693c:	mov	w1, #0x0                   	// #0
  406940:	mov	x0, x20
  406944:	str	x4, [x19, #432]
  406948:	sbfiz	x2, x2, #3, #32
  40694c:	bl	402a20 <memset@plt>
  406950:	ldr	x1, [x20]
  406954:	mov	x0, x24
  406958:	blr	x25
  40695c:	cbnz	x0, 4068e8 <ferror@plt+0x3af8>
  406960:	mov	x0, x24
  406964:	bl	402be0 <closeproc@plt>
  406968:	ldr	w0, [x19, #424]
  40696c:	ldr	w1, [x19, #440]
  406970:	cmp	w1, w0
  406974:	b.eq	4069dc <ferror@plt+0x3bec>  // b.none
  406978:	ldrsw	x21, [x23, #20]
  40697c:	adrp	x20, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  406980:	add	x20, x20, #0xd0
  406984:	mov	x1, #0x16e0                	// #5856
  406988:	ldr	x23, [x19, #432]
  40698c:	sbfiz	x24, x0, #3, #32
  406990:	add	x22, x20, x1
  406994:	lsl	x21, x21, #3
  406998:	str	w0, [x19, #440]
  40699c:	ldr	x0, [x20, #1440]
  4069a0:	mov	x1, x24
  4069a4:	add	x20, x20, #0x5b8
  4069a8:	bl	405808 <ferror@plt+0x2a18>
  4069ac:	stur	x0, [x20, #-24]
  4069b0:	mov	x2, x21
  4069b4:	mov	x1, x23
  4069b8:	bl	402700 <memcpy@plt>
  4069bc:	cmp	x20, x22
  4069c0:	b.ne	40699c <ferror@plt+0x3bac>  // b.any
  4069c4:	ldp	x19, x20, [sp, #16]
  4069c8:	ldp	x21, x22, [sp, #32]
  4069cc:	ldp	x23, x24, [sp, #48]
  4069d0:	ldr	x25, [sp, #64]
  4069d4:	ldp	x29, x30, [sp], #80
  4069d8:	ret
  4069dc:	mov	x2, #0x16e0                	// #5856
  4069e0:	adrp	x20, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  4069e4:	add	x20, x20, #0xd0
  4069e8:	add	x21, x20, x2
  4069ec:	ldrsw	x2, [x23, #20]
  4069f0:	ldr	x22, [x19, #432]
  4069f4:	lsl	x19, x2, #3
  4069f8:	ldr	x0, [x20, #1440]
  4069fc:	mov	x2, x19
  406a00:	mov	x1, x22
  406a04:	add	x20, x20, #0x5b8
  406a08:	bl	402700 <memcpy@plt>
  406a0c:	cmp	x21, x20
  406a10:	b.ne	4069f8 <ferror@plt+0x3c08>  // b.any
  406a14:	ldp	x19, x20, [sp, #16]
  406a18:	ldp	x21, x22, [sp, #32]
  406a1c:	ldp	x23, x24, [sp, #48]
  406a20:	ldr	x25, [sp, #64]
  406a24:	ldp	x29, x30, [sp], #80
  406a28:	ret
  406a2c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  406a30:	ldr	x19, [x0, #2280]
  406a34:	bl	402d40 <__errno_location@plt>
  406a38:	ldr	w0, [x0]
  406a3c:	bl	402ae0 <strerror@plt>
  406a40:	mov	x1, x0
  406a44:	mov	x0, x19
  406a48:	bl	404408 <ferror@plt+0x1618>
  406a4c:	bl	4057c8 <ferror@plt+0x29d8>
  406a50:	stp	x29, x30, [sp, #-144]!
  406a54:	mov	x29, sp
  406a58:	add	x0, sp, #0x10
  406a5c:	bl	4028b0 <sigfillset@plt>
  406a60:	add	x1, sp, #0x10
  406a64:	mov	x2, #0x0                   	// #0
  406a68:	mov	w0, #0x0                   	// #0
  406a6c:	bl	402810 <sigprocmask@plt>
  406a70:	adrp	x1, 429000 <ferror@plt+0x26210>
  406a74:	add	x1, x1, #0x328
  406a78:	mov	w2, #0x2                   	// #2
  406a7c:	mov	x0, #0x0                   	// #0
  406a80:	str	w2, [x1, #72]
  406a84:	bl	405768 <ferror@plt+0x2978>
  406a88:	stp	x29, x30, [sp, #-288]!
  406a8c:	mov	w9, #0xffffffc8            	// #-56
  406a90:	mov	w8, #0xffffff80            	// #-128
  406a94:	mov	x29, sp
  406a98:	add	x11, sp, #0xe0
  406a9c:	add	x10, sp, #0x120
  406aa0:	stp	x10, x10, [sp, #64]
  406aa4:	mov	x10, x0
  406aa8:	str	x11, [sp, #80]
  406aac:	stp	w9, w8, [sp, #88]
  406ab0:	ldp	x12, x13, [sp, #64]
  406ab4:	stp	x19, x20, [sp, #16]
  406ab8:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  406abc:	ldp	x8, x9, [sp, #80]
  406ac0:	add	x20, x20, #0x428
  406ac4:	add	x19, x20, #0x1c0
  406ac8:	stp	x12, x13, [sp, #32]
  406acc:	mov	x0, x19
  406ad0:	stp	x8, x9, [sp, #48]
  406ad4:	str	q0, [sp, #96]
  406ad8:	str	q1, [sp, #112]
  406adc:	str	q2, [sp, #128]
  406ae0:	str	q3, [sp, #144]
  406ae4:	str	q4, [sp, #160]
  406ae8:	str	q5, [sp, #176]
  406aec:	str	q6, [sp, #192]
  406af0:	str	q7, [sp, #208]
  406af4:	stp	x1, x2, [sp, #232]
  406af8:	mov	x2, x10
  406afc:	mov	x1, #0x100                 	// #256
  406b00:	stp	x3, x4, [sp, #248]
  406b04:	add	x3, sp, #0x20
  406b08:	stp	x5, x6, [sp, #264]
  406b0c:	str	x7, [sp, #280]
  406b10:	bl	402d00 <vsnprintf@plt>
  406b14:	ldrb	w0, [x20, #448]
  406b18:	cbz	w0, 406b54 <ferror@plt+0x3d64>
  406b1c:	mov	x0, x19
  406b20:	ldrb	w1, [x0, #1]!
  406b24:	cbnz	w1, 406b20 <ferror@plt+0x3d30>
  406b28:	adrp	x3, 411000 <ferror@plt+0xe210>
  406b2c:	mov	x1, #0x0                   	// #0
  406b30:	add	x3, x3, #0xac1
  406b34:	mov	w2, #0xa                   	// #10
  406b38:	b	406b44 <ferror@plt+0x3d54>
  406b3c:	ldrb	w2, [x1, x3]
  406b40:	add	x1, x1, #0x1
  406b44:	strb	w2, [x0, x1]
  406b48:	cbnz	w2, 406b3c <ferror@plt+0x3d4c>
  406b4c:	add	x0, x20, #0x1c0
  406b50:	bl	405768 <ferror@plt+0x2978>
  406b54:	mov	x0, x19
  406b58:	b	406b28 <ferror@plt+0x3d38>
  406b5c:	nop
  406b60:	stp	x29, x30, [sp, #-48]!
  406b64:	mov	w1, #0x2                   	// #2
  406b68:	mov	w0, #0x0                   	// #0
  406b6c:	mov	x29, sp
  406b70:	stp	x19, x20, [sp, #16]
  406b74:	adrp	x20, 429000 <ferror@plt+0x26210>
  406b78:	add	x20, x20, #0x328
  406b7c:	add	x2, x20, #0xfe8
  406b80:	stp	x21, x22, [sp, #32]
  406b84:	bl	402ca0 <tcsetattr@plt>
  406b88:	cmn	w0, #0x1
  406b8c:	b.eq	406c54 <ferror@plt+0x3e64>  // b.none
  406b90:	adrp	x22, 429000 <ferror@plt+0x26210>
  406b94:	ldr	x0, [x22, #760]
  406b98:	ldr	x0, [x0, #32]
  406b9c:	ldr	x0, [x0, #704]
  406ba0:	cbz	x0, 406ba8 <ferror@plt+0x3db8>
  406ba4:	bl	402840 <putp@plt>
  406ba8:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  406bac:	add	x19, x19, #0x428
  406bb0:	adrp	x0, 415000 <ferror@plt+0x12210>
  406bb4:	add	x0, x0, #0x3d0
  406bb8:	ldur	w1, [x19, #-220]
  406bbc:	cbnz	w1, 406c44 <ferror@plt+0x3e54>
  406bc0:	bl	402840 <putp@plt>
  406bc4:	sub	x21, x19, #0xd0
  406bc8:	mov	x0, x21
  406bcc:	bl	402840 <putp@plt>
  406bd0:	add	x0, x21, #0x40
  406bd4:	bl	402840 <putp@plt>
  406bd8:	adrp	x0, 429000 <ferror@plt+0x26210>
  406bdc:	ldr	x0, [x0, #688]
  406be0:	bl	402c40 <fflush@plt>
  406be4:	mov	w0, #0x13                  	// #19
  406be8:	bl	4027b0 <raise@plt>
  406bec:	add	x2, x19, #0x2c0
  406bf0:	mov	w1, #0x2                   	// #2
  406bf4:	mov	w0, #0x0                   	// #0
  406bf8:	bl	402ca0 <tcsetattr@plt>
  406bfc:	cmn	w0, #0x1
  406c00:	b.eq	406c54 <ferror@plt+0x3e64>  // b.none
  406c04:	add	x0, x19, #0x300
  406c08:	bl	402840 <putp@plt>
  406c0c:	ldr	x0, [x22, #760]
  406c10:	ldr	x0, [x0, #32]
  406c14:	ldr	x0, [x0, #712]
  406c18:	cbz	x0, 406c20 <ferror@plt+0x3e30>
  406c1c:	bl	402840 <putp@plt>
  406c20:	adrp	x0, 428000 <ferror@plt+0x25210>
  406c24:	ldr	x0, [x0, #1560]
  406c28:	bl	402840 <putp@plt>
  406c2c:	mov	w0, #0x2                   	// #2
  406c30:	str	w0, [x20, #72]
  406c34:	ldp	x19, x20, [sp, #16]
  406c38:	ldp	x21, x22, [sp, #32]
  406c3c:	ldp	x29, x30, [sp], #48
  406c40:	ret
  406c44:	ldur	w1, [x19, #-216]
  406c48:	mov	w0, #0x0                   	// #0
  406c4c:	bl	4055d8 <ferror@plt+0x27e8>
  406c50:	b	406bc0 <ferror@plt+0x3dd0>
  406c54:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  406c58:	ldr	x19, [x0, #2336]
  406c5c:	bl	402d40 <__errno_location@plt>
  406c60:	ldr	w0, [x0]
  406c64:	bl	402ae0 <strerror@plt>
  406c68:	mov	x1, x0
  406c6c:	mov	x0, x19
  406c70:	bl	404408 <ferror@plt+0x1618>
  406c74:	bl	4057c8 <ferror@plt+0x29d8>
  406c78:	stp	x29, x30, [sp, #-16]!
  406c7c:	adrp	x2, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  406c80:	mov	x29, sp
  406c84:	ldr	w3, [x2, #1864]
  406c88:	ldr	x2, [x0]
  406c8c:	cbz	w3, 406cc8 <ferror@plt+0x3ed8>
  406c90:	ldr	x2, [x2, #472]
  406c94:	cbz	x2, 406cec <ferror@plt+0x3efc>
  406c98:	ldr	x1, [x1]
  406c9c:	mov	w0, #0x0                   	// #0
  406ca0:	ldr	x3, [x1, #472]
  406ca4:	cbz	x3, 406ce4 <ferror@plt+0x3ef4>
  406ca8:	ldr	x1, [x2]
  406cac:	ldr	x0, [x3]
  406cb0:	bl	402b60 <strcmp@plt>
  406cb4:	adrp	x1, 429000 <ferror@plt+0x26210>
  406cb8:	ldp	x29, x30, [sp], #16
  406cbc:	ldr	w1, [x1, #808]
  406cc0:	mul	w0, w0, w1
  406cc4:	ret
  406cc8:	ldr	x0, [x1]
  406ccc:	add	x1, x2, #0x308
  406cd0:	add	x0, x0, #0x308
  406cd4:	bl	402b60 <strcmp@plt>
  406cd8:	adrp	x1, 429000 <ferror@plt+0x26210>
  406cdc:	ldr	w1, [x1, #808]
  406ce0:	mul	w0, w0, w1
  406ce4:	ldp	x29, x30, [sp], #16
  406ce8:	ret
  406cec:	mov	w0, #0x0                   	// #0
  406cf0:	b	406ce4 <ferror@plt+0x3ef4>
  406cf4:	nop
  406cf8:	stp	x29, x30, [sp, #-176]!
  406cfc:	mov	x3, x0
  406d00:	adrp	x2, 412000 <ferror@plt+0xf210>
  406d04:	mov	x29, sp
  406d08:	add	x2, x2, #0xb60
  406d0c:	stp	x19, x20, [sp, #16]
  406d10:	add	x19, sp, #0x30
  406d14:	mov	x20, x1
  406d18:	mov	x0, x19
  406d1c:	mov	x1, #0x80                  	// #128
  406d20:	bl	4028f0 <snprintf@plt>
  406d24:	mov	x0, x19
  406d28:	add	x1, sp, #0x28
  406d2c:	bl	402bb0 <strtof@plt>
  406d30:	str	s0, [x20]
  406d34:	ldr	x1, [sp, #40]
  406d38:	ldrb	w0, [x1]
  406d3c:	cbz	w0, 406d8c <ferror@plt+0x3f9c>
  406d40:	cmp	w0, #0x2e
  406d44:	b.eq	406dac <ferror@plt+0x3fbc>  // b.none
  406d48:	cmp	w0, #0x2c
  406d4c:	b.ne	406d58 <ferror@plt+0x3f68>  // b.any
  406d50:	mov	w0, #0x2e                  	// #46
  406d54:	strb	w0, [x1]
  406d58:	mov	x0, x19
  406d5c:	add	x1, sp, #0x28
  406d60:	bl	402bb0 <strtof@plt>
  406d64:	str	s0, [x20]
  406d68:	ldr	x0, [sp, #40]
  406d6c:	cmp	x0, x19
  406d70:	b.eq	406d7c <ferror@plt+0x3f8c>  // b.none
  406d74:	ldrb	w0, [x0]
  406d78:	cbz	w0, 406d94 <ferror@plt+0x3fa4>
  406d7c:	mov	w0, #0x0                   	// #0
  406d80:	ldp	x19, x20, [sp, #16]
  406d84:	ldp	x29, x30, [sp], #176
  406d88:	ret
  406d8c:	cmp	x1, x19
  406d90:	b.eq	406d7c <ferror@plt+0x3f8c>  // b.none
  406d94:	movi	v1.2s, #0x4f, lsl #24
  406d98:	ldp	x19, x20, [sp, #16]
  406d9c:	ldp	x29, x30, [sp], #176
  406da0:	fcmpe	s0, s1
  406da4:	cset	w0, mi  // mi = first
  406da8:	ret
  406dac:	mov	w0, #0x2c                  	// #44
  406db0:	strb	w0, [x1]
  406db4:	b	406d58 <ferror@plt+0x3f68>
  406db8:	sub	sp, sp, #0x80
  406dbc:	stp	x29, x30, [sp, #16]
  406dc0:	add	x29, sp, #0x10
  406dc4:	stp	x19, x20, [sp, #32]
  406dc8:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  406dcc:	add	x19, x19, #0x428
  406dd0:	mov	x20, x0
  406dd4:	stp	x21, x22, [sp, #48]
  406dd8:	ldr	w0, [x19, #872]
  406ddc:	stp	x23, x24, [sp, #64]
  406de0:	stp	x25, x26, [sp, #80]
  406de4:	stp	x27, x28, [sp, #96]
  406de8:	cbz	w0, 407074 <ferror@plt+0x4284>
  406dec:	adrp	x21, 411000 <ferror@plt+0xe210>
  406df0:	add	x21, x21, #0x808
  406df4:	ldr	w22, [x20, #204]
  406df8:	add	x23, x20, #0x308
  406dfc:	add	x1, x19, #0x328
  406e00:	tbnz	w22, #3, 406e24 <ferror@plt+0x4034>
  406e04:	adrp	x1, 429000 <ferror@plt+0x26210>
  406e08:	adrp	x0, 415000 <ferror@plt+0x12210>
  406e0c:	add	x0, x0, #0x3d0
  406e10:	ldr	x1, [x1, #760]
  406e14:	ldr	x1, [x1, #32]
  406e18:	ldr	x1, [x1, #216]
  406e1c:	cmp	x1, #0x0
  406e20:	csel	x1, x0, x1, eq  // eq = none
  406e24:	mov	x0, x23
  406e28:	mov	x2, #0x20                  	// #32
  406e2c:	bl	402d20 <strncpy@plt>
  406e30:	strb	wzr, [x20, #807]
  406e34:	add	x28, x20, #0x1c8
  406e38:	add	x27, x20, #0x208
  406e3c:	add	x26, x20, #0x248
  406e40:	add	x25, x20, #0x2c8
  406e44:	tbz	w22, #11, 406e60 <ferror@plt+0x4070>
  406e48:	adrp	x24, 429000 <ferror@plt+0x26210>
  406e4c:	ldr	x0, [x24, #760]
  406e50:	ldr	x1, [x0, #24]
  406e54:	ldrsh	w1, [x1, #26]
  406e58:	cmp	w1, #0x0
  406e5c:	b.gt	406ef4 <ferror@plt+0x4104>
  406e60:	strb	wzr, [x20, #392]
  406e64:	add	x24, x19, #0x348
  406e68:	mov	x1, x24
  406e6c:	mov	x2, #0x40                  	// #64
  406e70:	mov	x0, x28
  406e74:	bl	402d20 <strncpy@plt>
  406e78:	strb	wzr, [x20, #519]
  406e7c:	mov	x1, x23
  406e80:	mov	x2, #0x40                  	// #64
  406e84:	mov	x0, x27
  406e88:	bl	402d20 <strncpy@plt>
  406e8c:	strb	wzr, [x20, #583]
  406e90:	mov	x1, x24
  406e94:	mov	x2, #0x40                  	// #64
  406e98:	mov	x0, x26
  406e9c:	bl	402d20 <strncpy@plt>
  406ea0:	strb	wzr, [x20, #647]
  406ea4:	add	x1, x19, #0x328
  406ea8:	mov	x0, x25
  406eac:	mov	x2, #0x40                  	// #64
  406eb0:	bl	402d20 <strncpy@plt>
  406eb4:	strb	wzr, [x20, #775]
  406eb8:	tst	x22, #0x400
  406ebc:	add	x4, x19, #0x348
  406ec0:	csel	x4, x4, x23, eq  // eq = none
  406ec4:	mov	x3, x25
  406ec8:	mov	x2, x21
  406ecc:	add	x0, x20, #0x288
  406ed0:	ldp	x29, x30, [sp, #16]
  406ed4:	mov	x1, #0x40                  	// #64
  406ed8:	ldp	x19, x20, [sp, #32]
  406edc:	ldp	x21, x22, [sp, #48]
  406ee0:	ldp	x23, x24, [sp, #64]
  406ee4:	ldp	x25, x26, [sp, #80]
  406ee8:	ldp	x27, x28, [sp, #96]
  406eec:	add	sp, sp, #0x80
  406ef0:	b	4028f0 <snprintf@plt>
  406ef4:	ldr	x0, [x0, #32]
  406ef8:	mov	w7, #0x0                   	// #0
  406efc:	ldr	w1, [x20, #220]
  406f00:	mov	w6, #0x0                   	// #0
  406f04:	mov	w5, #0x0                   	// #0
  406f08:	mov	w4, #0x0                   	// #0
  406f0c:	ldr	x0, [x0, #2872]
  406f10:	str	wzr, [sp]
  406f14:	str	wzr, [sp, #8]
  406f18:	mov	w3, #0x0                   	// #0
  406f1c:	mov	w2, #0x0                   	// #0
  406f20:	add	x22, x19, #0x348
  406f24:	bl	402990 <tparm@plt>
  406f28:	mov	x1, x0
  406f2c:	mov	x2, #0x40                  	// #64
  406f30:	add	x0, x20, #0x188
  406f34:	bl	402d20 <strncpy@plt>
  406f38:	strb	wzr, [x20, #455]
  406f3c:	ldr	x0, [x24, #760]
  406f40:	mov	w7, #0x0                   	// #0
  406f44:	ldr	w1, [x20, #224]
  406f48:	mov	w6, #0x0                   	// #0
  406f4c:	mov	w5, #0x0                   	// #0
  406f50:	mov	w4, #0x0                   	// #0
  406f54:	ldr	x0, [x0, #32]
  406f58:	mov	w3, #0x0                   	// #0
  406f5c:	mov	w2, #0x0                   	// #0
  406f60:	ldr	x0, [x0, #2872]
  406f64:	str	wzr, [sp]
  406f68:	str	wzr, [sp, #8]
  406f6c:	bl	402990 <tparm@plt>
  406f70:	mov	x3, x0
  406f74:	mov	x4, x22
  406f78:	mov	x2, x21
  406f7c:	mov	x1, #0x40                  	// #64
  406f80:	mov	x0, x28
  406f84:	bl	4028f0 <snprintf@plt>
  406f88:	ldr	x0, [x24, #760]
  406f8c:	mov	w7, #0x0                   	// #0
  406f90:	ldr	w1, [x20, #224]
  406f94:	mov	w6, #0x0                   	// #0
  406f98:	mov	w5, #0x0                   	// #0
  406f9c:	mov	w4, #0x0                   	// #0
  406fa0:	ldr	x0, [x0, #32]
  406fa4:	mov	w3, #0x0                   	// #0
  406fa8:	mov	w2, #0x0                   	// #0
  406fac:	ldr	x0, [x0, #2872]
  406fb0:	str	wzr, [sp]
  406fb4:	str	wzr, [sp, #8]
  406fb8:	bl	402990 <tparm@plt>
  406fbc:	mov	x3, x0
  406fc0:	mov	x4, x23
  406fc4:	mov	x2, x21
  406fc8:	mov	x1, #0x40                  	// #64
  406fcc:	mov	x0, x27
  406fd0:	bl	4028f0 <snprintf@plt>
  406fd4:	ldr	x0, [x24, #760]
  406fd8:	mov	w7, #0x0                   	// #0
  406fdc:	ldr	w1, [x20, #228]
  406fe0:	mov	w6, #0x0                   	// #0
  406fe4:	mov	w5, #0x0                   	// #0
  406fe8:	mov	w4, #0x0                   	// #0
  406fec:	ldr	x0, [x0, #32]
  406ff0:	mov	w3, #0x0                   	// #0
  406ff4:	mov	w2, #0x0                   	// #0
  406ff8:	ldr	x0, [x0, #2872]
  406ffc:	str	wzr, [sp]
  407000:	str	wzr, [sp, #8]
  407004:	bl	402990 <tparm@plt>
  407008:	mov	x3, x0
  40700c:	mov	x4, x22
  407010:	mov	x2, x21
  407014:	mov	x1, #0x40                  	// #64
  407018:	mov	x0, x26
  40701c:	bl	4028f0 <snprintf@plt>
  407020:	ldr	x0, [x24, #760]
  407024:	mov	w7, #0x0                   	// #0
  407028:	ldr	w1, [x20, #232]
  40702c:	mov	w6, #0x0                   	// #0
  407030:	mov	w5, #0x0                   	// #0
  407034:	mov	w4, #0x0                   	// #0
  407038:	ldr	x0, [x0, #32]
  40703c:	mov	w3, #0x0                   	// #0
  407040:	mov	w2, #0x0                   	// #0
  407044:	ldr	x0, [x0, #2872]
  407048:	str	wzr, [sp]
  40704c:	str	wzr, [sp, #8]
  407050:	bl	402990 <tparm@plt>
  407054:	mov	x4, x0
  407058:	add	x3, x19, #0x430
  40705c:	mov	x2, x21
  407060:	mov	x0, x25
  407064:	mov	x1, #0x40                  	// #64
  407068:	bl	4028f0 <snprintf@plt>
  40706c:	ldr	w22, [x20, #204]
  407070:	b	406eb8 <ferror@plt+0x40c8>
  407074:	adrp	x23, 429000 <ferror@plt+0x26210>
  407078:	add	x5, x19, #0x348
  40707c:	add	x4, x19, #0x390
  407080:	adrp	x21, 415000 <ferror@plt+0x12210>
  407084:	ldr	x1, [x23, #760]
  407088:	add	x21, x21, #0x3d0
  40708c:	mov	x2, #0x20                  	// #32
  407090:	sub	x0, x19, #0xb0
  407094:	stp	x5, x4, [sp, #112]
  407098:	add	x22, x19, #0x370
  40709c:	add	x28, x19, #0x3d0
  4070a0:	ldr	x24, [x1, #32]
  4070a4:	add	x27, x19, #0x3f0
  4070a8:	add	x26, x19, #0x410
  4070ac:	add	x25, x19, #0x328
  4070b0:	ldr	x1, [x24, #48]
  4070b4:	cmp	x1, #0x0
  4070b8:	csel	x1, x21, x1, eq  // eq = none
  4070bc:	bl	402d20 <strncpy@plt>
  4070c0:	sturb	wzr, [x19, #-145]
  4070c4:	mov	x0, x22
  4070c8:	mov	x2, #0x20                  	// #32
  4070cc:	ldr	x22, [x24, #56]
  4070d0:	cmp	x22, #0x0
  4070d4:	csel	x22, x21, x22, eq  // eq = none
  4070d8:	mov	x1, x22
  4070dc:	bl	402d20 <strncpy@plt>
  4070e0:	strb	wzr, [x0, #31]
  4070e4:	ldr	x4, [sp, #120]
  4070e8:	mov	x2, #0x20                  	// #32
  4070ec:	ldr	x1, [x24, #40]
  4070f0:	mov	x0, x4
  4070f4:	cmp	x1, #0x0
  4070f8:	csel	x1, x21, x1, eq  // eq = none
  4070fc:	bl	402d20 <strncpy@plt>
  407100:	mov	x4, x0
  407104:	mov	x3, x22
  407108:	mov	x1, #0x20                  	// #32
  40710c:	add	x0, x19, #0x3b0
  407110:	adrp	x2, 411000 <ferror@plt+0xe210>
  407114:	add	x2, x2, #0x800
  407118:	strb	wzr, [x4, #31]
  40711c:	bl	4028f0 <snprintf@plt>
  407120:	ldr	x24, [x23, #760]
  407124:	mov	x2, #0x20                  	// #32
  407128:	mov	x0, x28
  40712c:	ldr	x22, [x24, #32]
  407130:	ldr	x1, [x22, #160]
  407134:	cmp	x1, #0x0
  407138:	csel	x1, x21, x1, eq  // eq = none
  40713c:	bl	402d20 <strncpy@plt>
  407140:	strb	wzr, [x19, #1007]
  407144:	ldr	x1, [x22, #128]
  407148:	mov	x2, #0x20                  	// #32
  40714c:	sub	x0, x19, #0xd0
  407150:	cmp	x1, #0x0
  407154:	csel	x1, x21, x1, eq  // eq = none
  407158:	bl	402d20 <strncpy@plt>
  40715c:	sturb	wzr, [x19, #-177]
  407160:	ldr	x1, [x22, #104]
  407164:	mov	x2, #0x20                  	// #32
  407168:	mov	x0, x27
  40716c:	cmp	x1, #0x0
  407170:	csel	x1, x21, x1, eq  // eq = none
  407174:	bl	402d20 <strncpy@plt>
  407178:	strb	wzr, [x19, #1039]
  40717c:	ldr	x1, [x22, #96]
  407180:	mov	x2, #0x20                  	// #32
  407184:	mov	x0, x26
  407188:	cmp	x1, #0x0
  40718c:	csel	x1, x21, x1, eq  // eq = none
  407190:	bl	402d20 <strncpy@plt>
  407194:	strb	wzr, [x19, #1071]
  407198:	ldr	x1, [x22, #312]
  40719c:	mov	x2, #0x20                  	// #32
  4071a0:	mov	x0, x25
  4071a4:	cmp	x1, #0x0
  4071a8:	csel	x1, x21, x1, eq  // eq = none
  4071ac:	bl	402d20 <strncpy@plt>
  4071b0:	strb	wzr, [x19, #839]
  4071b4:	ldr	x1, [x22, #272]
  4071b8:	mov	x2, #0x20                  	// #32
  4071bc:	ldr	x5, [sp, #112]
  4071c0:	cmp	x1, #0x0
  4071c4:	csel	x1, x21, x1, eq  // eq = none
  4071c8:	mov	x0, x5
  4071cc:	bl	402d20 <strncpy@plt>
  4071d0:	strb	wzr, [x0, #31]
  4071d4:	ldr	x0, [x24, #16]
  4071d8:	ldrb	w0, [x0, #4]
  4071dc:	cbnz	w0, 407250 <ferror@plt+0x4460>
  4071e0:	ldr	x1, [x22, #1216]
  4071e4:	add	x3, x19, #0x300
  4071e8:	mov	x0, x3
  4071ec:	mov	x2, #0x20                  	// #32
  4071f0:	cmp	x1, #0x0
  4071f4:	csel	x1, x21, x1, eq  // eq = none
  4071f8:	bl	402d20 <strncpy@plt>
  4071fc:	strb	wzr, [x0, #31]
  407200:	ldr	x1, [x22, #1208]
  407204:	sub	x0, x19, #0x90
  407208:	mov	x2, #0x20                  	// #32
  40720c:	cmp	x1, #0x0
  407210:	csel	x1, x21, x1, eq  // eq = none
  407214:	bl	402d20 <strncpy@plt>
  407218:	sturb	wzr, [x19, #-113]
  40721c:	ldrb	w0, [x19, #768]
  407220:	cbnz	w0, 4072cc <ferror@plt+0x44dc>
  407224:	sturb	wzr, [x19, #-144]
  407228:	strb	wzr, [x19, #768]
  40722c:	ldr	x0, [x24, #16]
  407230:	ldrb	w0, [x0, #1]
  407234:	cbz	w0, 407240 <ferror@plt+0x4450>
  407238:	mov	w0, #0x1                   	// #1
  40723c:	str	w0, [x19, #156]
  407240:	add	x0, x19, #0x300
  407244:	bl	402840 <putp@plt>
  407248:	ldr	x0, [x23, #760]
  40724c:	ldr	x22, [x0, #32]
  407250:	adrp	x0, 415000 <ferror@plt+0x12210>
  407254:	ldr	x4, [x22, #2376]
  407258:	add	x0, x0, #0x3d0
  40725c:	add	x22, x19, #0x430
  407260:	adrp	x21, 411000 <ferror@plt+0xe210>
  407264:	cmp	x4, #0x0
  407268:	add	x21, x21, #0x808
  40726c:	csel	x4, x0, x4, eq  // eq = none
  407270:	mov	x2, x21
  407274:	add	x3, x19, #0x328
  407278:	mov	x1, #0x20                  	// #32
  40727c:	mov	x0, x22
  407280:	bl	4028f0 <snprintf@plt>
  407284:	mov	x2, x21
  407288:	mov	x1, #0x20                  	// #32
  40728c:	mov	x3, x22
  407290:	sub	x4, x19, #0xb0
  407294:	add	x0, x19, #0x450
  407298:	bl	4028f0 <snprintf@plt>
  40729c:	ldr	x0, [x23, #760]
  4072a0:	mov	w2, #0x1                   	// #1
  4072a4:	mov	w1, w2
  4072a8:	ldr	x0, [x0, #32]
  4072ac:	ldr	x0, [x0, #80]
  4072b0:	bl	4028a0 <tgoto@plt>
  4072b4:	cbz	x0, 4072c0 <ferror@plt+0x44d0>
  4072b8:	mov	w0, #0x1                   	// #1
  4072bc:	stur	w0, [x19, #-220]
  4072c0:	mov	w0, #0x1                   	// #1
  4072c4:	str	w0, [x19, #872]
  4072c8:	b	406df4 <ferror@plt+0x4004>
  4072cc:	ldurb	w0, [x19, #-144]
  4072d0:	cbnz	w0, 407240 <ferror@plt+0x4450>
  4072d4:	b	407224 <ferror@plt+0x4434>
  4072d8:	sub	sp, sp, #0x30
  4072dc:	sub	sp, sp, #0x10, lsl #12
  4072e0:	stp	x29, x30, [sp]
  4072e4:	mov	x29, sp
  4072e8:	stp	x19, x20, [sp, #16]
  4072ec:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4072f0:	add	x20, x20, #0x428
  4072f4:	stp	x21, x22, [sp, #32]
  4072f8:	mov	x22, x0
  4072fc:	b	40733c <ferror@plt+0x454c>
  407300:	ldr	x0, [x20, #264]
  407304:	ldr	x1, [x20, #296]
  407308:	add	x1, x19, x1
  40730c:	bl	405808 <ferror@plt+0x2a18>
  407310:	ldr	x21, [x20, #272]
  407314:	mov	x2, x19
  407318:	add	x1, sp, #0x30
  40731c:	str	x0, [x20, #264]
  407320:	add	x0, x0, x21
  407324:	bl	402700 <memcpy@plt>
  407328:	ldr	x2, [x20, #296]
  40732c:	add	x21, x19, x21
  407330:	str	x21, [x20, #272]
  407334:	add	x2, x2, x19
  407338:	str	x2, [x20, #296]
  40733c:	mov	x3, x22
  407340:	add	x0, sp, #0x30
  407344:	mov	x2, #0x10000               	// #65536
  407348:	mov	x1, #0x1                   	// #1
  40734c:	bl	402ba0 <fread@plt>
  407350:	mov	x19, x0
  407354:	cbnz	x0, 407300 <ferror@plt+0x4510>
  407358:	ldp	x2, x1, [x20, #264]
  40735c:	mov	x0, x22
  407360:	strb	wzr, [x2, x1]
  407364:	bl	402df0 <ferror@plt>
  407368:	ldp	x29, x30, [sp]
  40736c:	ldp	x19, x20, [sp, #16]
  407370:	ldp	x21, x22, [sp, #32]
  407374:	add	sp, sp, #0x30
  407378:	add	sp, sp, #0x10, lsl #12
  40737c:	ret
  407380:	sub	sp, sp, #0x230
  407384:	mov	x2, x0
  407388:	mov	w3, w1
  40738c:	add	x0, sp, #0x30
  407390:	mov	x1, #0x200                 	// #512
  407394:	stp	x29, x30, [sp]
  407398:	mov	x29, sp
  40739c:	stp	x19, x20, [sp, #16]
  4073a0:	bl	4028f0 <snprintf@plt>
  4073a4:	adrp	x1, 411000 <ferror@plt+0xe210>
  4073a8:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4073ac:	add	x1, x1, #0x810
  4073b0:	add	x19, x19, #0x428
  4073b4:	add	x0, sp, #0x30
  4073b8:	bl	4029a0 <popen@plt>
  4073bc:	mov	x20, x0
  4073c0:	mov	x0, #0x800                 	// #2048
  4073c4:	str	xzr, [x19, #272]
  4073c8:	str	x0, [x19, #296]
  4073cc:	bl	405e48 <ferror@plt+0x3058>
  4073d0:	str	x0, [x19, #264]
  4073d4:	cbz	x20, 407408 <ferror@plt+0x4618>
  4073d8:	mov	x0, x20
  4073dc:	bl	4072d8 <ferror@plt+0x44e8>
  4073e0:	mov	w1, w0
  4073e4:	mov	x0, x20
  4073e8:	mov	w20, w1
  4073ec:	bl	402d30 <pclose@plt>
  4073f0:	cbnz	w20, 40746c <ferror@plt+0x467c>
  4073f4:	bl	405e80 <ferror@plt+0x3090>
  4073f8:	ldp	x29, x30, [sp]
  4073fc:	ldp	x19, x20, [sp, #16]
  407400:	add	sp, sp, #0x230
  407404:	ret
  407408:	stp	x21, x22, [sp, #32]
  40740c:	mov	x21, x0
  407410:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  407414:	ldr	x22, [x0, #2856]
  407418:	bl	402d40 <__errno_location@plt>
  40741c:	ldr	w0, [x0]
  407420:	ldr	x20, [x19, #296]
  407424:	bl	402ae0 <strerror@plt>
  407428:	mov	x1, x0
  40742c:	mov	x0, x22
  407430:	bl	404408 <ferror@plt+0x1618>
  407434:	mov	x1, x20
  407438:	mov	x3, x0
  40743c:	adrp	x2, 412000 <ferror@plt+0xf210>
  407440:	mov	x0, x21
  407444:	add	x2, x2, #0xb60
  407448:	bl	4028f0 <snprintf@plt>
  40744c:	sxtw	x0, w0
  407450:	str	x0, [x19, #272]
  407454:	ldp	x21, x22, [sp, #32]
  407458:	bl	405e80 <ferror@plt+0x3090>
  40745c:	ldp	x29, x30, [sp]
  407460:	ldp	x19, x20, [sp, #16]
  407464:	add	sp, sp, #0x230
  407468:	ret
  40746c:	stp	x21, x22, [sp, #32]
  407470:	ldr	x21, [x19, #264]
  407474:	b	407410 <ferror@plt+0x4620>
  407478:	stp	x29, x30, [sp, #-48]!
  40747c:	mov	w2, #0x0                   	// #0
  407480:	mov	x29, sp
  407484:	stp	x19, x20, [sp, #16]
  407488:	mov	x19, x1
  40748c:	mov	x20, x0
  407490:	add	x1, sp, #0x28
  407494:	bl	402b90 <strtol@plt>
  407498:	scvtf	s0, x0
  40749c:	ldr	x1, [sp, #40]
  4074a0:	str	s0, [x19]
  4074a4:	cmp	x20, x1
  4074a8:	b.eq	4074d0 <ferror@plt+0x46e0>  // b.none
  4074ac:	ldrb	w1, [x1]
  4074b0:	mov	w0, #0x0                   	// #0
  4074b4:	cbnz	w1, 4074c4 <ferror@plt+0x46d4>
  4074b8:	movi	v1.2s, #0x4f, lsl #24
  4074bc:	fcmpe	s0, s1
  4074c0:	cset	w0, mi  // mi = first
  4074c4:	ldp	x19, x20, [sp, #16]
  4074c8:	ldp	x29, x30, [sp], #48
  4074cc:	ret
  4074d0:	mov	w0, #0x0                   	// #0
  4074d4:	ldp	x19, x20, [sp, #16]
  4074d8:	ldp	x29, x30, [sp], #48
  4074dc:	ret
  4074e0:	stp	x29, x30, [sp, #-160]!
  4074e4:	mov	x29, sp
  4074e8:	add	x1, sp, #0xa0
  4074ec:	add	x0, sp, #0x20
  4074f0:	str	x19, [sp, #16]
  4074f4:	nop
  4074f8:	str	xzr, [x0], #8
  4074fc:	cmp	x0, x1
  407500:	b.ne	4074f8 <ferror@plt+0x4708>  // b.any
  407504:	ldr	x6, [sp, #32]
  407508:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40750c:	add	x19, x19, #0x428
  407510:	add	x1, sp, #0x20
  407514:	orr	x6, x6, #0x1
  407518:	add	x5, x19, #0x470
  40751c:	mov	x4, #0x0                   	// #0
  407520:	mov	x3, #0x0                   	// #0
  407524:	mov	x2, #0x0                   	// #0
  407528:	mov	w0, #0x1                   	// #1
  40752c:	str	x6, [sp, #32]
  407530:	bl	402a80 <pselect@plt>
  407534:	cmp	w0, #0x0
  407538:	b.le	407570 <ferror@plt+0x4780>
  40753c:	add	x1, x19, #0x4f0
  407540:	mov	x2, #0x7f                  	// #127
  407544:	mov	w0, #0x0                   	// #0
  407548:	bl	402c80 <read@plt>
  40754c:	mov	w19, w0
  407550:	cbz	w0, 407578 <ferror@plt+0x4788>
  407554:	mov	w1, #0x0                   	// #0
  407558:	mov	w0, #0x0                   	// #0
  40755c:	bl	402740 <tcflush@plt>
  407560:	mov	w0, w19
  407564:	ldr	x19, [sp, #16]
  407568:	ldp	x29, x30, [sp], #160
  40756c:	ret
  407570:	mov	w19, #0xffffffff            	// #-1
  407574:	b	407554 <ferror@plt+0x4764>
  407578:	mov	x0, #0x0                   	// #0
  40757c:	bl	405768 <ferror@plt+0x2978>
  407580:	stp	x29, x30, [sp, #-64]!
  407584:	mov	x29, sp
  407588:	stp	x23, x24, [sp, #48]
  40758c:	cbz	w0, 4075cc <ferror@plt+0x47dc>
  407590:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  407594:	cmp	w0, #0x1
  407598:	add	x23, x23, #0x428
  40759c:	b.eq	4078a0 <ferror@plt+0x4ab0>  // b.none
  4075a0:	ldr	w0, [x23, #1520]
  4075a4:	ldr	w1, [x23, #1524]
  4075a8:	cmp	w0, w1
  4075ac:	b.ge	40779c <ferror@plt+0x49ac>  // b.tcont
  4075b0:	add	x1, x23, #0x4f0
  4075b4:	add	w2, w0, #0x1
  4075b8:	str	w2, [x23, #1520]
  4075bc:	ldp	x23, x24, [sp, #48]
  4075c0:	ldrb	w0, [x1, w0, sxtw]
  4075c4:	ldp	x29, x30, [sp], #64
  4075c8:	ret
  4075cc:	adrp	x24, 429000 <ferror@plt+0x26210>
  4075d0:	stp	x19, x20, [sp, #16]
  4075d4:	adrp	x20, 415000 <ferror@plt+0x12210>
  4075d8:	ldr	x0, [x24, #760]
  4075dc:	add	x20, x20, #0x3d0
  4075e0:	adrp	x19, 428000 <ferror@plt+0x25210>
  4075e4:	stp	x21, x22, [sp, #32]
  4075e8:	add	x22, x19, #0x390
  4075ec:	ldr	x2, [x0, #32]
  4075f0:	adrp	x21, 411000 <ferror@plt+0xe210>
  4075f4:	add	x21, x21, #0x818
  4075f8:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4075fc:	mov	x0, x21
  407600:	add	x23, x23, #0x428
  407604:	ldr	x1, [x2, #696]
  407608:	add	x19, x23, #0x5b0
  40760c:	ldr	x5, [x2, #488]
  407610:	cmp	x1, #0x0
  407614:	ldr	x4, [x2, #632]
  407618:	csel	x1, x20, x1, eq  // eq = none
  40761c:	ldr	x3, [x2, #664]
  407620:	cmp	x5, #0x0
  407624:	ldr	x8, [x2, #656]
  407628:	csel	x5, x20, x5, eq  // eq = none
  40762c:	cmp	x4, #0x0
  407630:	str	x5, [x22, #688]
  407634:	ldr	x7, [x2, #648]
  407638:	csel	x4, x20, x4, eq  // eq = none
  40763c:	cmp	x3, #0x0
  407640:	str	x4, [x22, #704]
  407644:	ldr	x6, [x2, #608]
  407648:	csel	x3, x20, x3, eq  // eq = none
  40764c:	cmp	x8, #0x0
  407650:	str	x3, [x22, #720]
  407654:	ldr	x5, [x2, #1312]
  407658:	csel	x8, x20, x8, eq  // eq = none
  40765c:	cmp	x7, #0x0
  407660:	str	x1, [x22, #672]
  407664:	ldr	x4, [x2, #440]
  407668:	csel	x7, x20, x7, eq  // eq = none
  40766c:	cmp	x6, #0x0
  407670:	str	x8, [x22, #736]
  407674:	ldr	x3, [x2, #616]
  407678:	csel	x6, x20, x6, eq  // eq = none
  40767c:	cmp	x5, #0x0
  407680:	str	x7, [x22, #752]
  407684:	ldr	x2, [x2, #472]
  407688:	csel	x5, x20, x5, eq  // eq = none
  40768c:	cmp	x4, #0x0
  407690:	str	x6, [x22, #768]
  407694:	csel	x4, x20, x4, eq  // eq = none
  407698:	cmp	x3, #0x0
  40769c:	csel	x3, x20, x3, eq  // eq = none
  4076a0:	cmp	x2, #0x0
  4076a4:	csel	x2, x20, x2, eq  // eq = none
  4076a8:	str	x5, [x22, #784]
  4076ac:	str	x4, [x22, #800]
  4076b0:	str	x3, [x22, #816]
  4076b4:	str	x2, [x22, #832]
  4076b8:	add	x22, x23, #0x590
  4076bc:	bl	404408 <ferror@plt+0x1618>
  4076c0:	mov	x1, x0
  4076c4:	add	x3, x23, #0x570
  4076c8:	mov	x2, #0x20                  	// #32
  4076cc:	mov	x0, x3
  4076d0:	add	x23, x23, #0x5d0
  4076d4:	bl	402d20 <strncpy@plt>
  4076d8:	strb	wzr, [x0, #31]
  4076dc:	ldr	x1, [x24, #760]
  4076e0:	mov	x0, x21
  4076e4:	ldr	x1, [x1, #32]
  4076e8:	ldr	x1, [x1, #488]
  4076ec:	cmp	x1, #0x0
  4076f0:	csel	x1, x20, x1, eq  // eq = none
  4076f4:	bl	404408 <ferror@plt+0x1618>
  4076f8:	mov	x1, x0
  4076fc:	mov	x2, #0x20                  	// #32
  407700:	mov	x0, x22
  407704:	bl	402d20 <strncpy@plt>
  407708:	strb	wzr, [x22, #31]
  40770c:	ldr	x1, [x24, #760]
  407710:	mov	x0, x21
  407714:	ldr	x1, [x1, #32]
  407718:	ldr	x1, [x1, #632]
  40771c:	cmp	x1, #0x0
  407720:	csel	x1, x20, x1, eq  // eq = none
  407724:	bl	404408 <ferror@plt+0x1618>
  407728:	mov	x1, x0
  40772c:	mov	x2, #0x20                  	// #32
  407730:	mov	x0, x19
  407734:	bl	402d20 <strncpy@plt>
  407738:	strb	wzr, [x19, #31]
  40773c:	ldr	x1, [x24, #760]
  407740:	mov	x0, x21
  407744:	ldr	x1, [x1, #32]
  407748:	ldr	x1, [x1, #664]
  40774c:	cmp	x1, #0x0
  407750:	csel	x1, x20, x1, eq  // eq = none
  407754:	bl	404408 <ferror@plt+0x1618>
  407758:	mov	x1, x0
  40775c:	mov	x2, #0x20                  	// #32
  407760:	mov	x0, x23
  407764:	bl	402d20 <strncpy@plt>
  407768:	strb	wzr, [x23, #31]
  40776c:	ldr	x0, [x24, #760]
  407770:	ldr	x0, [x0, #32]
  407774:	ldr	x0, [x0, #712]
  407778:	cmp	x0, #0x0
  40777c:	csel	x0, x20, x0, eq  // eq = none
  407780:	bl	402840 <putp@plt>
  407784:	ldp	x19, x20, [sp, #16]
  407788:	mov	w0, #0x0                   	// #0
  40778c:	ldp	x21, x22, [sp, #32]
  407790:	ldp	x23, x24, [sp, #48]
  407794:	ldp	x29, x30, [sp], #64
  407798:	ret
  40779c:	stp	x19, x20, [sp, #16]
  4077a0:	add	x20, x23, #0x4f0
  4077a4:	str	wzr, [x23, #1520]
  4077a8:	stp	xzr, xzr, [x20]
  4077ac:	stp	xzr, xzr, [x20, #16]
  4077b0:	stp	xzr, xzr, [x20, #32]
  4077b4:	stp	xzr, xzr, [x20, #48]
  4077b8:	stp	xzr, xzr, [x20, #64]
  4077bc:	stp	xzr, xzr, [x20, #80]
  4077c0:	stp	xzr, xzr, [x20, #96]
  4077c4:	stp	xzr, xzr, [x20, #112]
  4077c8:	str	wzr, [x23, #1524]
  4077cc:	bl	4074e0 <ferror@plt+0x46f0>
  4077d0:	cmp	w0, #0x0
  4077d4:	b.le	4078d8 <ferror@plt+0x4ae8>
  4077d8:	bl	402b80 <__ctype_b_loc@plt>
  4077dc:	ldrb	w19, [x23, #1264]
  4077e0:	ldr	x1, [x0]
  4077e4:	ubfiz	x0, x19, #1, #8
  4077e8:	ldrh	w0, [x1, x0]
  4077ec:	tbnz	w0, #14, 4078f8 <ferror@plt+0x4b08>
  4077f0:	add	x19, x23, #0x4f0
  4077f4:	mov	w1, #0x1b                  	// #27
  4077f8:	mov	x0, x19
  4077fc:	stp	x21, x22, [sp, #32]
  407800:	bl	402b10 <strrchr@plt>
  407804:	mov	x21, x0
  407808:	cbz	x0, 407898 <ferror@plt+0x4aa8>
  40780c:	cmp	x0, x19
  407810:	b.ls	407824 <ferror@plt+0x4a34>  // b.plast
  407814:	ldurb	w0, [x0, #-1]
  407818:	cmp	w0, #0x1b
  40781c:	cset	x0, eq  // eq = none
  407820:	sub	x21, x21, x0
  407824:	adrp	x19, 428000 <ferror@plt+0x25210>
  407828:	add	x22, x19, #0x390
  40782c:	add	x20, x22, #0x290
  407830:	mov	w19, #0x0                   	// #0
  407834:	b	407844 <ferror@plt+0x4a54>
  407838:	add	w19, w19, #0x1
  40783c:	cmp	w19, #0x1c
  407840:	b.eq	407874 <ferror@plt+0x4a84>  // b.none
  407844:	ldr	x0, [x20]
  407848:	mov	x1, x21
  40784c:	add	x20, x20, #0x10
  407850:	bl	402b60 <strcmp@plt>
  407854:	cbnz	w0, 407838 <ferror@plt+0x4a48>
  407858:	add	x19, x22, w19, sxtw #4
  40785c:	ldp	x21, x22, [sp, #32]
  407860:	ldr	w0, [x19, #664]
  407864:	ldp	x19, x20, [sp, #16]
  407868:	ldp	x23, x24, [sp, #48]
  40786c:	ldp	x29, x30, [sp], #64
  407870:	ret
  407874:	ldrb	w0, [x23, #1264]
  407878:	add	x23, x23, #0x4f0
  40787c:	cmp	w0, #0x1b
  407880:	b.eq	4078e4 <ferror@plt+0x4af4>  // b.none
  407884:	ldp	x19, x20, [sp, #16]
  407888:	ldp	x21, x22, [sp, #32]
  40788c:	ldp	x23, x24, [sp, #48]
  407890:	ldp	x29, x30, [sp], #64
  407894:	ret
  407898:	mov	x21, x19
  40789c:	b	407824 <ferror@plt+0x4a34>
  4078a0:	add	x0, x23, #0x4f0
  4078a4:	stp	xzr, xzr, [x0]
  4078a8:	stp	xzr, xzr, [x0, #16]
  4078ac:	stp	xzr, xzr, [x0, #32]
  4078b0:	stp	xzr, xzr, [x0, #48]
  4078b4:	stp	xzr, xzr, [x0, #64]
  4078b8:	stp	xzr, xzr, [x0, #80]
  4078bc:	stp	xzr, xzr, [x0, #96]
  4078c0:	stp	xzr, xzr, [x0, #112]
  4078c4:	bl	4074e0 <ferror@plt+0x46f0>
  4078c8:	cmp	w0, #0x0
  4078cc:	b.le	4078dc <ferror@plt+0x4aec>
  4078d0:	stp	x19, x20, [sp, #16]
  4078d4:	b	4077f0 <ferror@plt+0x4a00>
  4078d8:	ldp	x19, x20, [sp, #16]
  4078dc:	mov	w0, #0x0                   	// #0
  4078e0:	b	407790 <ferror@plt+0x49a0>
  4078e4:	ldrb	w1, [x23, #1]
  4078e8:	ldp	x19, x20, [sp, #16]
  4078ec:	ldp	x21, x22, [sp, #32]
  4078f0:	cbz	w1, 407790 <ferror@plt+0x49a0>
  4078f4:	b	4078dc <ferror@plt+0x4aec>
  4078f8:	mov	x0, x20
  4078fc:	bl	402780 <strlen@plt>
  407900:	mov	w2, #0x1                   	// #1
  407904:	mov	x1, x0
  407908:	mov	w0, w19
  40790c:	ldp	x19, x20, [sp, #16]
  407910:	str	w2, [x23, #1520]
  407914:	str	w1, [x23, #1524]
  407918:	b	407790 <ferror@plt+0x49a0>
  40791c:	nop
  407920:	ldrb	w2, [x0]
  407924:	cbz	w2, 4079b0 <ferror@plt+0x4bc0>
  407928:	stp	x29, x30, [sp, #-80]!
  40792c:	mov	x29, sp
  407930:	stp	x21, x22, [sp, #32]
  407934:	adrp	x21, 412000 <ferror@plt+0xf210>
  407938:	add	x21, x21, #0xf8
  40793c:	mov	x22, x0
  407940:	add	x21, x21, #0x90
  407944:	stp	x19, x20, [sp, #16]
  407948:	mov	x19, x0
  40794c:	mov	w20, #0x0                   	// #0
  407950:	str	x23, [sp, #48]
  407954:	mov	w23, #0x1                   	// #1
  407958:	ldrb	w3, [x21, w2, sxtw]
  40795c:	mov	x1, x19
  407960:	add	x0, sp, #0x4c
  407964:	and	x2, x3, #0xff
  407968:	cmp	w3, #0x1
  40796c:	add	x19, x19, x2
  407970:	b.le	407988 <ferror@plt+0x4b98>
  407974:	bl	402800 <mbtowc@plt>
  407978:	ldr	w0, [sp, #76]
  40797c:	bl	402970 <wcwidth@plt>
  407980:	cmp	w0, #0x0
  407984:	csel	w3, w0, w23, gt
  407988:	ldrb	w2, [x19]
  40798c:	add	w20, w20, w3
  407990:	cbnz	w2, 407958 <ferror@plt+0x4b68>
  407994:	sub	x0, x19, x22
  407998:	sub	w0, w0, w20
  40799c:	ldp	x19, x20, [sp, #16]
  4079a0:	ldp	x21, x22, [sp, #32]
  4079a4:	ldr	x23, [sp, #48]
  4079a8:	ldp	x29, x30, [sp], #80
  4079ac:	ret
  4079b0:	mov	w0, #0x0                   	// #0
  4079b4:	ret
  4079b8:	cmp	w1, #0x0
  4079bc:	b.le	407a68 <ferror@plt+0x4c78>
  4079c0:	stp	x29, x30, [sp, #-96]!
  4079c4:	mov	x29, sp
  4079c8:	stp	x23, x24, [sp, #48]
  4079cc:	mov	x23, x0
  4079d0:	ldrb	w2, [x0]
  4079d4:	cbz	w2, 407a70 <ferror@plt+0x4c80>
  4079d8:	str	x25, [sp, #64]
  4079dc:	adrp	x25, 412000 <ferror@plt+0xf210>
  4079e0:	add	x25, x25, #0xf8
  4079e4:	mov	w24, #0x1                   	// #1
  4079e8:	add	x25, x25, #0x90
  4079ec:	stp	x19, x20, [sp, #16]
  4079f0:	mov	x20, x0
  4079f4:	stp	x21, x22, [sp, #32]
  4079f8:	mov	w22, w1
  4079fc:	mov	w21, #0x0                   	// #0
  407a00:	b	407a10 <ferror@plt+0x4c20>
  407a04:	add	x20, x20, w19, uxtb
  407a08:	ldrb	w2, [x20]
  407a0c:	cbz	w2, 407a4c <ferror@plt+0x4c5c>
  407a10:	ldrb	w19, [x25, w2, sxtw]
  407a14:	mov	x1, x20
  407a18:	add	x0, sp, #0x5c
  407a1c:	and	x2, x19, #0xff
  407a20:	cmp	w19, #0x1
  407a24:	mov	w3, w19
  407a28:	b.le	407a40 <ferror@plt+0x4c50>
  407a2c:	bl	402800 <mbtowc@plt>
  407a30:	ldr	w0, [sp, #92]
  407a34:	bl	402970 <wcwidth@plt>
  407a38:	cmp	w0, #0x0
  407a3c:	csel	w3, w0, w24, gt
  407a40:	add	w21, w21, w3
  407a44:	cmp	w22, w21
  407a48:	b.ge	407a04 <ferror@plt+0x4c14>  // b.tcont
  407a4c:	sub	w0, w20, w23
  407a50:	ldp	x19, x20, [sp, #16]
  407a54:	ldp	x21, x22, [sp, #32]
  407a58:	ldr	x25, [sp, #64]
  407a5c:	ldp	x23, x24, [sp, #48]
  407a60:	ldp	x29, x30, [sp], #96
  407a64:	ret
  407a68:	mov	w0, #0x0                   	// #0
  407a6c:	ret
  407a70:	mov	w0, #0x0                   	// #0
  407a74:	b	407a5c <ferror@plt+0x4c6c>
  407a78:	sub	sp, sp, #0x230
  407a7c:	stp	x29, x30, [sp]
  407a80:	mov	x29, sp
  407a84:	stp	x19, x20, [sp, #16]
  407a88:	mov	w19, w2
  407a8c:	mov	w20, w1
  407a90:	str	x21, [sp, #32]
  407a94:	mov	x21, x0
  407a98:	bl	4079b8 <ferror@plt+0x4bc8>
  407a9c:	mov	w3, w0
  407aa0:	mov	x4, x21
  407aa4:	adrp	x2, 411000 <ferror@plt+0xe210>
  407aa8:	add	x2, x2, #0x820
  407aac:	mov	x1, #0x200                 	// #512
  407ab0:	add	x0, sp, #0x30
  407ab4:	bl	4028f0 <snprintf@plt>
  407ab8:	add	x0, sp, #0x30
  407abc:	bl	407920 <ferror@plt+0x4b30>
  407ac0:	add	w4, w20, w0
  407ac4:	cmp	w19, #0x0
  407ac8:	adrp	x3, 428000 <ferror@plt+0x25210>
  407acc:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  407ad0:	add	x3, x3, #0x390
  407ad4:	add	x19, x19, #0x428
  407ad8:	add	x2, x3, #0x458
  407adc:	add	x19, x19, #0x5f8
  407ae0:	add	x3, x3, #0x450
  407ae4:	add	x5, sp, #0x30
  407ae8:	csel	x2, x3, x2, ne  // ne = any
  407aec:	mov	x0, x19
  407af0:	mov	w3, w4
  407af4:	mov	x1, #0x200                 	// #512
  407af8:	adrp	x6, 411000 <ferror@plt+0xe210>
  407afc:	add	x6, x6, #0x650
  407b00:	bl	4028f0 <snprintf@plt>
  407b04:	mov	x0, x19
  407b08:	ldp	x29, x30, [sp]
  407b0c:	ldp	x19, x20, [sp, #16]
  407b10:	ldr	x21, [sp, #32]
  407b14:	add	sp, sp, #0x230
  407b18:	ret
  407b1c:	nop
  407b20:	stp	x29, x30, [sp, #-400]!
  407b24:	mov	x29, sp
  407b28:	stp	x23, x24, [sp, #48]
  407b2c:	adrp	x24, 429000 <ferror@plt+0x26210>
  407b30:	add	x0, x24, #0x328
  407b34:	adrp	x23, 411000 <ferror@plt+0xe210>
  407b38:	add	x23, x23, #0x828
  407b3c:	stp	x19, x20, [sp, #16]
  407b40:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  407b44:	add	x20, x20, #0x428
  407b48:	stp	x21, x22, [sp, #32]
  407b4c:	adrp	x21, 428000 <ferror@plt+0x25210>
  407b50:	add	x21, x21, #0x390
  407b54:	stp	x25, x26, [sp, #64]
  407b58:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  407b5c:	stp	x27, x28, [sp, #80]
  407b60:	str	x0, [sp, #112]
  407b64:	ldr	x25, [x0, #8]
  407b68:	bl	405838 <ferror@plt+0x2a48>
  407b6c:	add	x0, x22, #0xd28
  407b70:	str	x0, [sp, #96]
  407b74:	nop
  407b78:	ldr	w6, [x21, #36]
  407b7c:	cbz	w6, 407da8 <ferror@plt+0x4fb8>
  407b80:	ldr	w0, [x25, #204]
  407b84:	tbnz	w0, #4, 407da8 <ferror@plt+0x4fb8>
  407b88:	ldr	x25, [x25, #1448]
  407b8c:	ldr	x0, [sp, #112]
  407b90:	ldr	x0, [x0, #8]
  407b94:	cmp	x0, x25
  407b98:	b.ne	407b78 <ferror@plt+0x4d88>  // b.any
  407b9c:	mov	w23, #0x100                 	// #256
  407ba0:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  407ba4:	ldr	w27, [x25, #204]
  407ba8:	add	x22, x22, #0xd28
  407bac:	movk	w23, #0x2, lsl #16
  407bb0:	str	wzr, [x20, #416]
  407bb4:	b	407bd0 <ferror@plt+0x4de0>
  407bb8:	ldr	x0, [sp, #112]
  407bbc:	ldr	x25, [x25, #1448]
  407bc0:	ldr	x0, [x0, #8]
  407bc4:	ldr	w27, [x25, #204]
  407bc8:	cmp	x0, x25
  407bcc:	b.eq	407d60 <ferror@plt+0x4f70>  // b.none
  407bd0:	ldr	w0, [x21, #36]
  407bd4:	cbz	w0, 4080d0 <ferror@plt+0x52e0>
  407bd8:	tbz	w27, #4, 407bb8 <ferror@plt+0x4dc8>
  407bdc:	add	x26, x25, #0x32e
  407be0:	mov	x2, #0x200                 	// #512
  407be4:	mov	w1, #0x0                   	// #0
  407be8:	mov	x0, x26
  407bec:	bl	402a20 <memset@plt>
  407bf0:	ldr	w1, [x25, #340]
  407bf4:	adrp	x0, 411000 <ferror@plt+0xe210>
  407bf8:	add	x0, x0, #0x7c0
  407bfc:	bl	404408 <ferror@plt+0x1618>
  407c00:	mov	x1, x0
  407c04:	ldrb	w2, [x25, #814]
  407c08:	cbz	w2, 407c18 <ferror@plt+0x4e28>
  407c0c:	nop
  407c10:	ldrb	w0, [x26, #1]!
  407c14:	cbnz	w0, 407c10 <ferror@plt+0x4e20>
  407c18:	ldrb	w0, [x1], #1
  407c1c:	mov	x19, x26
  407c20:	strb	w0, [x26], #1
  407c24:	cbnz	w0, 407c18 <ferror@plt+0x4e28>
  407c28:	ldr	w27, [x25, #204]
  407c2c:	ldr	w1, [x25, #348]
  407c30:	add	x24, x25, #0x64
  407c34:	ldr	w3, [x20, #416]
  407c38:	add	x28, x21, #0x468
  407c3c:	cmp	w1, #0x0
  407c40:	mov	x26, #0x0                   	// #0
  407c44:	b.gt	407c58 <ferror@plt+0x4e68>
  407c48:	b	407cf4 <ferror@plt+0x4f04>
  407c4c:	add	x26, x26, #0x1
  407c50:	cmp	w1, w26
  407c54:	b.le	407cf4 <ferror@plt+0x4f04>
  407c58:	ldrb	w0, [x24, x26]
  407c5c:	cmp	w0, #0x39
  407c60:	b.hi	407c4c <ferror@plt+0x4e5c>  // b.pmore
  407c64:	cmp	w0, #0x20
  407c68:	b.ne	407c78 <ferror@plt+0x4e88>  // b.any
  407c6c:	tst	x27, #0x80
  407c70:	orr	w1, w3, w23
  407c74:	csel	w3, w1, w3, ne  // ne = any
  407c78:	sbfiz	x1, x0, #5, #32
  407c7c:	sxtw	x2, w0
  407c80:	add	x0, x28, x1
  407c84:	ldr	w1, [x28, x1]
  407c88:	ldr	w0, [x0, #24]
  407c8c:	cmn	w1, #0x1
  407c90:	orr	w3, w0, w3
  407c94:	str	w3, [x20, #416]
  407c98:	ldr	x0, [x22, x2, lsl #3]
  407c9c:	b.ne	407ca4 <ferror@plt+0x4eb4>  // b.any
  407ca0:	ldr	w1, [x25, #372]
  407ca4:	add	x2, x28, x2, lsl #5
  407ca8:	ldr	w2, [x2, #8]
  407cac:	and	w2, w27, w2
  407cb0:	bl	407a78 <ferror@plt+0x4c88>
  407cb4:	ldrb	w1, [x19]
  407cb8:	cbz	w1, 407cc8 <ferror@plt+0x4ed8>
  407cbc:	nop
  407cc0:	ldrb	w1, [x19, #1]!
  407cc4:	cbnz	w1, 407cc0 <ferror@plt+0x4ed0>
  407cc8:	ldrb	w1, [x0], #1
  407ccc:	mov	x2, x19
  407cd0:	strb	w1, [x19], #1
  407cd4:	cbnz	w1, 407cc8 <ferror@plt+0x4ed8>
  407cd8:	ldr	w1, [x25, #348]
  407cdc:	add	x26, x26, #0x1
  407ce0:	ldr	w3, [x20, #416]
  407ce4:	mov	x19, x2
  407ce8:	ldr	w27, [x25, #204]
  407cec:	cmp	w1, w26
  407cf0:	b.gt	407c58 <ferror@plt+0x4e68>
  407cf4:	ldr	w0, [x25, #200]
  407cf8:	tst	x27, #0x2
  407cfc:	orr	w1, w3, #0x40
  407d00:	csel	w3, w1, w3, ne  // ne = any
  407d04:	tst	x27, #0x20
  407d08:	ubfiz	x1, x0, #5, #8
  407d0c:	orr	w2, w3, #0x40
  407d10:	add	x1, x21, x1
  407d14:	and	w0, w0, #0xff
  407d18:	csel	w3, w2, w3, eq  // eq = none
  407d1c:	cmp	w0, #0x20
  407d20:	ldr	w0, [x1, #1152]
  407d24:	orr	w3, w3, w0
  407d28:	str	w3, [x20, #416]
  407d2c:	b.eq	4080e8 <ferror@plt+0x52f8>  // b.none
  407d30:	ldr	w0, [x25, #380]
  407d34:	cmp	w0, #0x55
  407d38:	b.ne	407d48 <ferror@plt+0x4f58>  // b.any
  407d3c:	ldr	w0, [x20, #416]
  407d40:	orr	w0, w0, #0x20
  407d44:	str	w0, [x20, #416]
  407d48:	ldr	w0, [x21, #36]
  407d4c:	cbnz	w0, 407bb8 <ferror@plt+0x4dc8>
  407d50:	ldr	x0, [sp, #112]
  407d54:	ldr	x0, [x0, #8]
  407d58:	cmp	x0, x25
  407d5c:	b.ne	407bd0 <ferror@plt+0x4de0>  // b.any
  407d60:	ldr	w0, [x20, #416]
  407d64:	tbz	w0, #25, 408164 <ferror@plt+0x5374>
  407d68:	tst	w0, #0x60
  407d6c:	b.eq	408174 <ferror@plt+0x5384>  // b.none
  407d70:	ldr	x0, [sp, #112]
  407d74:	ldr	w0, [x0, #4048]
  407d78:	cbz	w0, 407d88 <ferror@plt+0x4f98>
  407d7c:	ldr	w0, [x20, #416]
  407d80:	orr	w0, w0, #0x1000
  407d84:	str	w0, [x20, #416]
  407d88:	tbnz	w27, #19, 408180 <ferror@plt+0x5390>
  407d8c:	ldp	x19, x20, [sp, #16]
  407d90:	ldp	x21, x22, [sp, #32]
  407d94:	ldp	x23, x24, [sp, #48]
  407d98:	ldp	x25, x26, [sp, #64]
  407d9c:	ldp	x27, x28, [sp, #80]
  407da0:	ldp	x29, x30, [sp], #400
  407da4:	ret
  407da8:	add	x1, x25, #0xf0
  407dac:	add	x5, x25, #0x12a
  407db0:	mov	w3, #0x0                   	// #0
  407db4:	mov	w8, #0x3b                  	// #59
  407db8:	mov	w7, #0x3c                  	// #60
  407dbc:	str	wzr, [x25, #352]
  407dc0:	str	wzr, [x25, #388]
  407dc4:	b	407dd4 <ferror@plt+0x4fe4>
  407dc8:	add	x1, x1, #0x1
  407dcc:	cmp	x5, x1
  407dd0:	b.eq	407e18 <ferror@plt+0x5028>  // b.none
  407dd4:	ldrb	w2, [x1]
  407dd8:	add	w4, w3, #0x1
  407ddc:	and	w0, w2, #0x7f
  407de0:	sub	w0, w0, #0x25
  407de4:	tbz	w2, #7, 407dc8 <ferror@plt+0x4fd8>
  407de8:	ldr	w2, [x25, #204]
  407dec:	and	w0, w0, #0xff
  407df0:	tbz	w2, #9, 407e00 <ferror@plt+0x5010>
  407df4:	ldr	w2, [x25, #200]
  407df8:	cmp	w0, w2
  407dfc:	b.eq	408054 <ferror@plt+0x5264>  // b.none
  407e00:	str	w4, [x25, #352]
  407e04:	add	x1, x1, #0x1
  407e08:	strb	w0, [x25, w3, sxtw]
  407e0c:	cmp	x5, x1
  407e10:	mov	w3, w4
  407e14:	b.ne	407dd4 <ferror@plt+0x4fe4>  // b.any
  407e18:	cbnz	w3, 407e28 <ferror@plt+0x5038>
  407e1c:	mov	w0, #0x1                   	// #1
  407e20:	strb	wzr, [x25]
  407e24:	str	w0, [x25, #352]
  407e28:	str	wzr, [x25, #372]
  407e2c:	add	x26, x25, #0x32e
  407e30:	strb	wzr, [x25, #814]
  407e34:	mov	x19, x26
  407e38:	cbnz	w6, 408138 <ferror@plt+0x5348>
  407e3c:	ldr	w1, [x25, #352]
  407e40:	add	x2, x21, #0x468
  407e44:	ldr	w0, [x25, #356]
  407e48:	add	x24, x25, #0x64
  407e4c:	str	x2, [sp, #104]
  407e50:	mov	x27, #0x0                   	// #0
  407e54:	str	wzr, [sp, #128]
  407e58:	cmp	w0, w1
  407e5c:	ldr	w8, [x20, #152]
  407e60:	b.lt	407e84 <ferror@plt+0x5094>  // b.tstop
  407e64:	b	408220 <ferror@plt+0x5430>
  407e68:	ldr	w0, [x25, #356]
  407e6c:	add	w1, w22, #0x1
  407e70:	ldr	w2, [x25, #352]
  407e74:	add	x27, x27, #0x1
  407e78:	add	w0, w1, w0
  407e7c:	cmp	w0, w2
  407e80:	b.ge	407f1c <ferror@plt+0x512c>  // b.tcont
  407e84:	ldrb	w0, [x25, w0, sxtw]
  407e88:	mov	w22, w27
  407e8c:	strb	w0, [x24, x27]
  407e90:	mov	w28, w27
  407e94:	cmp	w0, #0x39
  407e98:	b.hi	407e68 <ferror@plt+0x5078>  // b.pmore
  407e9c:	ldr	x3, [sp, #96]
  407ea0:	lsl	x2, x0, #5
  407ea4:	sub	x1, x19, x26
  407ea8:	ldr	x3, [x3, x0, lsl #3]
  407eac:	ldr	x0, [sp, #104]
  407eb0:	ldr	w2, [x0, x2]
  407eb4:	cmn	w2, #0x1
  407eb8:	b.eq	408070 <ferror@plt+0x5280>  // b.none
  407ebc:	add	w2, w2, #0x1
  407ec0:	add	w1, w2, w1
  407ec4:	cmp	w1, w8
  407ec8:	b.gt	4080bc <ferror@plt+0x52cc>
  407ecc:	mov	w1, w2
  407ed0:	mov	x0, x23
  407ed4:	bl	404408 <ferror@plt+0x1618>
  407ed8:	ldrb	w1, [x19]
  407edc:	cbz	w1, 407ee8 <ferror@plt+0x50f8>
  407ee0:	ldrb	w1, [x19, #1]!
  407ee4:	cbnz	w1, 407ee0 <ferror@plt+0x50f0>
  407ee8:	ldrb	w1, [x0], #1
  407eec:	mov	x2, x19
  407ef0:	strb	w1, [x19], #1
  407ef4:	cbnz	w1, 407ee8 <ferror@plt+0x50f8>
  407ef8:	ldr	w0, [x25, #356]
  407efc:	mov	x19, x2
  407f00:	add	w1, w22, #0x1
  407f04:	ldr	w2, [x25, #352]
  407f08:	add	w0, w1, w0
  407f0c:	ldr	w8, [x20, #152]
  407f10:	add	x27, x27, #0x1
  407f14:	cmp	w0, w2
  407f18:	b.lt	407e84 <ferror@plt+0x5094>  // b.tstop
  407f1c:	ldr	w9, [x25, #372]
  407f20:	add	x0, x25, w28, sxtw
  407f24:	ldrb	w0, [x0, #100]
  407f28:	cmp	w0, #0x3b
  407f2c:	csel	w28, w28, w1, eq  // eq = none
  407f30:	str	w28, [x25, #348]
  407f34:	mov	x0, x26
  407f38:	str	w8, [sp, #104]
  407f3c:	str	w9, [sp, #120]
  407f40:	bl	402780 <strlen@plt>
  407f44:	ldr	w1, [sp, #128]
  407f48:	ldr	w8, [sp, #104]
  407f4c:	ldr	w9, [sp, #120]
  407f50:	add	w8, w8, w9
  407f54:	sub	w0, w8, w0
  407f58:	cbz	w1, 407f64 <ferror@plt+0x5174>
  407f5c:	ldr	w1, [sp, #128]
  407f60:	sdiv	w0, w0, w1
  407f64:	str	w0, [x25, #372]
  407f68:	mov	x19, x26
  407f6c:	ldr	w0, [x21, #36]
  407f70:	strb	wzr, [x25, #814]
  407f74:	cbnz	w0, 4080f8 <ferror@plt+0x5308>
  407f78:	ldr	w0, [x25, #352]
  407f7c:	str	wzr, [x25, #360]
  407f80:	subs	w0, w0, #0x1
  407f84:	b.mi	408130 <ferror@plt+0x5340>  // b.first
  407f88:	sxtw	x28, w0
  407f8c:	add	x27, x21, #0x468
  407f90:	b	407fa0 <ferror@plt+0x51b0>
  407f94:	str	w28, [x25, #360]
  407f98:	sub	x28, x28, #0x1
  407f9c:	tbnz	w28, #31, 408030 <ferror@plt+0x5240>
  407fa0:	ldrb	w0, [x25, x28]
  407fa4:	mov	w24, w28
  407fa8:	cmp	w0, #0x39
  407fac:	b.hi	407f94 <ferror@plt+0x51a4>  // b.pmore
  407fb0:	ldr	x2, [sp, #96]
  407fb4:	lsl	x1, x0, #5
  407fb8:	ldr	x3, [x2, x0, lsl #3]
  407fbc:	ldr	w2, [x27, x1]
  407fc0:	adds	w2, w2, #0x1
  407fc4:	b.ne	407fdc <ferror@plt+0x51ec>  // b.any
  407fc8:	mov	x0, x3
  407fcc:	str	x3, [sp, #104]
  407fd0:	bl	402780 <strlen@plt>
  407fd4:	add	w2, w0, #0x1
  407fd8:	ldr	x3, [sp, #104]
  407fdc:	sub	x0, x19, x26
  407fe0:	ldr	w1, [x20, #152]
  407fe4:	add	w0, w2, w0
  407fe8:	cmp	w0, w1
  407fec:	b.gt	408030 <ferror@plt+0x5240>
  407ff0:	mov	w1, w2
  407ff4:	mov	x0, x23
  407ff8:	bl	404408 <ferror@plt+0x1618>
  407ffc:	ldrb	w1, [x19]
  408000:	cbz	w1, 408010 <ferror@plt+0x5220>
  408004:	nop
  408008:	ldrb	w1, [x19, #1]!
  40800c:	cbnz	w1, 408008 <ferror@plt+0x5218>
  408010:	ldrb	w1, [x0], #1
  408014:	mov	x2, x19
  408018:	strb	w1, [x19], #1
  40801c:	cbnz	w1, 408010 <ferror@plt+0x5220>
  408020:	str	w24, [x25, #360]
  408024:	mov	x19, x2
  408028:	sub	x28, x28, #0x1
  40802c:	tbz	w28, #31, 407fa0 <ferror@plt+0x51b0>
  408030:	ldr	w0, [x25, #360]
  408034:	ldrb	w1, [x25, w0, sxtw]
  408038:	cmp	w1, #0x3c
  40803c:	b.ne	408048 <ferror@plt+0x5258>  // b.any
  408040:	add	w0, w0, #0x1
  408044:	str	w0, [x25, #360]
  408048:	ldr	w0, [x21, #36]
  40804c:	cbz	w0, 407b8c <ferror@plt+0x4d9c>
  408050:	b	407b88 <ferror@plt+0x4d98>
  408054:	add	w2, w3, #0x2
  408058:	strb	w8, [x25, w3, sxtw]
  40805c:	strb	w0, [x25, w4, sxtw]
  408060:	add	w3, w3, #0x3
  408064:	str	w3, [x25, #352]
  408068:	strb	w7, [x25, w2, sxtw]
  40806c:	b	407dc8 <ferror@plt+0x4fd8>
  408070:	mov	x0, x3
  408074:	str	x3, [sp, #120]
  408078:	str	w8, [sp, #132]
  40807c:	str	x1, [sp, #136]
  408080:	bl	402780 <strlen@plt>
  408084:	ldr	x1, [sp, #136]
  408088:	add	w2, w0, #0x1
  40808c:	ldr	w8, [sp, #132]
  408090:	add	w1, w2, w1
  408094:	ldr	w9, [x25, #372]
  408098:	cmp	w1, w8
  40809c:	ldr	x3, [sp, #120]
  4080a0:	b.gt	4080c0 <ferror@plt+0x52d0>
  4080a4:	ldr	w1, [sp, #128]
  4080a8:	add	w0, w9, w0
  4080ac:	str	w0, [x25, #372]
  4080b0:	add	w1, w1, #0x1
  4080b4:	str	w1, [sp, #128]
  4080b8:	b	407ecc <ferror@plt+0x50dc>
  4080bc:	ldr	w9, [x25, #372]
  4080c0:	cbz	w28, 407f30 <ferror@plt+0x5140>
  4080c4:	mov	w1, w28
  4080c8:	sub	w28, w28, #0x1
  4080cc:	b	407f20 <ferror@plt+0x5130>
  4080d0:	add	x19, x25, #0x32e
  4080d4:	mov	x2, #0x200                 	// #512
  4080d8:	mov	x0, x19
  4080dc:	mov	w1, #0x0                   	// #0
  4080e0:	bl	402a20 <memset@plt>
  4080e4:	b	407c2c <ferror@plt+0x4e3c>
  4080e8:	tbz	w27, #7, 407d30 <ferror@plt+0x4f40>
  4080ec:	orr	w3, w3, w23
  4080f0:	str	w3, [x20, #416]
  4080f4:	b	407d30 <ferror@plt+0x4f40>
  4080f8:	adrp	x1, 411000 <ferror@plt+0xe210>
  4080fc:	mov	w2, #0x20                  	// #32
  408100:	add	x1, x1, #0x650
  408104:	b	408110 <ferror@plt+0x5320>
  408108:	ldrb	w2, [x1]
  40810c:	mov	x19, x0
  408110:	mov	x0, x19
  408114:	add	x1, x1, #0x1
  408118:	strb	w2, [x0], #1
  40811c:	cbnz	w2, 408108 <ferror@plt+0x5318>
  408120:	ldr	w0, [x25, #352]
  408124:	str	wzr, [x25, #360]
  408128:	subs	w0, w0, #0x1
  40812c:	b.pl	407f88 <ferror@plt+0x5198>  // b.nfrst
  408130:	mov	w0, #0x0                   	// #0
  408134:	b	408034 <ferror@plt+0x5244>
  408138:	adrp	x1, 411000 <ferror@plt+0xe210>
  40813c:	mov	w2, #0x20                  	// #32
  408140:	add	x1, x1, #0x650
  408144:	b	408150 <ferror@plt+0x5360>
  408148:	ldrb	w2, [x1]
  40814c:	mov	x19, x0
  408150:	mov	x0, x19
  408154:	add	x1, x1, #0x1
  408158:	strb	w2, [x0], #1
  40815c:	cbnz	w2, 408148 <ferror@plt+0x5358>
  408160:	b	407e3c <ferror@plt+0x504c>
  408164:	cbnz	w0, 407d70 <ferror@plt+0x4f80>
  408168:	mov	w0, #0x40                  	// #64
  40816c:	str	w0, [x20, #416]
  408170:	b	407d70 <ferror@plt+0x4f80>
  408174:	orr	w0, w0, #0x40
  408178:	str	w0, [x20, #416]
  40817c:	b	407d70 <ferror@plt+0x4f80>
  408180:	ldr	w21, [x25, #356]
  408184:	ldr	w5, [x25, #352]
  408188:	add	w19, w21, #0x1
  40818c:	tbnz	w27, #9, 408244 <ferror@plt+0x5454>
  408190:	adrp	x1, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  408194:	ldr	w3, [x25, #364]
  408198:	cmp	w5, #0x0
  40819c:	mov	w4, #0x1                   	// #1
  4081a0:	ldr	x2, [x1, #2624]
  4081a4:	csel	w5, w5, w4, gt
  4081a8:	cmp	w19, #0x0
  4081ac:	add	w3, w3, w4
  4081b0:	csel	w4, w19, w4, gt
  4081b4:	mov	x1, #0x80                  	// #128
  4081b8:	add	x0, sp, #0x90
  4081bc:	bl	4028f0 <snprintf@plt>
  4081c0:	add	x1, sp, #0x90
  4081c4:	add	x0, sp, #0x110
  4081c8:	bl	402c50 <strcpy@plt>
  4081cc:	ldr	x0, [sp, #112]
  4081d0:	ldr	x0, [x0, #8]
  4081d4:	ldr	w4, [x0, #368]
  4081d8:	cbnz	w4, 408270 <ferror@plt+0x5480>
  4081dc:	ldr	w4, [x20, #152]
  4081e0:	add	x5, sp, #0x110
  4081e4:	sub	x6, x20, #0xb0
  4081e8:	add	x3, x20, #0x430
  4081ec:	add	x0, x20, #0x7f8
  4081f0:	sub	w4, w4, #0x3
  4081f4:	mov	x1, #0x80                  	// #128
  4081f8:	adrp	x2, 411000 <ferror@plt+0xe210>
  4081fc:	add	x2, x2, #0x838
  408200:	bl	4028f0 <snprintf@plt>
  408204:	ldp	x19, x20, [sp, #16]
  408208:	ldp	x21, x22, [sp, #32]
  40820c:	ldp	x23, x24, [sp, #48]
  408210:	ldp	x25, x26, [sp, #64]
  408214:	ldp	x27, x28, [sp, #80]
  408218:	ldp	x29, x30, [sp], #400
  40821c:	ret
  408220:	str	wzr, [x25, #348]
  408224:	mov	x0, x26
  408228:	str	w8, [sp, #104]
  40822c:	bl	402780 <strlen@plt>
  408230:	ldr	w19, [x25, #372]
  408234:	ldr	w8, [sp, #104]
  408238:	add	w8, w8, w19
  40823c:	sub	w0, w8, w0
  408240:	b	407f64 <ferror@plt+0x5174>
  408244:	ldr	w1, [x25, #200]
  408248:	sub	w22, w5, #0x2
  40824c:	sxtw	x2, w5
  408250:	mov	x0, x25
  408254:	bl	402c90 <memchr@plt>
  408258:	sub	x0, x0, x25
  40825c:	cmp	w21, w0
  408260:	sub	w21, w21, #0x1
  408264:	mov	w5, w22
  408268:	csel	w19, w21, w19, gt
  40826c:	b	408190 <ferror@plt+0x53a0>
  408270:	add	x3, sp, #0x90
  408274:	add	x0, sp, #0x110
  408278:	adrp	x2, 411000 <ferror@plt+0xe210>
  40827c:	mov	x1, #0x80                  	// #128
  408280:	add	x2, x2, #0x830
  408284:	bl	4028f0 <snprintf@plt>
  408288:	b	4081dc <ferror@plt+0x53ec>
  40828c:	nop
  408290:	stp	x29, x30, [sp, #-64]!
  408294:	mov	x29, sp
  408298:	stp	x19, x20, [sp, #16]
  40829c:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4082a0:	add	x20, x20, #0x428
  4082a4:	ldr	w0, [x20, #2168]
  4082a8:	cbz	w0, 4083bc <ferror@plt+0x55cc>
  4082ac:	adrp	x19, 428000 <ferror@plt+0x25210>
  4082b0:	add	x19, x19, #0x390
  4082b4:	mov	w0, #0xcccd                	// #52429
  4082b8:	movk	w0, #0x42c7, lsl #16
  4082bc:	fmov	s0, w0
  4082c0:	ldr	w1, [x19, #40]
  4082c4:	adrp	x0, 429000 <ferror@plt+0x26210>
  4082c8:	str	s0, [x20, #2172]
  4082cc:	ldr	x3, [x0, #776]
  4082d0:	cbnz	w1, 408450 <ferror@plt+0x5660>
  4082d4:	adrp	x20, 411000 <ferror@plt+0xe210>
  4082d8:	add	x20, x20, #0x848
  4082dc:	mov	x2, x20
  4082e0:	add	x0, sp, #0x38
  4082e4:	mov	x1, #0x8                   	// #8
  4082e8:	bl	4028f0 <snprintf@plt>
  4082ec:	cmp	w0, #0x1
  4082f0:	b.eq	408300 <ferror@plt+0x5510>  // b.none
  4082f4:	cmp	w0, #0x5
  4082f8:	b.hi	4084c8 <ferror@plt+0x56d8>  // b.pmore
  4082fc:	str	w0, [x19, #1672]
  408300:	adrp	x3, 429000 <ferror@plt+0x26210>
  408304:	mov	x2, x20
  408308:	add	x0, sp, #0x38
  40830c:	mov	x1, #0x8                   	// #8
  408310:	ldr	w3, [x3, #876]
  408314:	bl	4028f0 <snprintf@plt>
  408318:	cmp	w0, #0x2
  40831c:	b.gt	40849c <ferror@plt+0x56ac>
  408320:	ldr	w1, [x19, #612]
  408324:	tbnz	w1, #31, 40837c <ferror@plt+0x558c>
  408328:	add	x0, x19, #0x468
  40832c:	add	w2, w1, #0x8
  408330:	add	w3, w1, #0x5
  408334:	add	w1, w1, #0xa
  408338:	str	w3, [x0, #64]
  40833c:	str	w2, [x0, #96]
  408340:	str	w3, [x0, #128]
  408344:	str	w2, [x0, #160]
  408348:	str	w3, [x0, #192]
  40834c:	str	w2, [x0, #224]
  408350:	str	w3, [x0, #256]
  408354:	str	w2, [x0, #288]
  408358:	str	w2, [x0, #352]
  40835c:	str	w1, [x0, #1056]
  408360:	str	w1, [x0, #1440]
  408364:	str	w1, [x0, #1472]
  408368:	str	w1, [x0, #1504]
  40836c:	str	w1, [x0, #1536]
  408370:	str	w1, [x0, #1568]
  408374:	str	w1, [x0, #1600]
  408378:	str	w2, [x0, #1632]
  40837c:	ldr	w1, [x19, #620]
  408380:	str	w1, [x19, #1836]
  408384:	str	w1, [x19, #1868]
  408388:	str	w1, [x19, #1900]
  40838c:	str	w1, [x19, #1932]
  408390:	str	w1, [x19, #1964]
  408394:	str	w1, [x19, #1996]
  408398:	str	w1, [x19, #2540]
  40839c:	str	w1, [x19, #2796]
  4083a0:	str	w1, [x19, #2828]
  4083a4:	str	w1, [x19, #2860]
  4083a8:	str	w1, [x19, #2892]
  4083ac:	bl	407b20 <ferror@plt+0x4d30>
  4083b0:	ldp	x19, x20, [sp, #16]
  4083b4:	ldp	x29, x30, [sp], #64
  4083b8:	ret
  4083bc:	adrp	x19, 428000 <ferror@plt+0x25210>
  4083c0:	add	x19, x19, #0x390
  4083c4:	str	x21, [sp, #32]
  4083c8:	add	x21, x19, #0x468
  4083cc:	mov	w0, #0x5                   	// #5
  4083d0:	mov	w2, #0x1                   	// #1
  4083d4:	mov	w1, #0x2                   	// #2
  4083d8:	str	w0, [x19, #1128]
  4083dc:	str	w0, [x21, #32]
  4083e0:	str	w0, [x21, #320]
  4083e4:	str	w0, [x21, #384]
  4083e8:	str	w0, [x21, #416]
  4083ec:	str	w2, [x21, #544]
  4083f0:	str	w0, [x21, #1216]
  4083f4:	str	w1, [x21, #1824]
  4083f8:	bl	402c20 <get_pid_digits@plt>
  4083fc:	cmp	w0, #0x5
  408400:	b.ls	408424 <ferror@plt+0x5634>  // b.plast
  408404:	cmp	w0, #0xa
  408408:	b.hi	4084d8 <ferror@plt+0x56e8>  // b.pmore
  40840c:	str	w0, [x21, #32]
  408410:	str	w0, [x21, #320]
  408414:	str	w0, [x21, #384]
  408418:	str	w0, [x21, #416]
  40841c:	str	w0, [x19, #1128]
  408420:	str	w0, [x21, #1216]
  408424:	mov	w0, #0x1                   	// #1
  408428:	ldr	w1, [x19, #40]
  40842c:	ldr	x21, [sp, #32]
  408430:	str	w0, [x20, #2168]
  408434:	mov	w0, #0xcccd                	// #52429
  408438:	movk	w0, #0x42c7, lsl #16
  40843c:	fmov	s0, w0
  408440:	adrp	x0, 429000 <ferror@plt+0x26210>
  408444:	str	s0, [x20, #2172]
  408448:	ldr	x3, [x0, #776]
  40844c:	cbz	w1, 4082d4 <ferror@plt+0x54e4>
  408450:	cmp	x3, #0x1
  408454:	b.le	4082d4 <ferror@plt+0x54e4>
  408458:	ldr	w0, [x20, #420]
  40845c:	cbnz	w0, 4082d4 <ferror@plt+0x54e4>
  408460:	scvtf	d0, x3
  408464:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408468:	fmov	d1, x0
  40846c:	cmp	x3, #0xa
  408470:	fmul	d0, d0, d1
  408474:	fcvt	s0, d0
  408478:	str	s0, [x20, #2172]
  40847c:	b.le	4084a4 <ferror@plt+0x56b4>
  408480:	mov	w0, #0x4f80                	// #20352
  408484:	movk	w0, #0x47c3, lsl #16
  408488:	fmov	s1, w0
  40848c:	fcmpe	s0, s1
  408490:	b.le	4082d4 <ferror@plt+0x54e4>
  408494:	str	w0, [x20, #2172]
  408498:	b	4082d4 <ferror@plt+0x54e4>
  40849c:	str	w0, [x19, #2952]
  4084a0:	b	408320 <ferror@plt+0x5530>
  4084a4:	adrp	x0, 412000 <ferror@plt+0xf210>
  4084a8:	fcvt	d0, s0
  4084ac:	ldr	d1, [x0, #992]
  4084b0:	fcmpe	d0, d1
  4084b4:	b.le	4082d4 <ferror@plt+0x54e4>
  4084b8:	mov	w0, #0xf99a                	// #63898
  4084bc:	movk	w0, #0x4479, lsl #16
  4084c0:	str	w0, [x20, #2172]
  4084c4:	b	4082d4 <ferror@plt+0x54e4>
  4084c8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4084cc:	str	x21, [sp, #32]
  4084d0:	ldr	x0, [x0, #2344]
  4084d4:	bl	4057c8 <ferror@plt+0x29d8>
  4084d8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4084dc:	ldr	x0, [x0, #2352]
  4084e0:	bl	4057c8 <ferror@plt+0x29d8>
  4084e4:	nop
  4084e8:	sub	sp, sp, #0x90
  4084ec:	adrp	x0, 428000 <ferror@plt+0x25210>
  4084f0:	add	x0, x0, #0x390
  4084f4:	stp	x29, x30, [sp, #32]
  4084f8:	add	x29, sp, #0x20
  4084fc:	ldrsw	x2, [x0, #2984]
  408500:	stp	x21, x22, [sp, #64]
  408504:	adrp	x22, 429000 <ferror@plt+0x26210>
  408508:	ldr	x1, [x22, #776]
  40850c:	stp	x19, x20, [sp, #48]
  408510:	cmp	x2, x1
  408514:	b.ne	4088cc <ferror@plt+0x5adc>  // b.any
  408518:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40851c:	add	x20, x20, #0x428
  408520:	ldr	x19, [x20, #2176]
  408524:	cbz	x19, 408904 <ferror@plt+0x5b14>
  408528:	mov	x0, x19
  40852c:	stp	x25, x26, [sp, #96]
  408530:	stp	x27, x28, [sp, #112]
  408534:	bl	402ad0 <rewind@plt>
  408538:	ldr	x0, [x20, #2176]
  40853c:	bl	402c40 <fflush@plt>
  408540:	ldr	x0, [x20, #2192]
  408544:	cbz	x0, 408968 <ferror@plt+0x5b78>
  408548:	ldr	w19, [x20, #2200]
  40854c:	strb	wzr, [x0]
  408550:	mov	w21, #0x0                   	// #0
  408554:	b	408584 <ferror@plt+0x5794>
  408558:	ldr	w19, [x20, #2200]
  40855c:	add	w21, w21, w0
  408560:	ldr	x26, [x20, #2192]
  408564:	cmp	w19, w21
  408568:	b.gt	4088fc <ferror@plt+0x5b0c>
  40856c:	add	w19, w19, #0x400
  408570:	mov	x0, x26
  408574:	str	w19, [x20, #2200]
  408578:	sxtw	x1, w19
  40857c:	bl	405808 <ferror@plt+0x2a18>
  408580:	str	x0, [x20, #2192]
  408584:	ldr	x3, [x20, #2176]
  408588:	sub	w2, w19, w21
  40858c:	sxtw	x19, w21
  408590:	mov	x1, #0x1                   	// #1
  408594:	sxtw	x2, w2
  408598:	add	x0, x0, x19
  40859c:	bl	402ba0 <fread@plt>
  4085a0:	cmp	w0, #0x0
  4085a4:	b.gt	408558 <ferror@plt+0x5768>
  4085a8:	ldr	x26, [x20, #2192]
  4085ac:	strb	wzr, [x26, x19]
  4085b0:	ldr	x8, [x20, #2184]
  4085b4:	mov	x0, x26
  4085b8:	ldr	x2, [x22, #776]
  4085bc:	adrp	x1, 411000 <ferror@plt+0xe210>
  4085c0:	add	x1, x1, #0x860
  4085c4:	str	x8, [sp, #136]
  4085c8:	add	x2, x2, x2, lsl #2
  4085cc:	lsl	x19, x2, #5
  4085d0:	add	x28, x8, x19
  4085d4:	add	x10, x28, #0x38
  4085d8:	add	x11, x28, #0x30
  4085dc:	add	x7, x28, #0x28
  4085e0:	add	x6, x28, #0x20
  4085e4:	ldp	x2, x3, [x28]
  4085e8:	stp	x2, x3, [x28, #72]
  4085ec:	add	x5, x28, #0x18
  4085f0:	ldp	x2, x3, [x28, #16]
  4085f4:	stp	x2, x3, [x28, #88]
  4085f8:	add	x4, x28, #0x10
  4085fc:	ldp	x2, x3, [x28, #32]
  408600:	stp	x2, x3, [x28, #104]
  408604:	ldp	x2, x3, [x28, #48]
  408608:	stp	x2, x3, [x28, #120]
  40860c:	ldr	x2, [x28, #64]
  408610:	str	x2, [x28, #136]
  408614:	stp	x11, x10, [sp]
  408618:	add	x3, x28, #0x8
  40861c:	mov	x2, x28
  408620:	bl	402cf0 <__isoc99_sscanf@plt>
  408624:	cmp	w0, #0x3
  408628:	ldr	x8, [sp, #136]
  40862c:	b.le	4089bc <ferror@plt+0x5bcc>
  408630:	ldp	x2, x3, [x28, #8]
  408634:	adrp	x9, 429000 <ferror@plt+0x26210>
  408638:	ldr	x0, [x8, x19]
  40863c:	add	x25, x9, #0x328
  408640:	ldr	x4, [x28, #24]
  408644:	mov	x1, #0x6666666666666666    	// #7378697629483820646
  408648:	add	x0, x0, x3
  40864c:	movk	x1, #0x6667
  408650:	add	x2, x2, x4
  408654:	ldp	x3, x4, [x28, #32]
  408658:	add	x0, x0, x2
  40865c:	ldr	x2, [x28, #48]
  408660:	ldr	x19, [x22, #776]
  408664:	add	x3, x3, x4
  408668:	ldr	x4, [x28, #56]
  40866c:	add	x0, x0, x3
  408670:	ldr	x3, [x28, #136]
  408674:	add	x2, x2, x4
  408678:	add	x0, x0, x2
  40867c:	ldr	x2, [x25, #8]
  408680:	ldr	w2, [x2, #204]
  408684:	str	x0, [x28, #64]
  408688:	sub	x0, x0, x3
  40868c:	sdiv	x0, x0, x19
  408690:	smulh	x1, x0, x1
  408694:	asr	x1, x1, #1
  408698:	sub	x0, x1, x0, asr #63
  40869c:	str	x0, [x28, #144]
  4086a0:	tbnz	w2, #22, 4088a4 <ferror@plt+0x5ab4>
  4086a4:	cmp	x19, #0x0
  4086a8:	b.le	408984 <ferror@plt+0x5b94>
  4086ac:	mov	x27, #0x0                   	// #0
  4086b0:	stp	x23, x24, [sp, #80]
  4086b4:	adrp	x23, 411000 <ferror@plt+0xe210>
  4086b8:	adrp	x24, 429000 <ferror@plt+0x26210>
  4086bc:	add	x23, x23, #0x890
  4086c0:	b	4087f8 <ferror@plt+0x5a08>
  4086c4:	ldr	x0, [x25, #8]
  4086c8:	ldr	x1, [x28, #144]
  4086cc:	ldr	w0, [x0, #204]
  4086d0:	str	x1, [x19, #144]
  4086d4:	tbz	w0, #22, 4087e0 <ferror@plt+0x59f0>
  4086d8:	ldr	w0, [x25, #68]
  4086dc:	cbz	w0, 4087e0 <ferror@plt+0x59f0>
  4086e0:	ldr	x1, [x24, #656]
  4086e4:	ldr	w0, [x19, #152]
  4086e8:	blr	x1
  4086ec:	tbnz	w0, #31, 4087e0 <ferror@plt+0x59f0>
  4086f0:	sxtw	x2, w0
  4086f4:	add	x2, x2, #0x1
  4086f8:	ldp	x4, x8, [x19]
  4086fc:	add	x2, x2, x2, lsl #2
  408700:	ldr	x7, [x19, #16]
  408704:	lsl	x2, x2, #5
  408708:	add	x1, x28, x2
  40870c:	ldr	x3, [x28, x2]
  408710:	ldp	x6, x5, [x1, #8]
  408714:	add	x3, x3, x4
  408718:	str	x3, [x28, x2]
  40871c:	ldp	x4, x3, [x1, #24]
  408720:	add	x5, x5, x7
  408724:	add	x6, x6, x8
  408728:	ldp	x2, x7, [x19, #24]
  40872c:	add	x4, x4, x2
  408730:	add	x3, x3, x7
  408734:	ldr	x2, [x1, #72]
  408738:	ldr	x7, [x19, #72]
  40873c:	add	x2, x2, x7
  408740:	ldr	x7, [x19, #80]
  408744:	stp	x6, x5, [x1, #8]
  408748:	ldp	x6, x5, [x1, #80]
  40874c:	add	x6, x6, x7
  408750:	ldr	x7, [x19, #88]
  408754:	add	x5, x5, x7
  408758:	ldr	x7, [x19, #96]
  40875c:	stp	x4, x3, [x1, #24]
  408760:	ldp	x4, x3, [x1, #96]
  408764:	add	x4, x4, x7
  408768:	ldr	x7, [x19, #104]
  40876c:	add	x3, x3, x7
  408770:	ldr	x7, [x19, #40]
  408774:	stp	x2, x6, [x1, #72]
  408778:	ldr	x2, [x1, #40]
  40877c:	stp	x5, x4, [x1, #88]
  408780:	add	x2, x2, x7
  408784:	str	x3, [x1, #104]
  408788:	str	x2, [x1, #40]
  40878c:	ldp	x4, x5, [x19, #48]
  408790:	ldp	x3, x2, [x1, #48]
  408794:	add	x3, x3, x4
  408798:	add	x2, x2, x5
  40879c:	ldr	x4, [x1, #112]
  4087a0:	ldr	x5, [x19, #112]
  4087a4:	add	x4, x4, x5
  4087a8:	ldr	x5, [x19, #120]
  4087ac:	stp	x3, x2, [x1, #48]
  4087b0:	ldp	x3, x2, [x1, #120]
  4087b4:	add	x3, x3, x5
  4087b8:	ldr	x5, [x19, #128]
  4087bc:	str	x4, [x1, #112]
  4087c0:	ldr	x4, [x28, #144]
  4087c4:	add	x2, x2, x5
  4087c8:	stp	x3, x2, [x1, #120]
  4087cc:	str	x4, [x1, #144]
  4087d0:	str	w0, [x19, #156]
  4087d4:	mov	w0, #0xffffffff            	// #-1
  4087d8:	str	w0, [x1, #152]
  4087dc:	nop
  4087e0:	ldr	x0, [x22, #776]
  4087e4:	add	x27, x27, #0x1
  4087e8:	add	w1, w21, #0x1
  4087ec:	cmp	x27, x0
  4087f0:	b.ge	408880 <ferror@plt+0x5a90>  // b.tcont
  4087f4:	ldr	x8, [x20, #2184]
  4087f8:	add	x19, x27, x27, lsl #2
  4087fc:	mov	x0, x26
  408800:	mov	w1, #0xa                   	// #10
  408804:	add	x19, x8, x19, lsl #5
  408808:	bl	402c10 <strchr@plt>
  40880c:	add	x26, x0, #0x1
  408810:	add	x8, x19, #0x38
  408814:	add	x4, x19, #0x30
  408818:	add	x5, x19, #0x28
  40881c:	ldp	x2, x3, [x19]
  408820:	stp	x2, x3, [x19, #72]
  408824:	mov	x1, x23
  408828:	ldp	x2, x3, [x19, #16]
  40882c:	stp	x2, x3, [x19, #88]
  408830:	add	x7, x19, #0x20
  408834:	ldp	x2, x3, [x19, #32]
  408838:	stp	x2, x3, [x19, #104]
  40883c:	add	x6, x19, #0x18
  408840:	ldp	x2, x3, [x19, #48]
  408844:	stp	x2, x3, [x19, #120]
  408848:	mov	w21, w27
  40884c:	ldr	x0, [x19, #64]
  408850:	str	x0, [x19, #136]
  408854:	stp	x5, x4, [sp]
  408858:	mov	x3, x19
  40885c:	add	x2, x19, #0x98
  408860:	str	x8, [sp, #16]
  408864:	mov	x0, x26
  408868:	add	x5, x19, #0x10
  40886c:	add	x4, x19, #0x8
  408870:	bl	402cf0 <__isoc99_sscanf@plt>
  408874:	cmp	w0, #0x3
  408878:	mov	w1, w27
  40887c:	b.gt	4086c4 <ferror@plt+0x58d4>
  408880:	ldp	x23, x24, [sp, #80]
  408884:	str	w1, [x25, #48]
  408888:	ldp	x29, x30, [sp, #32]
  40888c:	ldp	x19, x20, [sp, #48]
  408890:	ldp	x21, x22, [sp, #64]
  408894:	ldp	x25, x26, [sp, #96]
  408898:	ldp	x27, x28, [sp, #112]
  40889c:	add	sp, sp, #0x90
  4088a0:	ret
  4088a4:	ldr	w2, [x25, #68]
  4088a8:	cbz	w2, 4086a4 <ferror@plt+0x58b4>
  4088ac:	mov	w3, #0xa0                  	// #160
  4088b0:	add	x0, x28, #0xa0
  4088b4:	mov	w1, #0x0                   	// #0
  4088b8:	str	x8, [sp, #136]
  4088bc:	smull	x2, w2, w3
  4088c0:	bl	402a20 <memset@plt>
  4088c4:	ldr	x8, [sp, #136]
  4088c8:	b	4086a4 <ferror@plt+0x58b4>
  4088cc:	adrp	x20, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4088d0:	add	x20, x20, #0x428
  4088d4:	str	w1, [x0, #2984]
  4088d8:	bl	408290 <ferror@plt+0x54a0>
  4088dc:	ldr	x0, [x20, #2176]
  4088e0:	cbz	x0, 4088ec <ferror@plt+0x5afc>
  4088e4:	bl	402930 <fclose@plt>
  4088e8:	str	xzr, [x20, #2176]
  4088ec:	ldr	x0, [x20, #2184]
  4088f0:	cbz	x0, 408904 <ferror@plt+0x5b14>
  4088f4:	bl	402bc0 <free@plt>
  4088f8:	b	408520 <ferror@plt+0x5730>
  4088fc:	sxtw	x19, w21
  408900:	b	4085ac <ferror@plt+0x57bc>
  408904:	adrp	x1, 411000 <ferror@plt+0xe210>
  408908:	adrp	x0, 411000 <ferror@plt+0xe210>
  40890c:	add	x1, x1, #0x810
  408910:	add	x0, x0, #0x850
  408914:	bl	402950 <fopen@plt>
  408918:	str	x0, [x20, #2176]
  40891c:	mov	x19, x0
  408920:	cbz	x0, 40898c <ferror@plt+0x5b9c>
  408924:	ldr	x0, [x22, #776]
  408928:	adrp	x1, 429000 <ferror@plt+0x26210>
  40892c:	stp	x25, x26, [sp, #96]
  408930:	ldrsw	x1, [x1, #876]
  408934:	add	x0, x0, #0x1
  408938:	stp	x27, x28, [sp, #112]
  40893c:	add	x0, x0, x1
  408940:	add	x0, x0, x0, lsl #2
  408944:	lsl	x0, x0, #5
  408948:	bl	405e48 <ferror@plt+0x3058>
  40894c:	str	x0, [x20, #2184]
  408950:	mov	x0, x19
  408954:	bl	402ad0 <rewind@plt>
  408958:	ldr	x0, [x20, #2176]
  40895c:	bl	402c40 <fflush@plt>
  408960:	ldr	x0, [x20, #2192]
  408964:	cbnz	x0, 408548 <ferror@plt+0x5758>
  408968:	mov	w1, #0x400                 	// #1024
  40896c:	mov	x0, #0x400                 	// #1024
  408970:	mov	w19, w1
  408974:	str	w1, [x20, #2200]
  408978:	bl	405e48 <ferror@plt+0x3058>
  40897c:	str	x0, [x20, #2192]
  408980:	b	408550 <ferror@plt+0x5760>
  408984:	mov	w1, #0x0                   	// #0
  408988:	b	408884 <ferror@plt+0x5a94>
  40898c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  408990:	stp	x23, x24, [sp, #80]
  408994:	ldr	x19, [x0, #2320]
  408998:	stp	x25, x26, [sp, #96]
  40899c:	stp	x27, x28, [sp, #112]
  4089a0:	bl	402d40 <__errno_location@plt>
  4089a4:	ldr	w0, [x0]
  4089a8:	bl	402ae0 <strerror@plt>
  4089ac:	mov	x1, x0
  4089b0:	mov	x0, x19
  4089b4:	bl	404408 <ferror@plt+0x1618>
  4089b8:	bl	4057c8 <ferror@plt+0x29d8>
  4089bc:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4089c0:	stp	x23, x24, [sp, #80]
  4089c4:	ldr	x0, [x0, #2312]
  4089c8:	bl	4057c8 <ferror@plt+0x29d8>
  4089cc:	nop
  4089d0:	mov	x12, #0x1470                	// #5232
  4089d4:	sub	sp, sp, x12
  4089d8:	stp	x29, x30, [sp]
  4089dc:	mov	x29, sp
  4089e0:	stp	x21, x22, [sp, #32]
  4089e4:	adrp	x22, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4089e8:	add	x22, x22, #0x428
  4089ec:	stp	x19, x20, [sp, #16]
  4089f0:	mov	x19, x1
  4089f4:	mov	w1, #0xa                   	// #10
  4089f8:	stp	x23, x24, [sp, #48]
  4089fc:	mov	w24, w0
  408a00:	sub	x0, x22, #0xb0
  408a04:	stp	x25, x26, [sp, #64]
  408a08:	stp	x27, x28, [sp, #80]
  408a0c:	str	x0, [sp, #104]
  408a10:	mov	x0, x19
  408a14:	bl	402c10 <strchr@plt>
  408a18:	mov	x23, x0
  408a1c:	cbz	x0, 408b60 <ferror@plt+0x5d70>
  408a20:	sub	x26, x23, x19
  408a24:	add	x3, sp, #0x270
  408a28:	mov	x0, #0x1fd                 	// #509
  408a2c:	cmp	x26, x0
  408a30:	csel	x26, x26, x0, ls  // ls = plast
  408a34:	mov	x1, x19
  408a38:	mov	x27, x3
  408a3c:	mov	x2, x26
  408a40:	mov	x0, x3
  408a44:	mov	x28, x3
  408a48:	bl	402700 <memcpy@plt>
  408a4c:	ldr	w25, [x22, #152]
  408a50:	adrp	x21, 429000 <ferror@plt+0x26210>
  408a54:	adrp	x20, 411000 <ferror@plt+0xe210>
  408a58:	add	x19, sp, #0x470
  408a5c:	add	x21, x21, #0x328
  408a60:	add	x20, x20, #0x8c0
  408a64:	strb	wzr, [x0, x26]
  408a68:	strb	wzr, [sp, #1136]
  408a6c:	nop
  408a70:	ldrb	w0, [x28]
  408a74:	cbz	w0, 408b20 <ferror@plt+0x5d30>
  408a78:	ldrb	w2, [x27]
  408a7c:	cmp	w2, #0x7e
  408a80:	b.eq	408b8c <ferror@plt+0x5d9c>  // b.none
  408a84:	cbz	w2, 408b98 <ferror@plt+0x5da8>
  408a88:	sub	w0, w2, #0x1
  408a8c:	cmp	w0, #0x7
  408a90:	b.hi	408ba0 <ferror@plt+0x5db0>  // b.pmore
  408a94:	ldr	x3, [x21, #8]
  408a98:	strb	wzr, [x27]
  408a9c:	mov	w1, w25
  408aa0:	mov	x0, x28
  408aa4:	add	x2, x3, w2, sxtw #3
  408aa8:	ldr	x26, [x2, #1328]
  408aac:	bl	4079b8 <ferror@plt+0x4bc8>
  408ab0:	add	x6, x22, #0x430
  408ab4:	mov	w4, w0
  408ab8:	mov	x3, x26
  408abc:	mov	x5, x28
  408ac0:	mov	x2, x20
  408ac4:	add	x0, sp, #0x70
  408ac8:	mov	x1, #0x200                 	// #512
  408acc:	bl	4028f0 <snprintf@plt>
  408ad0:	ldrb	w0, [x19]
  408ad4:	cbz	w0, 408ae0 <ferror@plt+0x5cf0>
  408ad8:	ldrb	w1, [x19, #1]!
  408adc:	cbnz	w1, 408ad8 <ferror@plt+0x5ce8>
  408ae0:	add	x2, sp, #0x70
  408ae4:	nop
  408ae8:	ldrb	w1, [x2], #1
  408aec:	mov	x26, x19
  408af0:	strb	w1, [x19], #1
  408af4:	cbnz	w1, 408ae8 <ferror@plt+0x5cf8>
  408af8:	sub	x1, x27, x28
  408afc:	mov	x0, x28
  408b00:	sub	w25, w25, w1
  408b04:	add	x28, x27, #0x2
  408b08:	mov	x19, x26
  408b0c:	mov	x27, x28
  408b10:	bl	407920 <ferror@plt+0x4b30>
  408b14:	add	w25, w25, w0
  408b18:	cmp	w25, #0x0
  408b1c:	b.gt	408a70 <ferror@plt+0x5c80>
  408b20:	cbz	w24, 408ba8 <ferror@plt+0x5db8>
  408b24:	ldr	x4, [sp, #104]
  408b28:	add	x3, sp, #0x470
  408b2c:	adrp	x2, 411000 <ferror@plt+0xe210>
  408b30:	add	x2, x2, #0x8d0
  408b34:	mov	x1, #0x800                 	// #2048
  408b38:	add	x0, sp, #0xc70
  408b3c:	bl	4028f0 <snprintf@plt>
  408b40:	add	x0, sp, #0xc70
  408b44:	bl	402840 <putp@plt>
  408b48:	add	x19, x23, #0x1
  408b4c:	mov	x0, x19
  408b50:	mov	w1, #0xa                   	// #10
  408b54:	bl	402c10 <strchr@plt>
  408b58:	mov	x23, x0
  408b5c:	cbnz	x0, 408a20 <ferror@plt+0x5c30>
  408b60:	ldrb	w0, [x19]
  408b64:	cbnz	w0, 408c8c <ferror@plt+0x5e9c>
  408b68:	mov	x12, #0x1470                	// #5232
  408b6c:	ldp	x29, x30, [sp]
  408b70:	ldp	x19, x20, [sp, #16]
  408b74:	ldp	x21, x22, [sp, #32]
  408b78:	ldp	x23, x24, [sp, #48]
  408b7c:	ldp	x25, x26, [sp, #64]
  408b80:	ldp	x27, x28, [sp, #80]
  408b84:	add	sp, sp, x12
  408b88:	ret
  408b8c:	ldrb	w2, [x27, #1]
  408b90:	sub	w2, w2, #0x30
  408b94:	cbnz	w2, 408a88 <ferror@plt+0x5c98>
  408b98:	sturh	wzr, [x27, #1]
  408b9c:	b	408a94 <ferror@plt+0x5ca4>
  408ba0:	add	x27, x27, #0x1
  408ba4:	b	408b18 <ferror@plt+0x5d28>
  408ba8:	add	x19, sp, #0xc70
  408bac:	mov	x1, #0x800                 	// #2048
  408bb0:	add	x3, sp, #0x470
  408bb4:	mov	x0, x19
  408bb8:	add	x4, x22, #0x450
  408bbc:	adrp	x2, 411000 <ferror@plt+0xe210>
  408bc0:	add	x2, x2, #0x8d0
  408bc4:	bl	4028f0 <snprintf@plt>
  408bc8:	ldur	w1, [x22, #-112]
  408bcc:	cbnz	w1, 408c24 <ferror@plt+0x5e34>
  408bd0:	adrp	x0, 428000 <ferror@plt+0x25210>
  408bd4:	add	x0, x0, #0x390
  408bd8:	ldr	w1, [x0, #2988]
  408bdc:	tbnz	w1, #31, 408b48 <ferror@plt+0x5d58>
  408be0:	ldur	w2, [x22, #-216]
  408be4:	cmp	w1, w2
  408be8:	b.ge	408b48 <ferror@plt+0x5d58>  // b.tcont
  408bec:	ldr	x3, [x22, #184]
  408bf0:	lsl	w20, w1, #11
  408bf4:	add	w2, w1, #0x1
  408bf8:	mov	x1, x19
  408bfc:	str	w2, [x0, #2988]
  408c00:	add	x20, x3, w20, sxtw
  408c04:	mov	x0, x20
  408c08:	bl	402b60 <strcmp@plt>
  408c0c:	cbnz	w0, 408c68 <ferror@plt+0x5e78>
  408c10:	adrp	x0, 411000 <ferror@plt+0xe210>
  408c14:	add	x19, x23, #0x1
  408c18:	add	x0, x0, #0xac0
  408c1c:	bl	402840 <putp@plt>
  408c20:	b	408b4c <ferror@plt+0x5d5c>
  408c24:	cmp	w0, #0x7ff
  408c28:	b.gt	408c84 <ferror@plt+0x5e94>
  408c2c:	add	x1, x19, w0, sxtw
  408c30:	cmp	x1, x19
  408c34:	b.hi	408c48 <ferror@plt+0x5e58>  // b.pmore
  408c38:	b	408c54 <ferror@plt+0x5e64>
  408c3c:	sub	x1, x1, #0x1
  408c40:	cmp	x1, x19
  408c44:	b.ls	408c54 <ferror@plt+0x5e64>  // b.plast
  408c48:	ldurb	w0, [x1, #-1]
  408c4c:	cmp	w0, #0x20
  408c50:	b.eq	408c3c <ferror@plt+0x5e4c>  // b.none
  408c54:	strb	wzr, [x1]
  408c58:	mov	x0, x19
  408c5c:	add	x19, x23, #0x1
  408c60:	bl	402840 <putp@plt>
  408c64:	b	408b4c <ferror@plt+0x5d5c>
  408c68:	mov	x1, x19
  408c6c:	mov	x0, x20
  408c70:	bl	402c50 <strcpy@plt>
  408c74:	add	x19, x23, #0x1
  408c78:	mov	x0, x20
  408c7c:	bl	402840 <putp@plt>
  408c80:	b	408b4c <ferror@plt+0x5d5c>
  408c84:	add	x1, x19, #0x7ff
  408c88:	b	408c48 <ferror@plt+0x5e58>
  408c8c:	adrp	x1, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  408c90:	mov	x0, x19
  408c94:	ldr	w1, [x1, #1216]
  408c98:	sub	w1, w1, #0x1
  408c9c:	bl	4079b8 <ferror@plt+0x4bc8>
  408ca0:	mov	x4, x19
  408ca4:	mov	w3, w0
  408ca8:	adrp	x2, 411000 <ferror@plt+0xe210>
  408cac:	add	x2, x2, #0x820
  408cb0:	mov	x1, #0x800                 	// #2048
  408cb4:	add	x0, sp, #0xc70
  408cb8:	bl	4028f0 <snprintf@plt>
  408cbc:	add	x0, sp, #0xc70
  408cc0:	bl	402840 <putp@plt>
  408cc4:	b	408b68 <ferror@plt+0x5d78>
  408cc8:	sub	sp, sp, #0x250
  408ccc:	stp	x29, x30, [sp]
  408cd0:	mov	x29, sp
  408cd4:	ldp	x4, x3, [x0]
  408cd8:	stp	x19, x20, [sp, #16]
  408cdc:	mov	x20, x1
  408ce0:	ldp	x2, x7, [x0, #16]
  408ce4:	stp	d8, d9, [sp, #64]
  408ce8:	ldr	x1, [x0, #72]
  408cec:	ldp	x9, x12, [x0, #104]
  408cf0:	subs	x4, x4, x1
  408cf4:	ldr	x1, [x0, #88]
  408cf8:	csel	x4, x4, xzr, pl  // pl = nfrst
  408cfc:	ldp	x11, x10, [x0, #120]
  408d00:	subs	x5, x2, x1
  408d04:	ldr	x1, [x0, #80]
  408d08:	csel	x5, x5, xzr, pl  // pl = nfrst
  408d0c:	ldr	x2, [x0, #96]
  408d10:	subs	x1, x3, x1
  408d14:	ldr	x8, [x0, #32]
  408d18:	csel	x1, x1, xzr, pl  // pl = nfrst
  408d1c:	subs	x7, x7, x2
  408d20:	add	x3, x5, x4
  408d24:	ldr	x2, [x0, #40]
  408d28:	csel	x7, x7, xzr, pl  // pl = nfrst
  408d2c:	ldr	x6, [x0, #48]
  408d30:	subs	x8, x8, x9
  408d34:	add	x3, x3, x1
  408d38:	csel	x8, x8, xzr, pl  // pl = nfrst
  408d3c:	ldr	x9, [x0, #56]
  408d40:	subs	x2, x2, x12
  408d44:	add	x3, x3, x7
  408d48:	csel	x2, x2, xzr, pl  // pl = nfrst
  408d4c:	add	x3, x3, x8
  408d50:	subs	x6, x6, x11
  408d54:	csel	x6, x6, xzr, pl  // pl = nfrst
  408d58:	add	x3, x3, x2
  408d5c:	subs	x9, x9, x10
  408d60:	ldr	x10, [x0, #144]
  408d64:	csel	x9, x9, xzr, pl  // pl = nfrst
  408d68:	add	x0, x3, x6
  408d6c:	add	x0, x0, x9
  408d70:	cmp	x10, x0
  408d74:	b.le	408edc <ferror@plt+0x60ec>
  408d78:	mov	w0, #0x42c80000            	// #1120403456
  408d7c:	mov	x9, #0x0                   	// #0
  408d80:	fmov	s16, w0
  408d84:	mov	x6, #0x0                   	// #0
  408d88:	mov	x2, #0x0                   	// #0
  408d8c:	mov	x8, #0x0                   	// #0
  408d90:	mov	x1, #0x0                   	// #0
  408d94:	mov	x5, #0x0                   	// #0
  408d98:	mov	x4, #0x0                   	// #0
  408d9c:	mov	x7, #0x1                   	// #1
  408da0:	adrp	x3, 429000 <ferror@plt+0x26210>
  408da4:	add	x3, x3, #0x328
  408da8:	ldr	x0, [x3, #8]
  408dac:	ldr	w0, [x0, #212]
  408db0:	cbz	w0, 408f08 <ferror@plt+0x6118>
  408db4:	add	x2, x5, x2
  408db8:	add	x4, x4, x1
  408dbc:	add	x2, x2, x6
  408dc0:	stp	x21, x22, [sp, #32]
  408dc4:	scvtf	s9, x4
  408dc8:	scvtf	s8, x2
  408dcc:	adrp	x21, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  408dd0:	add	x21, x21, #0x428
  408dd4:	fmov	d0, #5.000000000000000000e-01
  408dd8:	sub	w0, w0, #0x1
  408ddc:	adrp	x2, 412000 <ferror@plt+0xf210>
  408de0:	fmul	s9, s9, s16
  408de4:	add	x2, x2, #0xf8
  408de8:	fmul	s8, s8, s16
  408dec:	ldr	s2, [x21, #204]
  408df0:	sbfiz	x1, x0, #1, #32
  408df4:	add	x2, x2, #0x190
  408df8:	add	x0, x1, w0, sxtw
  408dfc:	str	x23, [sp, #48]
  408e00:	fmul	s1, s2, s9
  408e04:	ldr	w6, [x21, #200]
  408e08:	fmul	s2, s2, s8
  408e0c:	lsl	x1, x0, #3
  408e10:	add	x23, x2, x1
  408e14:	add	x0, sp, #0x50
  408e18:	fcvt	d1, s1
  408e1c:	fcvt	d2, s2
  408e20:	ldr	x2, [x2, x1]
  408e24:	mov	x1, #0x80                  	// #128
  408e28:	fadd	d1, d1, d0
  408e2c:	fadd	d2, d2, d0
  408e30:	ldr	x22, [x23, #16]
  408e34:	fcvtzs	w3, d1
  408e38:	fcvtzs	w19, d2
  408e3c:	mov	x4, x22
  408e40:	sub	w7, w6, w3
  408e44:	add	w5, w3, w19
  408e48:	cmp	w5, w6
  408e4c:	csel	w19, w7, w19, gt
  408e50:	bl	4028f0 <snprintf@plt>
  408e54:	ldr	x2, [x23, #8]
  408e58:	mov	w3, w19
  408e5c:	mov	x4, x22
  408e60:	add	x0, sp, #0xd0
  408e64:	mov	x1, #0x80                  	// #128
  408e68:	bl	4028f0 <snprintf@plt>
  408e6c:	add	x4, sp, #0xd0
  408e70:	add	x3, sp, #0x50
  408e74:	add	x0, sp, #0x150
  408e78:	mov	x1, #0x100                 	// #256
  408e7c:	adrp	x2, 411000 <ferror@plt+0xe210>
  408e80:	add	x2, x2, #0x808
  408e84:	bl	4028f0 <snprintf@plt>
  408e88:	fadd	s2, s9, s8
  408e8c:	fcvt	d1, s8
  408e90:	fcvt	d0, s9
  408e94:	ldr	w2, [x21, #200]
  408e98:	add	x3, sp, #0x150
  408e9c:	mov	x1, x20
  408ea0:	adrp	x0, 411000 <ferror@plt+0xe210>
  408ea4:	fcvt	d2, s2
  408ea8:	add	w2, w2, #0x4
  408eac:	add	x0, x0, #0x8d8
  408eb0:	bl	404408 <ferror@plt+0x1618>
  408eb4:	mov	x1, x0
  408eb8:	mov	w0, #0x0                   	// #0
  408ebc:	bl	4089d0 <ferror@plt+0x5be0>
  408ec0:	ldp	x29, x30, [sp]
  408ec4:	ldp	x19, x20, [sp, #16]
  408ec8:	ldp	x21, x22, [sp, #32]
  408ecc:	ldr	x23, [sp, #48]
  408ed0:	ldp	d8, d9, [sp, #64]
  408ed4:	add	sp, sp, #0x250
  408ed8:	ret
  408edc:	cmp	x0, #0x0
  408ee0:	b.le	408f94 <ferror@plt+0x61a4>
  408ee4:	adrp	x3, 429000 <ferror@plt+0x26210>
  408ee8:	add	x3, x3, #0x328
  408eec:	scvtf	s0, x0
  408ef0:	mov	w0, #0x42c80000            	// #1120403456
  408ef4:	fmov	s8, w0
  408ef8:	ldr	x0, [x3, #8]
  408efc:	fdiv	s16, s8, s0
  408f00:	ldr	w0, [x0, #212]
  408f04:	cbnz	w0, 408db4 <ferror@plt+0x5fc4>
  408f08:	scvtf	s7, x9
  408f0c:	scvtf	s6, x6
  408f10:	scvtf	s5, x2
  408f14:	scvtf	s4, x8
  408f18:	scvtf	s3, x7
  408f1c:	scvtf	s1, x5
  408f20:	scvtf	s0, x4
  408f24:	scvtf	s2, x1
  408f28:	fmul	s7, s7, s16
  408f2c:	fmul	s6, s6, s16
  408f30:	fmul	s5, s5, s16
  408f34:	fmul	s4, s4, s16
  408f38:	fmul	s3, s3, s16
  408f3c:	fmul	s1, s1, s16
  408f40:	fmul	s2, s2, s16
  408f44:	fmul	s0, s0, s16
  408f48:	fcvt	d7, s7
  408f4c:	fcvt	d6, s6
  408f50:	fcvt	d5, s5
  408f54:	fcvt	d4, s4
  408f58:	fcvt	d3, s3
  408f5c:	fcvt	d1, s1
  408f60:	fcvt	d2, s2
  408f64:	fcvt	d0, s0
  408f68:	ldr	x0, [x3, #56]
  408f6c:	mov	x1, x20
  408f70:	bl	404408 <ferror@plt+0x1618>
  408f74:	mov	x1, x0
  408f78:	mov	w0, #0x0                   	// #0
  408f7c:	bl	4089d0 <ferror@plt+0x5be0>
  408f80:	ldp	x29, x30, [sp]
  408f84:	ldp	x19, x20, [sp, #16]
  408f88:	ldp	d8, d9, [sp, #64]
  408f8c:	add	sp, sp, #0x250
  408f90:	ret
  408f94:	mov	w0, #0x42c80000            	// #1120403456
  408f98:	mov	x7, #0x1                   	// #1
  408f9c:	fmov	s16, w0
  408fa0:	b	408da0 <ferror@plt+0x5fb0>
  408fa4:	nop
  408fa8:	sub	sp, sp, #0x930
  408fac:	stp	x29, x30, [sp, #16]
  408fb0:	add	x29, sp, #0x10
  408fb4:	stp	x19, x20, [sp, #32]
  408fb8:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  408fbc:	add	x19, x19, #0x428
  408fc0:	mov	x20, x0
  408fc4:	ldr	w1, [x19, #152]
  408fc8:	sub	w1, w1, #0x2
  408fcc:	bl	4079b8 <ferror@plt+0x4bc8>
  408fd0:	mov	x4, x20
  408fd4:	mov	w3, w0
  408fd8:	adrp	x2, 411000 <ferror@plt+0xe210>
  408fdc:	add	x2, x2, #0x820
  408fe0:	mov	x1, #0x100                 	// #256
  408fe4:	add	x0, sp, #0x30
  408fe8:	bl	4028f0 <snprintf@plt>
  408fec:	add	x0, sp, #0x30
  408ff0:	bl	407920 <ferror@plt+0x4b30>
  408ff4:	ldur	w1, [x19, #-220]
  408ff8:	adrp	x3, 415000 <ferror@plt+0x12210>
  408ffc:	mov	w20, w0
  409000:	add	x3, x3, #0x3d0
  409004:	cbnz	w1, 40908c <ferror@plt+0x629c>
  409008:	adrp	x0, 429000 <ferror@plt+0x26210>
  40900c:	ldr	w5, [x19, #152]
  409010:	add	x8, x19, #0x430
  409014:	add	x7, x19, #0x3d0
  409018:	ldr	x4, [x0, #816]
  40901c:	sub	w5, w5, #0x2
  409020:	add	x6, sp, #0x30
  409024:	add	w5, w5, w20
  409028:	add	x4, x4, #0x208
  40902c:	sub	x0, x19, #0xb0
  409030:	adrp	x2, 411000 <ferror@plt+0xe210>
  409034:	add	x2, x2, #0x908
  409038:	stp	x8, x0, [sp]
  40903c:	mov	x1, #0x800                 	// #2048
  409040:	add	x0, sp, #0x130
  409044:	bl	4028f0 <snprintf@plt>
  409048:	add	x0, sp, #0x130
  40904c:	bl	402840 <putp@plt>
  409050:	adrp	x0, 429000 <ferror@plt+0x26210>
  409054:	ldr	x0, [x0, #688]
  409058:	bl	402c40 <fflush@plt>
  40905c:	add	x0, sp, #0x30
  409060:	bl	402780 <strlen@plt>
  409064:	ldr	w1, [x19, #152]
  409068:	sub	w0, w0, w20
  40906c:	add	w0, w0, #0x1
  409070:	cmp	w0, w1
  409074:	sub	w1, w1, #0x1
  409078:	csel	w0, w1, w0, ge  // ge = tcont
  40907c:	ldp	x29, x30, [sp, #16]
  409080:	ldp	x19, x20, [sp, #32]
  409084:	add	sp, sp, #0x930
  409088:	ret
  40908c:	ldr	w1, [x19, #2204]
  409090:	mov	w0, #0x0                   	// #0
  409094:	bl	4055d8 <ferror@plt+0x27e8>
  409098:	mov	x3, x0
  40909c:	b	409008 <ferror@plt+0x6218>
  4090a0:	stp	x29, x30, [sp, #-32]!
  4090a4:	mov	x29, sp
  4090a8:	stp	x19, x20, [sp, #16]
  4090ac:	adrp	x20, 429000 <ferror@plt+0x26210>
  4090b0:	add	x20, x20, #0x328
  4090b4:	ldr	x19, [x20, #8]
  4090b8:	cbz	w0, 40910c <ferror@plt+0x631c>
  4090bc:	cmp	w0, #0x61
  4090c0:	b.eq	409130 <ferror@plt+0x6340>  // b.none
  4090c4:	b.le	4090ec <ferror@plt+0x62fc>
  4090c8:	cmp	w0, #0x77
  4090cc:	b.ne	4090d8 <ferror@plt+0x62e8>  // b.any
  4090d0:	ldr	x19, [x19, #1456]
  4090d4:	nop
  4090d8:	str	x19, [x20, #8]
  4090dc:	mov	x0, x19
  4090e0:	ldp	x19, x20, [sp, #16]
  4090e4:	ldp	x29, x30, [sp], #32
  4090e8:	ret
  4090ec:	sub	w0, w0, #0x31
  4090f0:	adrp	x1, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  4090f4:	add	x1, x1, #0xd0
  4090f8:	mov	w2, #0x5b8                 	// #1464
  4090fc:	cmp	w0, #0x4
  409100:	smaddl	x0, w0, w2, x1
  409104:	csel	x19, x0, x19, cc  // cc = lo, ul, last
  409108:	b	4090d8 <ferror@plt+0x62e8>
  40910c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409110:	ldr	x0, [x0, #2200]
  409114:	bl	408fa8 <ferror@plt+0x61b8>
  409118:	mov	w0, #0x1                   	// #1
  40911c:	bl	407580 <ferror@plt+0x4790>
  409120:	cmp	w0, #0x0
  409124:	b.le	4090dc <ferror@plt+0x62ec>
  409128:	cmp	w0, #0x61
  40912c:	b.ne	4090c4 <ferror@plt+0x62d4>  // b.any
  409130:	ldr	x19, [x19, #1448]
  409134:	b	4090d8 <ferror@plt+0x62e8>
  409138:	stp	x29, x30, [sp, #-112]!
  40913c:	adrp	x5, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  409140:	mov	x29, sp
  409144:	stp	x27, x28, [sp, #80]
  409148:	add	x28, x5, #0x428
  40914c:	stp	x19, x20, [sp, #16]
  409150:	mov	x19, x0
  409154:	ldr	x20, [x28, #2208]
  409158:	stp	x21, x22, [sp, #32]
  40915c:	stp	x23, x24, [sp, #48]
  409160:	stp	x25, x26, [sp, #64]
  409164:	cbz	x20, 409524 <ferror@plt+0x6734>
  409168:	mov	x0, x19
  40916c:	str	x20, [x28, #2216]
  409170:	bl	408fa8 <ferror@plt+0x61b8>
  409174:	mov	w24, w0
  409178:	mov	x2, #0x101                 	// #257
  40917c:	mov	w1, #0x0                   	// #0
  409180:	add	x0, x28, #0x8b0
  409184:	bl	402a20 <memset@plt>
  409188:	ldr	w2, [x28, #2484]
  40918c:	sub	x1, x28, #0xd0
  409190:	add	x0, x28, #0x3d0
  409194:	adrp	x25, 429000 <ferror@plt+0x26210>
  409198:	cmp	w2, #0x0
  40919c:	adrp	x27, 411000 <ferror@plt+0xe210>
  4091a0:	adrp	x23, 415000 <ferror@plt+0x12210>
  4091a4:	add	x25, x25, #0x2b0
  4091a8:	add	x27, x27, #0x820
  4091ac:	add	x23, x23, #0x3d0
  4091b0:	csel	x0, x0, x1, ne  // ne = any
  4091b4:	mov	w22, #0x0                   	// #0
  4091b8:	str	x1, [sp, #96]
  4091bc:	bl	402840 <putp@plt>
  4091c0:	ldr	x0, [x25]
  4091c4:	add	x21, x28, #0x8b0
  4091c8:	bl	402c40 <fflush@plt>
  4091cc:	mov	x0, x21
  4091d0:	bl	402780 <strlen@plt>
  4091d4:	mov	x20, x0
  4091d8:	mov	w0, #0x2                   	// #2
  4091dc:	bl	407580 <ferror@plt+0x4790>
  4091e0:	mov	w19, w0
  4091e4:	cmp	w0, #0x84
  4091e8:	b.eq	409294 <ferror@plt+0x64a4>  // b.none
  4091ec:	b.gt	409358 <ferror@plt+0x6568>
  4091f0:	cmp	w0, #0x81
  4091f4:	b.eq	409430 <ferror@plt+0x6640>  // b.none
  4091f8:	b.gt	409258 <ferror@plt+0x6468>
  4091fc:	cmp	w0, #0xa
  409200:	b.eq	4092e8 <ferror@plt+0x64f8>  // b.none
  409204:	cmp	w0, #0x1b
  409208:	b.ne	409230 <ferror@plt+0x6440>  // b.any
  40920c:	strb	w0, [x21]
  409210:	add	x0, x28, #0x8b0
  409214:	ldp	x19, x20, [sp, #16]
  409218:	ldp	x21, x22, [sp, #32]
  40921c:	ldp	x23, x24, [sp, #48]
  409220:	ldp	x25, x26, [sp, #64]
  409224:	ldp	x27, x28, [sp, #80]
  409228:	ldp	x29, x30, [sp], #112
  40922c:	ret
  409230:	cbnz	w0, 4093d4 <ferror@plt+0x65e4>
  409234:	strb	wzr, [x21]
  409238:	add	x0, x28, #0x8b0
  40923c:	ldp	x19, x20, [sp, #16]
  409240:	ldp	x21, x22, [sp, #32]
  409244:	ldp	x23, x24, [sp, #48]
  409248:	ldp	x25, x26, [sp, #64]
  40924c:	ldp	x27, x28, [sp, #80]
  409250:	ldp	x29, x30, [sp], #112
  409254:	ret
  409258:	cmp	w0, #0x82
  40925c:	b.eq	4094a4 <ferror@plt+0x66b4>  // b.none
  409260:	cmp	w22, #0x0
  409264:	b.le	4092a0 <ferror@plt+0x64b0>
  409268:	ldur	w0, [x28, #-220]
  40926c:	sub	w22, w22, #0x1
  409270:	add	w26, w24, w22
  409274:	mov	x1, x23
  409278:	cbz	w0, 4092b4 <ferror@plt+0x64c4>
  40927c:	nop
  409280:	ldr	w1, [x28, #2204]
  409284:	mov	w0, w24
  409288:	bl	4055d8 <ferror@plt+0x27e8>
  40928c:	mov	x1, x0
  409290:	b	4092b4 <ferror@plt+0x64c4>
  409294:	cmp	w22, w20
  409298:	b.ge	4092a0 <ferror@plt+0x64b0>  // b.tcont
  40929c:	add	w22, w22, #0x1
  4092a0:	add	w26, w24, w22
  4092a4:	nop
  4092a8:	ldur	w0, [x28, #-220]
  4092ac:	mov	x1, x23
  4092b0:	cbnz	w0, 409280 <ferror@plt+0x6490>
  4092b4:	add	x3, x28, #0x8b0
  4092b8:	sub	x2, x28, #0xb0
  4092bc:	adrp	x0, 411000 <ferror@plt+0xe210>
  4092c0:	add	x0, x0, #0x918
  4092c4:	bl	404408 <ferror@plt+0x1618>
  4092c8:	bl	402840 <putp@plt>
  4092cc:	ldur	w1, [x28, #-220]
  4092d0:	mov	x0, x23
  4092d4:	cbnz	w1, 4093c4 <ferror@plt+0x65d4>
  4092d8:	bl	402840 <putp@plt>
  4092dc:	cmp	w19, #0xa
  4092e0:	b.ne	4091c0 <ferror@plt+0x63d0>  // b.any
  4092e4:	nop
  4092e8:	ldr	x23, [x28, #2208]
  4092ec:	add	x22, x28, #0x8b0
  4092f0:	mov	w21, #0x0                   	// #0
  4092f4:	str	x23, [x28, #2216]
  4092f8:	mov	x19, x23
  4092fc:	b	409314 <ferror@plt+0x6524>
  409300:	ldr	x2, [x19]
  409304:	cbz	x2, 409550 <ferror@plt+0x6760>
  409308:	add	w21, w21, #0x1
  40930c:	mov	x19, x2
  409310:	str	x2, [x28, #2216]
  409314:	ldr	x20, [x19, #16]
  409318:	mov	x1, x22
  40931c:	mov	x0, x20
  409320:	bl	402b60 <strcmp@plt>
  409324:	cbnz	w0, 409300 <ferror@plt+0x6510>
  409328:	cmp	w21, #0x1
  40932c:	b.le	409210 <ferror@plt+0x6420>
  409330:	ldp	x0, x1, [x19]
  409334:	cbz	x0, 409340 <ferror@plt+0x6550>
  409338:	str	x1, [x0, #8]
  40933c:	ldr	x1, [x19, #8]
  409340:	str	x0, [x1]
  409344:	ldr	x0, [x23]
  409348:	str	x19, [x0, #8]
  40934c:	stp	x0, x23, [x19]
  409350:	str	x19, [x23]
  409354:	b	409210 <ferror@plt+0x6420>
  409358:	cmp	w0, #0x89
  40935c:	b.eq	4094f0 <ferror@plt+0x6700>  // b.none
  409360:	b.le	40939c <ferror@plt+0x65ac>
  409364:	cmp	w0, #0x8a
  409368:	b.eq	40947c <ferror@plt+0x668c>  // b.none
  40936c:	cmp	w0, #0x8b
  409370:	b.ne	4093d4 <ferror@plt+0x65e4>  // b.any
  409374:	add	w1, w22, #0x1
  409378:	mov	w2, #0xff                  	// #255
  40937c:	sub	w2, w2, w22
  409380:	add	x0, x21, w22, sxtw
  409384:	add	x1, x21, w1, sxtw
  409388:	add	w26, w22, w24
  40938c:	sxtw	x2, w2
  409390:	bl	402720 <memmove@plt>
  409394:	strb	wzr, [x21, #256]
  409398:	b	4092a8 <ferror@plt+0x64b8>
  40939c:	cmp	w0, #0x87
  4093a0:	b.eq	4093b8 <ferror@plt+0x65c8>  // b.none
  4093a4:	cmp	w0, #0x88
  4093a8:	b.ne	4093d4 <ferror@plt+0x65e4>  // b.any
  4093ac:	add	w26, w24, w20
  4093b0:	mov	w22, w20
  4093b4:	b	4092a8 <ferror@plt+0x64b8>
  4093b8:	mov	w26, w24
  4093bc:	mov	w22, #0x0                   	// #0
  4093c0:	b	4092a8 <ferror@plt+0x64b8>
  4093c4:	ldr	w1, [x28, #2204]
  4093c8:	mov	w0, w26
  4093cc:	bl	4055d8 <ferror@plt+0x27e8>
  4093d0:	b	4092d8 <ferror@plt+0x64e8>
  4093d4:	bl	402b80 <__ctype_b_loc@plt>
  4093d8:	add	w26, w22, w24
  4093dc:	ldr	x0, [x0]
  4093e0:	cmp	w22, #0xfd
  4093e4:	ldrh	w0, [x0, w19, sxtw #1]
  4093e8:	and	w0, w0, #0x4000
  4093ec:	ccmp	w0, #0x0, #0x4, le
  4093f0:	b.eq	4092a8 <ferror@plt+0x64b8>  // b.none
  4093f4:	ldr	w1, [x28, #152]
  4093f8:	add	w0, w26, #0x1
  4093fc:	cmp	w0, w1
  409400:	b.ge	4092a8 <ferror@plt+0x64b8>  // b.tcont
  409404:	ldr	w0, [x28, #2484]
  409408:	cmp	x20, #0xfd
  40940c:	add	w21, w22, #0x1
  409410:	sxtw	x3, w22
  409414:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  409418:	b.eq	4095a4 <ferror@plt+0x67b4>  // b.none
  40941c:	add	x0, x28, #0x8b0
  409420:	add	w26, w24, w21
  409424:	mov	w22, w21
  409428:	strb	w19, [x0, x3]
  40942c:	b	4092a8 <ferror@plt+0x64b8>
  409430:	ldr	x0, [x28, #2216]
  409434:	ldr	x20, [x0]
  409438:	cbz	x20, 4092a0 <ferror@plt+0x64b0>
  40943c:	mov	x2, #0x101                 	// #257
  409440:	mov	w1, #0x0                   	// #0
  409444:	mov	x0, x21
  409448:	str	x20, [x28, #2216]
  40944c:	bl	402a20 <memset@plt>
  409450:	ldr	x4, [x20, #16]
  409454:	mov	x0, x21
  409458:	ldr	w3, [x28, #152]
  40945c:	mov	x2, x27
  409460:	mov	x1, #0x101                 	// #257
  409464:	sub	w3, w3, w24
  409468:	sub	w3, w3, #0x1
  40946c:	bl	4028f0 <snprintf@plt>
  409470:	mov	w22, w0
  409474:	add	w26, w24, w0
  409478:	b	4092a8 <ferror@plt+0x64b8>
  40947c:	ldr	w1, [x28, #2484]
  409480:	add	x0, x28, #0x3d0
  409484:	add	w26, w22, w24
  409488:	cmp	w1, #0x0
  40948c:	ldr	x1, [sp, #96]
  409490:	cset	w2, eq  // eq = none
  409494:	str	w2, [x28, #2484]
  409498:	csel	x0, x0, x1, eq  // eq = none
  40949c:	bl	402840 <putp@plt>
  4094a0:	b	4092a8 <ferror@plt+0x64b8>
  4094a4:	mov	w1, #0x0                   	// #0
  4094a8:	mov	x0, x21
  4094ac:	mov	x2, #0x101                 	// #257
  4094b0:	bl	402a20 <memset@plt>
  4094b4:	ldr	x1, [x28, #2216]
  4094b8:	ldr	x0, [x1, #8]
  4094bc:	cbz	x0, 409548 <ferror@plt+0x6758>
  4094c0:	str	x0, [x28, #2216]
  4094c4:	ldr	x4, [x0, #16]
  4094c8:	mov	x2, x27
  4094cc:	ldr	w3, [x28, #152]
  4094d0:	add	x0, x28, #0x8b0
  4094d4:	mov	x1, #0x101                 	// #257
  4094d8:	sub	w3, w3, w24
  4094dc:	sub	w3, w3, #0x1
  4094e0:	bl	4028f0 <snprintf@plt>
  4094e4:	mov	w22, w0
  4094e8:	add	w26, w24, w0
  4094ec:	b	4092a8 <ferror@plt+0x64b8>
  4094f0:	cmp	w22, #0x0
  4094f4:	b.le	4092a0 <ferror@plt+0x64b0>
  4094f8:	sub	w3, w22, #0x1
  4094fc:	mov	w2, #0xff                  	// #255
  409500:	sub	w2, w2, w3
  409504:	add	x1, x21, w22, sxtw
  409508:	add	x0, x21, w3, sxtw
  40950c:	add	w26, w24, w3
  409510:	sxtw	x2, w2
  409514:	mov	w22, w3
  409518:	bl	402720 <memmove@plt>
  40951c:	strb	wzr, [x21, #256]
  409520:	b	4092a8 <ferror@plt+0x64b8>
  409524:	mov	x0, #0x18                  	// #24
  409528:	bl	405e48 <ferror@plt+0x3058>
  40952c:	mov	x20, x0
  409530:	adrp	x1, 415000 <ferror@plt+0x12210>
  409534:	add	x0, x1, #0x3d0
  409538:	str	x20, [x28, #2208]
  40953c:	bl	405fd8 <ferror@plt+0x31e8>
  409540:	str	x0, [x20, #16]
  409544:	b	409168 <ferror@plt+0x6378>
  409548:	mov	x0, x1
  40954c:	b	4094c4 <ferror@plt+0x66d4>
  409550:	cmp	w21, #0x31
  409554:	b.le	409590 <ferror@plt+0x67a0>
  409558:	ldr	x1, [x19, #8]
  40955c:	mov	x0, x20
  409560:	str	xzr, [x1]
  409564:	bl	402bc0 <free@plt>
  409568:	add	x0, x28, #0x8b0
  40956c:	bl	405fd8 <ferror@plt+0x31e8>
  409570:	str	x0, [x19, #16]
  409574:	ldr	x0, [x23]
  409578:	str	x0, [x19]
  40957c:	cbz	x0, 409584 <ferror@plt+0x6794>
  409580:	str	x19, [x0, #8]
  409584:	str	x23, [x19, #8]
  409588:	str	x19, [x23]
  40958c:	b	409210 <ferror@plt+0x6420>
  409590:	mov	x0, #0x18                  	// #24
  409594:	bl	405e48 <ferror@plt+0x3058>
  409598:	mov	x19, x0
  40959c:	str	x0, [x28, #2216]
  4095a0:	b	409568 <ferror@plt+0x6778>
  4095a4:	add	w0, w24, w20
  4095a8:	add	w0, w0, #0x1
  4095ac:	cmp	w1, w0
  4095b0:	b.le	40941c <ferror@plt+0x662c>
  4095b4:	mov	w2, #0xff                  	// #255
  4095b8:	sub	w2, w2, w22
  4095bc:	add	x0, x28, #0x8b0
  4095c0:	str	x3, [sp, #104]
  4095c4:	add	x1, x0, x3
  4095c8:	sxtw	x2, w2
  4095cc:	add	x0, x0, w21, sxtw
  4095d0:	bl	402720 <memmove@plt>
  4095d4:	ldr	x3, [sp, #104]
  4095d8:	b	40941c <ferror@plt+0x662c>
  4095dc:	nop
  4095e0:	sub	sp, sp, #0x970
  4095e4:	mov	w3, #0x3a                  	// #58
  4095e8:	stp	x29, x30, [sp, #80]
  4095ec:	add	x29, sp, #0x50
  4095f0:	stp	x27, x28, [sp, #160]
  4095f4:	adrp	x28, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  4095f8:	add	x2, x28, #0x428
  4095fc:	stp	x19, x20, [sp, #96]
  409600:	mov	w19, w1
  409604:	ldur	w4, [x2, #-216]
  409608:	str	w0, [sp, #180]
  40960c:	sub	w0, w4, #0x4
  409610:	str	x2, [sp, #192]
  409614:	ldr	w2, [x2, #152]
  409618:	str	w0, [sp, #264]
  40961c:	cmp	w2, #0xa
  409620:	b.le	409648 <ferror@plt+0x6858>
  409624:	mov	w0, #0xa2e9                	// #41705
  409628:	movk	w0, #0x2e8b, lsl #16
  40962c:	smull	x0, w2, w0
  409630:	asr	x0, x0, #33
  409634:	sub	w0, w0, w2, asr #31
  409638:	udiv	w1, w3, w0
  40963c:	msub	w0, w1, w0, w3
  409640:	cmp	w0, #0x0
  409644:	cinc	w3, w1, ne  // ne = any
  409648:	sub	w0, w4, #0x4
  40964c:	cmp	w0, w3
  409650:	b.lt	4098d8 <ferror@plt+0x6ae8>  // b.tstop
  409654:	sub	w1, w4, #0x4
  409658:	mov	w3, #0x3a                  	// #58
  40965c:	sdiv	w0, w3, w1
  409660:	msub	w3, w0, w1, w3
  409664:	cmp	w3, #0x0
  409668:	cinc	w0, w0, ne  // ne = any
  40966c:	cmp	w0, #0x1
  409670:	b.le	4098b4 <ferror@plt+0x6ac4>
  409674:	sdiv	w0, w2, w0
  409678:	mov	w5, #0x21                  	// #33
  40967c:	mov	w3, #0xb                   	// #11
  409680:	cmp	w0, w5
  409684:	csel	w0, w0, w5, le
  409688:	str	w0, [sp, #268]
  40968c:	subs	w0, w0, w3
  409690:	str	w0, [sp, #200]
  409694:	b.mi	4098d8 <ferror@plt+0x6ae8>  // b.first
  409698:	ldr	x3, [sp, #192]
  40969c:	adrp	x0, 429000 <ferror@plt+0x26210>
  4096a0:	stp	x21, x22, [sp, #112]
  4096a4:	ldr	x0, [x0, #816]
  4096a8:	stp	x23, x24, [sp, #128]
  4096ac:	ldr	w1, [x3, #2488]
  4096b0:	stp	x25, x26, [sp, #144]
  4096b4:	cmp	w1, w2
  4096b8:	str	x0, [sp, #184]
  4096bc:	b.ne	4096cc <ferror@plt+0x68dc>  // b.any
  4096c0:	ldr	w0, [x3, #2492]
  4096c4:	cmp	w4, w0
  4096c8:	b.eq	4096e0 <ferror@plt+0x68f0>  // b.none
  4096cc:	ldr	x1, [sp, #192]
  4096d0:	add	x0, x1, #0x370
  4096d4:	str	w2, [x1, #2488]
  4096d8:	str	w4, [x1, #2492]
  4096dc:	bl	402840 <putp@plt>
  4096e0:	and	w1, w19, #0x1
  4096e4:	str	w1, [sp, #204]
  4096e8:	ldr	w1, [sp, #200]
  4096ec:	adrp	x0, 429000 <ferror@plt+0x26210>
  4096f0:	mov	x26, #0x0                   	// #0
  4096f4:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4096f8:	sub	w1, w1, #0x2
  4096fc:	str	w1, [sp, #248]
  409700:	ldr	x1, [sp, #184]
  409704:	adrp	x21, 415000 <ferror@plt+0x12210>
  409708:	ldr	x0, [x0, #688]
  40970c:	add	x2, x1, #0xf0
  409710:	str	x2, [sp, #224]
  409714:	add	x1, x1, #0x308
  409718:	ldr	x2, [sp, #192]
  40971c:	str	x1, [sp, #256]
  409720:	add	x23, sp, #0x118
  409724:	add	x22, x22, #0xd28
  409728:	add	x25, x2, #0x328
  40972c:	add	x21, x21, #0x3d0
  409730:	bl	402c40 <fflush@plt>
  409734:	mov	x28, x26
  409738:	adrp	x0, 411000 <ferror@plt+0xe210>
  40973c:	add	x0, x0, #0x920
  409740:	str	x0, [sp, #232]
  409744:	adrp	x0, 411000 <ferror@plt+0xe210>
  409748:	add	x0, x0, #0x820
  40974c:	adrp	x27, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409750:	add	x1, x27, #0xb58
  409754:	str	x1, [sp, #208]
  409758:	str	x0, [sp, #216]
  40975c:	adrp	x0, 411000 <ferror@plt+0xe210>
  409760:	add	x0, x0, #0x928
  409764:	str	x0, [sp, #240]
  409768:	ldr	x0, [sp, #224]
  40976c:	mov	w24, w28
  409770:	ldr	x20, [sp, #208]
  409774:	ldrb	w27, [x0, x28]
  409778:	ldr	w0, [sp, #204]
  40977c:	and	w19, w27, #0x7f
  409780:	ldr	w1, [sp, #248]
  409784:	cmp	w0, #0x0
  409788:	ldr	w0, [sp, #180]
  40978c:	sub	w19, w19, #0x25
  409790:	ccmp	w0, w28, #0x0, ne  // ne = any
  409794:	and	x19, x19, #0xff
  409798:	ldr	x0, [sp, #184]
  40979c:	add	x6, x0, #0x248
  4097a0:	ldr	x0, [x20, x19, lsl #3]
  4097a4:	csel	x26, x21, x6, ne  // ne = any
  4097a8:	bl	4079b8 <ferror@plt+0x4bc8>
  4097ac:	mov	w3, w0
  4097b0:	ldr	x4, [x20, x19, lsl #3]
  4097b4:	mov	x1, #0x58                  	// #88
  4097b8:	ldr	x2, [sp, #232]
  4097bc:	mov	x0, x23
  4097c0:	bl	4028f0 <snprintf@plt>
  4097c4:	ldr	x0, [x22, x19, lsl #3]
  4097c8:	mov	w1, #0x7                   	// #7
  4097cc:	bl	4079b8 <ferror@plt+0x4bc8>
  4097d0:	mov	w1, w0
  4097d4:	ldr	x2, [x22, x19, lsl #3]
  4097d8:	ldr	x0, [sp, #216]
  4097dc:	bl	404408 <ferror@plt+0x1618>
  4097e0:	bl	407920 <ferror@plt+0x4b30>
  4097e4:	mov	w20, w0
  4097e8:	add	x0, x23, #0x2
  4097ec:	bl	407920 <ferror@plt+0x4b30>
  4097f0:	ldr	x1, [sp, #192]
  4097f4:	mov	w8, w0
  4097f8:	mov	x3, x21
  4097fc:	ldur	w1, [x1, #-220]
  409800:	cbnz	w1, 409924 <ferror@plt+0x6b34>
  409804:	add	w20, w20, #0x7
  409808:	ldr	x0, [x22, x19, lsl #3]
  40980c:	tbz	w27, #7, 409904 <ferror@plt+0x6b14>
  409810:	ldr	x10, [sp, #256]
  409814:	mov	x7, x21
  409818:	ldr	w1, [sp, #180]
  40981c:	mov	x5, x10
  409820:	cmp	w1, w24
  409824:	b.eq	4098a4 <ferror@plt+0x6ab4>  // b.none
  409828:	mov	w4, #0x2a                  	// #42
  40982c:	ldr	w1, [sp, #200]
  409830:	mov	x6, x26
  409834:	ldr	x2, [sp, #240]
  409838:	add	w8, w1, w8
  40983c:	str	w20, [sp]
  409840:	mov	x1, #0x800                 	// #2048
  409844:	str	w20, [sp, #8]
  409848:	add	x28, x28, #0x1
  40984c:	stp	x0, x25, [sp, #16]
  409850:	add	x0, sp, #0x170
  409854:	stp	x10, x26, [sp, #32]
  409858:	str	w8, [sp, #48]
  40985c:	str	w8, [sp, #56]
  409860:	stp	x23, x25, [sp, #64]
  409864:	bl	4028f0 <snprintf@plt>
  409868:	add	x0, sp, #0x170
  40986c:	bl	402840 <putp@plt>
  409870:	cmp	x28, #0x3a
  409874:	b.ne	409768 <ferror@plt+0x6978>  // b.any
  409878:	ldr	x0, [sp, #192]
  40987c:	add	x0, x0, #0x430
  409880:	bl	402840 <putp@plt>
  409884:	ldp	x29, x30, [sp, #80]
  409888:	ldp	x19, x20, [sp, #96]
  40988c:	ldp	x21, x22, [sp, #112]
  409890:	ldp	x23, x24, [sp, #128]
  409894:	ldp	x25, x26, [sp, #144]
  409898:	ldp	x27, x28, [sp, #160]
  40989c:	add	sp, sp, #0x970
  4098a0:	ret
  4098a4:	ldr	x1, [sp, #184]
  4098a8:	ldr	x10, [sp, #256]
  4098ac:	add	x7, x1, #0x248
  4098b0:	b	409828 <ferror@plt+0x6a38>
  4098b4:	mov	w0, w2
  4098b8:	mov	w5, #0x20                  	// #32
  4098bc:	cmp	w0, w5
  4098c0:	mov	w3, #0xa                   	// #10
  4098c4:	csel	w0, w0, w5, le
  4098c8:	str	w0, [sp, #268]
  4098cc:	subs	w0, w0, w3
  4098d0:	str	w0, [sp, #200]
  4098d4:	b.pl	409698 <ferror@plt+0x68a8>  // b.nfrst
  4098d8:	adrp	x0, 411000 <ferror@plt+0xe210>
  4098dc:	add	x0, x0, #0xac0
  4098e0:	bl	402840 <putp@plt>
  4098e4:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4098e8:	ldr	x0, [x0, #2800]
  4098ec:	bl	402840 <putp@plt>
  4098f0:	ldp	x29, x30, [sp, #80]
  4098f4:	ldp	x19, x20, [sp, #96]
  4098f8:	ldp	x27, x28, [sp, #160]
  4098fc:	add	sp, sp, #0x970
  409900:	ret
  409904:	ldr	w1, [sp, #180]
  409908:	cmp	w1, w24
  40990c:	b.eq	409950 <ferror@plt+0x6b60>  // b.none
  409910:	mov	x7, x21
  409914:	mov	x5, x25
  409918:	mov	x10, x21
  40991c:	mov	w4, #0x20                  	// #32
  409920:	b	40982c <ferror@plt+0x6a3c>
  409924:	ldr	w2, [sp, #264]
  409928:	ldr	w0, [sp, #268]
  40992c:	str	w8, [sp, #252]
  409930:	sdiv	w1, w28, w2
  409934:	mul	w0, w1, w0
  409938:	msub	w1, w1, w2, w28
  40993c:	add	w1, w1, #0x4
  409940:	bl	4055d8 <ferror@plt+0x27e8>
  409944:	mov	x3, x0
  409948:	ldr	w8, [sp, #252]
  40994c:	b	409804 <ferror@plt+0x6a14>
  409950:	ldr	x1, [sp, #184]
  409954:	mov	x5, x25
  409958:	mov	x10, x21
  40995c:	mov	w4, #0x20                  	// #32
  409960:	add	x7, x1, #0x248
  409964:	b	40982c <ferror@plt+0x6a3c>
  409968:	sub	sp, sp, #0x840
  40996c:	stp	x29, x30, [sp, #16]
  409970:	add	x29, sp, #0x10
  409974:	stp	x19, x20, [sp, #32]
  409978:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40997c:	add	x19, x19, #0x428
  409980:	mov	x20, x0
  409984:	stp	x21, x22, [sp, #48]
  409988:	adrp	x21, 415000 <ferror@plt+0x12210>
  40998c:	ldur	w0, [x19, #-220]
  409990:	add	x21, x21, #0x3d0
  409994:	cbnz	w0, 409a1c <ferror@plt+0x6c2c>
  409998:	adrp	x2, 429000 <ferror@plt+0x26210>
  40999c:	ldr	w1, [x19, #152]
  4099a0:	mov	x0, x20
  4099a4:	ldr	x22, [x2, #816]
  4099a8:	sub	w1, w1, #0x2
  4099ac:	bl	4079b8 <ferror@plt+0x4bc8>
  4099b0:	mov	w5, w0
  4099b4:	add	x22, x22, #0x1c8
  4099b8:	mov	x6, x20
  4099bc:	mov	x4, x22
  4099c0:	mov	x3, x21
  4099c4:	add	x7, x19, #0x3f0
  4099c8:	sub	x0, x19, #0xb0
  4099cc:	adrp	x2, 411000 <ferror@plt+0xe210>
  4099d0:	add	x19, x19, #0x430
  4099d4:	add	x2, x2, #0x950
  4099d8:	stp	x19, x0, [sp]
  4099dc:	mov	x1, #0x800                 	// #2048
  4099e0:	add	x0, sp, #0x40
  4099e4:	bl	4028f0 <snprintf@plt>
  4099e8:	add	x0, sp, #0x40
  4099ec:	bl	402840 <putp@plt>
  4099f0:	adrp	x0, 429000 <ferror@plt+0x26210>
  4099f4:	ldr	x0, [x0, #688]
  4099f8:	bl	402c40 <fflush@plt>
  4099fc:	mov	w0, #0x12d0                	// #4816
  409a00:	movk	w0, #0x13, lsl #16
  409a04:	bl	402cd0 <usleep@plt>
  409a08:	ldp	x29, x30, [sp, #16]
  409a0c:	ldp	x19, x20, [sp, #32]
  409a10:	ldp	x21, x22, [sp, #48]
  409a14:	add	sp, sp, #0x840
  409a18:	ret
  409a1c:	ldr	w1, [x19, #2204]
  409a20:	mov	w0, #0x0                   	// #0
  409a24:	bl	4055d8 <ferror@plt+0x27e8>
  409a28:	mov	x21, x0
  409a2c:	b	409998 <ferror@plt+0x6ba8>
  409a30:	stp	x29, x30, [sp, #-16]!
  409a34:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409a38:	adrp	x0, 429000 <ferror@plt+0x26210>
  409a3c:	mov	x29, sp
  409a40:	ldr	x1, [x0, #816]
  409a44:	ldr	x0, [x2, #2248]
  409a48:	add	x1, x1, #0x328
  409a4c:	bl	404408 <ferror@plt+0x1618>
  409a50:	ldp	x29, x30, [sp], #16
  409a54:	b	409968 <ferror@plt+0x6b78>
  409a58:	stp	x29, x30, [sp, #-32]!
  409a5c:	mov	x29, sp
  409a60:	bl	409138 <ferror@plt+0x6348>
  409a64:	ldrb	w2, [x0]
  409a68:	cmp	w2, #0x1b
  409a6c:	b.eq	409aac <ferror@plt+0x6cbc>  // b.none
  409a70:	adrp	x1, 429000 <ferror@plt+0x26210>
  409a74:	add	x1, x1, #0x328
  409a78:	ldr	w1, [x1, #72]
  409a7c:	cbnz	w1, 409aac <ferror@plt+0x6cbc>
  409a80:	cbz	w2, 409aa0 <ferror@plt+0x6cb0>
  409a84:	add	x1, sp, #0x1c
  409a88:	bl	407478 <ferror@plt+0x4688>
  409a8c:	cbz	w0, 409ab4 <ferror@plt+0x6cc4>
  409a90:	ldr	s0, [sp, #28]
  409a94:	fcvtzs	w0, s0
  409a98:	ldp	x29, x30, [sp], #32
  409a9c:	ret
  409aa0:	mov	w0, #0x2                   	// #2
  409aa4:	movk	w0, #0x8000, lsl #16
  409aa8:	b	409a98 <ferror@plt+0x6ca8>
  409aac:	mov	w0, #0x80000001            	// #-2147483647
  409ab0:	b	409a98 <ferror@plt+0x6ca8>
  409ab4:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409ab8:	ldr	x0, [x0, #2128]
  409abc:	bl	409968 <ferror@plt+0x6b78>
  409ac0:	mov	w0, #0x80000000            	// #-2147483648
  409ac4:	b	409a98 <ferror@plt+0x6ca8>
  409ac8:	stp	x29, x30, [sp, #-48]!
  409acc:	cmp	w0, #0x43
  409ad0:	mov	x29, sp
  409ad4:	stp	x19, x20, [sp, #16]
  409ad8:	adrp	x19, 429000 <ferror@plt+0x26210>
  409adc:	add	x19, x19, #0x328
  409ae0:	ldr	x20, [x19, #8]
  409ae4:	b.eq	409c2c <ferror@plt+0x6e3c>  // b.none
  409ae8:	b.gt	409b18 <ferror@plt+0x6d28>
  409aec:	cmp	w0, #0x32
  409af0:	b.eq	409c54 <ferror@plt+0x6e64>  // b.none
  409af4:	cmp	w0, #0x33
  409af8:	b.ne	409b44 <ferror@plt+0x6d54>  // b.any
  409afc:	ldr	w1, [x19, #68]
  409b00:	cbnz	w1, 409b98 <ferror@plt+0x6da8>
  409b04:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409b08:	ldp	x19, x20, [sp, #16]
  409b0c:	ldp	x29, x30, [sp], #48
  409b10:	ldr	x0, [x0, #2528]
  409b14:	b	409968 <ferror@plt+0x6b78>
  409b18:	cmp	w0, #0x6d
  409b1c:	b.eq	409c18 <ferror@plt+0x6e28>  // b.none
  409b20:	cmp	w0, #0x74
  409b24:	b.ne	409b78 <ferror@plt+0x6d88>  // b.any
  409b28:	ldr	w0, [x20, #204]
  409b2c:	tbnz	w0, #13, 409bf8 <ferror@plt+0x6e08>
  409b30:	orr	w0, w0, #0x2000
  409b34:	str	w0, [x20, #204]
  409b38:	ldp	x19, x20, [sp, #16]
  409b3c:	ldp	x29, x30, [sp], #48
  409b40:	ret
  409b44:	cmp	w0, #0x31
  409b48:	b.ne	409b38 <ferror@plt+0x6d48>  // b.any
  409b4c:	ldr	w1, [x20, #204]
  409b50:	and	w2, w1, #0xffff7fff
  409b54:	eor	w0, w1, #0x8000
  409b58:	tst	x1, #0x400000
  409b5c:	csel	w0, w0, w2, eq  // eq = none
  409b60:	and	w0, w0, #0xffbfffff
  409b64:	orr	w0, w0, #0x2000
  409b68:	str	w0, [x20, #204]
  409b6c:	ldp	x19, x20, [sp, #16]
  409b70:	ldp	x29, x30, [sp], #48
  409b74:	ret
  409b78:	cmp	w0, #0x6c
  409b7c:	b.ne	409b38 <ferror@plt+0x6d48>  // b.any
  409b80:	ldr	w0, [x20, #204]
  409b84:	eor	w0, w0, #0x4000
  409b88:	str	w0, [x20, #204]
  409b8c:	ldp	x19, x20, [sp, #16]
  409b90:	ldp	x29, x30, [sp], #48
  409b94:	ret
  409b98:	str	x21, [sp, #32]
  409b9c:	adrp	x21, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409ba0:	add	x21, x21, #0x818
  409ba4:	sub	w1, w1, #0x1
  409ba8:	ldr	x0, [x21, #440]
  409bac:	bl	404408 <ferror@plt+0x1618>
  409bb0:	bl	409a58 <ferror@plt+0x6c68>
  409bb4:	mov	w1, #0x80000003            	// #-2147483645
  409bb8:	cmp	w0, w1
  409bbc:	b.lt	409cc8 <ferror@plt+0x6ed8>  // b.tstop
  409bc0:	tbnz	w0, #31, 409cdc <ferror@plt+0x6eec>
  409bc4:	ldr	w1, [x19, #68]
  409bc8:	cmp	w1, w0
  409bcc:	b.le	409cdc <ferror@plt+0x6eec>
  409bd0:	ldr	w1, [x20, #204]
  409bd4:	adrp	x2, 428000 <ferror@plt+0x25210>
  409bd8:	mov	w3, #0x2000                	// #8192
  409bdc:	and	w1, w1, #0xffff7fff
  409be0:	movk	w3, #0x40, lsl #16
  409be4:	str	w0, [x2, #3904]
  409be8:	orr	w0, w1, w3
  409bec:	ldr	x21, [sp, #32]
  409bf0:	str	w0, [x20, #204]
  409bf4:	b	409b38 <ferror@plt+0x6d48>
  409bf8:	ldr	w1, [x20, #212]
  409bfc:	add	w1, w1, #0x1
  409c00:	cmp	w1, #0x2
  409c04:	b.le	409cc0 <ferror@plt+0x6ed0>
  409c08:	and	w0, w0, #0xffffdfff
  409c0c:	str	w0, [x20, #204]
  409c10:	str	wzr, [x20, #212]
  409c14:	b	409b38 <ferror@plt+0x6d48>
  409c18:	ldr	w0, [x20, #204]
  409c1c:	tbnz	w0, #12, 409c98 <ferror@plt+0x6ea8>
  409c20:	orr	w0, w0, #0x1000
  409c24:	str	w0, [x20, #204]
  409c28:	b	409b38 <ferror@plt+0x6d48>
  409c2c:	adrp	x0, 428000 <ferror@plt+0x25210>
  409c30:	ldr	w1, [x20, #204]
  409c34:	ldr	w0, [x0, #948]
  409c38:	cbz	w0, 409c40 <ferror@plt+0x6e50>
  409c3c:	tbz	w1, #4, 409cd0 <ferror@plt+0x6ee0>
  409c40:	eor	w1, w1, #0x80000
  409c44:	str	w1, [x20, #204]
  409c48:	ldp	x19, x20, [sp, #16]
  409c4c:	ldp	x29, x30, [sp], #48
  409c50:	ret
  409c54:	ldr	w0, [x19, #68]
  409c58:	cbz	w0, 409b04 <ferror@plt+0x6d14>
  409c5c:	adrp	x1, 428000 <ferror@plt+0x25210>
  409c60:	add	x1, x1, #0x390
  409c64:	ldr	w0, [x20, #204]
  409c68:	mov	w4, #0xffffffff            	// #-1
  409c6c:	ldr	w3, [x1, #2992]
  409c70:	eor	w2, w0, #0x400000
  409c74:	str	w4, [x1, #2992]
  409c78:	cmp	w3, #0x0
  409c7c:	csel	w0, w2, w0, lt  // lt = tstop
  409c80:	orr	w1, w0, #0x8000
  409c84:	tst	x0, #0x400000
  409c88:	csel	w0, w1, w0, eq  // eq = none
  409c8c:	orr	w0, w0, #0x2000
  409c90:	str	w0, [x20, #204]
  409c94:	b	409b38 <ferror@plt+0x6d48>
  409c98:	ldr	w1, [x20, #216]
  409c9c:	add	w1, w1, #0x1
  409ca0:	cmp	w1, #0x2
  409ca4:	b.le	409cb8 <ferror@plt+0x6ec8>
  409ca8:	and	w0, w0, #0xffffefff
  409cac:	str	w0, [x20, #204]
  409cb0:	str	wzr, [x20, #216]
  409cb4:	b	409b38 <ferror@plt+0x6d48>
  409cb8:	str	w1, [x20, #216]
  409cbc:	b	409b38 <ferror@plt+0x6d48>
  409cc0:	str	w1, [x20, #212]
  409cc4:	b	409b38 <ferror@plt+0x6d48>
  409cc8:	ldr	x21, [sp, #32]
  409ccc:	b	409b38 <ferror@plt+0x6d48>
  409cd0:	ldp	x19, x20, [sp, #16]
  409cd4:	ldp	x29, x30, [sp], #48
  409cd8:	b	409a30 <ferror@plt+0x6c40>
  409cdc:	ldp	x19, x20, [sp, #16]
  409ce0:	ldr	x0, [x21, #432]
  409ce4:	ldr	x21, [sp, #32]
  409ce8:	ldp	x29, x30, [sp], #48
  409cec:	b	409968 <ferror@plt+0x6b78>
  409cf0:	stp	x29, x30, [sp, #-368]!
  409cf4:	adrp	x7, 429000 <ferror@plt+0x26210>
  409cf8:	mov	x29, sp
  409cfc:	stp	x27, x28, [sp, #80]
  409d00:	add	x27, x7, #0x328
  409d04:	stp	x19, x20, [sp, #16]
  409d08:	mov	w19, w0
  409d0c:	sub	w0, w0, #0xf
  409d10:	stp	x23, x24, [sp, #48]
  409d14:	cmp	w0, #0x6b
  409d18:	ldr	x23, [x27, #8]
  409d1c:	b.hi	409ef8 <ferror@plt+0x7108>  // b.pmore
  409d20:	adrp	x1, 411000 <ferror@plt+0xe210>
  409d24:	add	x1, x1, #0xcb8
  409d28:	ldrh	w0, [x1, w0, uxtw #1]
  409d2c:	adr	x1, 409d38 <ferror@plt+0x6f48>
  409d30:	add	x0, x1, w0, sxth #2
  409d34:	br	x0
  409d38:	stp	x25, x26, [sp, #64]
  409d3c:	ldrb	w0, [x28]
  409d40:	cmp	w0, #0x21
  409d44:	b.eq	40a4dc <ferror@plt+0x76ec>  // b.none
  409d48:	mov	x0, x28
  409d4c:	adrp	x1, 411000 <ferror@plt+0xe210>
  409d50:	add	x1, x1, #0x970
  409d54:	bl	402a50 <strpbrk@plt>
  409d58:	mov	x25, x0
  409d5c:	cbz	x0, 40a524 <ferror@plt+0x7734>
  409d60:	mov	w0, #0x1                   	// #1
  409d64:	str	w0, [sp, #104]
  409d68:	ldrb	w0, [x25]
  409d6c:	adrp	x23, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409d70:	mov	x26, #0x0                   	// #0
  409d74:	add	x23, x23, #0xd28
  409d78:	strb	wzr, [x25]
  409d7c:	str	w0, [sp, #108]
  409d80:	b	409d90 <ferror@plt+0x6fa0>
  409d84:	add	x26, x26, #0x1
  409d88:	cmp	x26, #0x3a
  409d8c:	b.eq	40a558 <ferror@plt+0x7768>  // b.none
  409d90:	ldr	x0, [x23, x26, lsl #3]
  409d94:	mov	x1, x28
  409d98:	mov	w24, w26
  409d9c:	bl	402b60 <strcmp@plt>
  409da0:	cbnz	w0, 409d84 <ferror@plt+0x6f94>
  409da4:	ldrb	w0, [x25, #1]
  409da8:	cbz	w0, 40a500 <ferror@plt+0x7710>
  409dac:	ldr	x0, [sp, #96]
  409db0:	ldr	x0, [x0, #1416]
  409db4:	cbz	x0, 409dcc <ferror@plt+0x6fdc>
  409db8:	bl	402780 <strlen@plt>
  409dbc:	mov	x1, #0xfef8                	// #65272
  409dc0:	movk	x1, #0x7fff, lsl #16
  409dc4:	cmp	x0, x1
  409dc8:	b.hi	40a530 <ferror@plt+0x7740>  // b.pmore
  409dcc:	mov	x0, #0x38                  	// #56
  409dd0:	bl	405e48 <ferror@plt+0x3058>
  409dd4:	mov	x19, x0
  409dd8:	ldr	w0, [sp, #108]
  409ddc:	add	x5, x25, #0x1
  409de0:	cmp	w0, #0x3d
  409de4:	str	w0, [x19, #40]
  409de8:	ldr	w0, [sp, #104]
  409dec:	str	w0, [x19, #44]
  409df0:	str	w24, [x19, #48]
  409df4:	b.eq	40a56c <ferror@plt+0x777c>  // b.none
  409df8:	add	x1, x20, #0x468
  409dfc:	sbfiz	x24, x24, #5, #32
  409e00:	add	x3, x1, x24
  409e04:	add	x0, x20, #0x10
  409e08:	add	x2, x20, #0x8
  409e0c:	adrp	x6, 411000 <ferror@plt+0xe210>
  409e10:	ldr	w4, [x1, x24]
  409e14:	add	x6, x6, #0x650
  409e18:	ldr	w1, [x3, #8]
  409e1c:	add	x20, x27, #0xcd0
  409e20:	mov	w3, w4
  409e24:	cmp	w1, #0x0
  409e28:	mov	x1, #0x200                 	// #512
  409e2c:	csel	x2, x2, x0, ne  // ne = any
  409e30:	mov	x0, x20
  409e34:	bl	4028f0 <snprintf@plt>
  409e38:	mov	x0, x20
  409e3c:	bl	405fd8 <ferror@plt+0x31e8>
  409e40:	str	x0, [x19, #32]
  409e44:	stp	x21, x22, [x19, #8]
  409e48:	add	x0, sp, #0x70
  409e4c:	bl	405fd8 <ferror@plt+0x31e8>
  409e50:	ldr	x20, [x27, #8]
  409e54:	ldr	x21, [x20, #1416]
  409e58:	str	x0, [x19, #24]
  409e5c:	ldr	x0, [x20, #1400]
  409e60:	str	x0, [x19]
  409e64:	ldr	w0, [x20, #1408]
  409e68:	str	x19, [x20, #1400]
  409e6c:	add	w0, w0, #0x1
  409e70:	str	w0, [x20, #1408]
  409e74:	cbz	x21, 40a53c <ferror@plt+0x774c>
  409e78:	mov	x0, x21
  409e7c:	bl	402780 <strlen@plt>
  409e80:	mov	x19, x0
  409e84:	add	x0, sp, #0x70
  409e88:	bl	402780 <strlen@plt>
  409e8c:	mov	x1, x0
  409e90:	add	x1, x19, x1
  409e94:	mov	x0, x21
  409e98:	add	x1, x1, #0x6
  409e9c:	bl	405808 <ferror@plt+0x2a18>
  409ea0:	mov	x19, x0
  409ea4:	str	x0, [x20, #1416]
  409ea8:	ldr	w0, [x20, #1408]
  409eac:	adrp	x3, 411000 <ferror@plt+0xe210>
  409eb0:	add	x3, x3, #0x968
  409eb4:	add	x2, sp, #0x70
  409eb8:	cmp	w0, #0x1
  409ebc:	adrp	x1, 415000 <ferror@plt+0x12210>
  409ec0:	add	x1, x1, #0x3d0
  409ec4:	adrp	x0, 411000 <ferror@plt+0xe210>
  409ec8:	csel	x1, x3, x1, gt
  409ecc:	add	x0, x0, #0x978
  409ed0:	bl	404408 <ferror@plt+0x1618>
  409ed4:	mov	x1, x0
  409ed8:	mov	x0, x19
  409edc:	bl	402a10 <strcat@plt>
  409ee0:	ldr	x1, [x27, #8]
  409ee4:	ldp	x21, x22, [sp, #32]
  409ee8:	ldr	w0, [x1, #204]
  409eec:	ldp	x25, x26, [sp, #64]
  409ef0:	orr	w0, w0, #0x200000
  409ef4:	str	w0, [x1, #204]
  409ef8:	ldp	x19, x20, [sp, #16]
  409efc:	ldp	x23, x24, [sp, #48]
  409f00:	ldp	x27, x28, [sp, #80]
  409f04:	ldp	x29, x30, [sp], #368
  409f08:	ret
  409f0c:	adrp	x0, 428000 <ferror@plt+0x25210>
  409f10:	ldr	w0, [x0, #948]
  409f14:	cbz	w0, 409f20 <ferror@plt+0x7130>
  409f18:	ldr	w0, [x23, #204]
  409f1c:	tbz	w0, #4, 40a3b0 <ferror@plt+0x75c0>
  409f20:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409f24:	ldr	x0, [x0, #2440]
  409f28:	bl	409138 <ferror@plt+0x6348>
  409f2c:	mov	x1, x0
  409f30:	ldrb	w0, [x0]
  409f34:	cmp	w0, #0x1b
  409f38:	b.eq	409ef8 <ferror@plt+0x7108>  // b.none
  409f3c:	mov	w2, w19
  409f40:	mov	x0, x23
  409f44:	bl	404b38 <ferror@plt+0x1d48>
  409f48:	cbz	x0, 409ef8 <ferror@plt+0x7108>
  409f4c:	bl	409968 <ferror@plt+0x6b78>
  409f50:	b	409ef8 <ferror@plt+0x7108>
  409f54:	adrp	x0, 428000 <ferror@plt+0x25210>
  409f58:	ldr	w0, [x0, #948]
  409f5c:	cbz	w0, 409f68 <ferror@plt+0x7178>
  409f60:	ldr	w0, [x23, #204]
  409f64:	tbz	w0, #4, 40a3b0 <ferror@plt+0x75c0>
  409f68:	adrp	x19, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409f6c:	add	x19, x19, #0x818
  409f70:	ldr	w1, [x23, #208]
  409f74:	ldr	x0, [x19, #328]
  409f78:	bl	404408 <ferror@plt+0x1618>
  409f7c:	bl	409a58 <ferror@plt+0x6c68>
  409f80:	mov	w1, #0x80000003            	// #-2147483645
  409f84:	cmp	w0, w1
  409f88:	b.lt	409ef8 <ferror@plt+0x7108>  // b.tstop
  409f8c:	tbnz	w0, #31, 40a4d0 <ferror@plt+0x76e0>
  409f90:	str	w0, [x23, #208]
  409f94:	b	409ef8 <ferror@plt+0x7108>
  409f98:	adrp	x20, 428000 <ferror@plt+0x25210>
  409f9c:	add	x20, x20, #0x390
  409fa0:	ldr	w0, [x20, #36]
  409fa4:	cbz	w0, 409fb0 <ferror@plt+0x71c0>
  409fa8:	ldr	w0, [x23, #204]
  409fac:	tbz	w0, #4, 40a3b0 <ferror@plt+0x75c0>
  409fb0:	stp	x21, x22, [sp, #32]
  409fb4:	cmp	w19, #0x6f
  409fb8:	adrp	x19, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  409fbc:	add	x19, x19, #0x818
  409fc0:	b.eq	40a4a4 <ferror@plt+0x76b4>  // b.none
  409fc4:	ldr	x2, [x19, #488]
  409fc8:	adrp	x22, 402000 <memcpy@plt-0x700>
  409fcc:	adrp	x21, 402000 <memcpy@plt-0x700>
  409fd0:	add	x22, x22, #0xcc0
  409fd4:	add	x21, x21, #0xb60
  409fd8:	ldr	w1, [x23, #1408]
  409fdc:	ldr	x0, [x19, #520]
  409fe0:	add	w1, w1, #0x1
  409fe4:	bl	404408 <ferror@plt+0x1618>
  409fe8:	bl	409138 <ferror@plt+0x6348>
  409fec:	mov	x28, x0
  409ff0:	ldrb	w0, [x0]
  409ff4:	cmp	w0, #0x1b
  409ff8:	b.eq	40a490 <ferror@plt+0x76a0>  // b.none
  409ffc:	adrp	x2, 412000 <ferror@plt+0xf210>
  40a000:	add	x0, sp, #0x70
  40a004:	add	x2, x2, #0xb60
  40a008:	mov	x3, x28
  40a00c:	mov	x1, #0x100                 	// #256
  40a010:	bl	4028f0 <snprintf@plt>
  40a014:	cbz	w0, 40a490 <ferror@plt+0x76a0>
  40a018:	ldr	x0, [x27, #8]
  40a01c:	str	x0, [sp, #96]
  40a020:	ldr	x23, [x0, #1400]
  40a024:	cbnz	x23, 40a034 <ferror@plt+0x7244>
  40a028:	b	409d38 <ferror@plt+0x6f48>
  40a02c:	ldr	x23, [x23]
  40a030:	cbz	x23, 409d38 <ferror@plt+0x6f48>
  40a034:	ldr	x0, [x23, #24]
  40a038:	mov	x1, x28
  40a03c:	bl	402b60 <strcmp@plt>
  40a040:	cbnz	w0, 40a02c <ferror@plt+0x723c>
  40a044:	ldr	x0, [x19, #504]
  40a048:	bl	409968 <ferror@plt+0x6b78>
  40a04c:	ldp	x21, x22, [sp, #32]
  40a050:	b	409ef8 <ferror@plt+0x7108>
  40a054:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a058:	ldr	w0, [x23, #204]
  40a05c:	ldr	w1, [x1, #948]
  40a060:	cbnz	w1, 40a420 <ferror@plt+0x7630>
  40a064:	eor	w0, w0, #0x4
  40a068:	and	w0, w0, #0xfffffffd
  40a06c:	str	w0, [x23, #204]
  40a070:	b	409ef8 <ferror@plt+0x7108>
  40a074:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a078:	ldr	w1, [x23, #204]
  40a07c:	ldr	w0, [x0, #948]
  40a080:	cbnz	w0, 40a404 <ferror@plt+0x7614>
  40a084:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a088:	add	x2, x2, #0x818
  40a08c:	eor	w1, w1, #0x40
  40a090:	ldr	x0, [x2, #576]
  40a094:	str	w1, [x23, #204]
  40a098:	tbz	w1, #6, 40a498 <ferror@plt+0x76a8>
  40a09c:	ldr	x1, [x2, #472]
  40a0a0:	bl	404408 <ferror@plt+0x1618>
  40a0a4:	bl	409968 <ferror@plt+0x6b78>
  40a0a8:	b	409ef8 <ferror@plt+0x7108>
  40a0ac:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a0b0:	ldr	w0, [x0, #948]
  40a0b4:	cbnz	w0, 40a428 <ferror@plt+0x7638>
  40a0b8:	ldrsw	x0, [x23, #348]
  40a0bc:	add	x2, x23, #0x64
  40a0c0:	ldr	w3, [x23, #200]
  40a0c4:	sub	x0, x0, #0x1
  40a0c8:	add	x0, x2, x0
  40a0cc:	cmp	x2, x0
  40a0d0:	b.cs	40a474 <ferror@plt+0x7684>  // b.hs, b.nlast
  40a0d4:	mov	x5, x2
  40a0d8:	b	40a0e4 <ferror@plt+0x72f4>
  40a0dc:	cmp	x2, x0
  40a0e0:	b.eq	40a478 <ferror@plt+0x7688>  // b.none
  40a0e4:	ldrb	w1, [x0]
  40a0e8:	mov	x4, x0
  40a0ec:	sub	x0, x0, #0x1
  40a0f0:	cmp	w1, w3
  40a0f4:	b.ne	40a0dc <ferror@plt+0x72ec>  // b.any
  40a0f8:	ldurb	w1, [x4, #-1]
  40a0fc:	sub	x4, x4, #0x2
  40a100:	cmp	w1, #0x3a
  40a104:	csel	x0, x4, x0, hi  // hi = pmore
  40a108:	cmp	x2, x0
  40a10c:	b.hi	409ef8 <ferror@plt+0x7108>  // b.pmore
  40a110:	b	40a178 <ferror@plt+0x7388>
  40a114:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a118:	ldr	w0, [x0, #948]
  40a11c:	cbnz	w0, 40a410 <ferror@plt+0x7620>
  40a120:	ldrsw	x4, [x23, #348]
  40a124:	add	x2, x23, #0x64
  40a128:	ldr	w3, [x23, #200]
  40a12c:	sub	x0, x4, #0x1
  40a130:	add	x0, x2, x0
  40a134:	cmp	x2, x0
  40a138:	b.cs	40a458 <ferror@plt+0x7668>  // b.hs, b.nlast
  40a13c:	mov	x5, x2
  40a140:	b	40a150 <ferror@plt+0x7360>
  40a144:	sub	x0, x0, #0x1
  40a148:	cmp	x0, x2
  40a14c:	b.eq	40a460 <ferror@plt+0x7670>  // b.none
  40a150:	ldrb	w1, [x0]
  40a154:	cmp	w1, w3
  40a158:	b.ne	40a144 <ferror@plt+0x7354>  // b.any
  40a15c:	ldrb	w1, [x0, #1]
  40a160:	add	x2, x2, x4
  40a164:	cmp	w1, #0x3a
  40a168:	cinc	x0, x0, hi  // hi = pmore
  40a16c:	add	x0, x0, #0x1
  40a170:	cmp	x0, x2
  40a174:	b.cs	409ef8 <ferror@plt+0x7108>  // b.hs, b.nlast
  40a178:	ldr	w1, [x23, #204]
  40a17c:	ldrb	w2, [x0]
  40a180:	and	w0, w1, #0xfffffffd
  40a184:	stp	w2, w0, [x23, #200]
  40a188:	b	409ef8 <ferror@plt+0x7108>
  40a18c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a190:	ldr	w0, [x0, #948]
  40a194:	cbnz	w0, 40a3c8 <ferror@plt+0x75d8>
  40a198:	ldr	x1, [x23, #1416]
  40a19c:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a1a0:	add	x2, x2, #0x818
  40a1a4:	ldr	x0, [x2, #528]
  40a1a8:	cbz	x1, 40a4bc <ferror@plt+0x76cc>
  40a1ac:	bl	404408 <ferror@plt+0x1618>
  40a1b0:	bl	409138 <ferror@plt+0x6348>
  40a1b4:	b	409ef8 <ferror@plt+0x7108>
  40a1b8:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a1bc:	ldr	w0, [x23, #204]
  40a1c0:	ldr	w1, [x1, #948]
  40a1c4:	cbnz	w1, 40a3a8 <ferror@plt+0x75b8>
  40a1c8:	eor	w0, w0, #0x20000
  40a1cc:	str	w0, [x23, #204]
  40a1d0:	b	409ef8 <ferror@plt+0x7108>
  40a1d4:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a1d8:	ldr	w0, [x23, #204]
  40a1dc:	ldr	w1, [x1, #948]
  40a1e0:	cbnz	w1, 40a3e0 <ferror@plt+0x75f0>
  40a1e4:	ldrsw	x2, [x23, #348]
  40a1e8:	eor	w19, w0, #0x2
  40a1ec:	str	w19, [x23, #204]
  40a1f0:	add	x0, x23, #0x64
  40a1f4:	mov	w1, #0x20                  	// #32
  40a1f8:	bl	402c90 <memchr@plt>
  40a1fc:	cbnz	x0, 409ef8 <ferror@plt+0x7108>
  40a200:	adrp	x1, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a204:	add	x1, x1, #0x818
  40a208:	ldr	x0, [x1, #304]
  40a20c:	tbz	w19, #1, 40a4c4 <ferror@plt+0x76d4>
  40a210:	ldr	x1, [x1, #472]
  40a214:	bl	404408 <ferror@plt+0x1618>
  40a218:	b	40a0a4 <ferror@plt+0x72b4>
  40a21c:	adrp	x1, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a220:	ldr	w0, [x23, #204]
  40a224:	ldr	w1, [x1, #952]
  40a228:	eor	w0, w0, #0x400
  40a22c:	str	w0, [x23, #204]
  40a230:	cbnz	w1, 409ef8 <ferror@plt+0x7108>
  40a234:	mov	x0, x23
  40a238:	bl	406db8 <ferror@plt+0x3fc8>
  40a23c:	ldp	x19, x20, [sp, #16]
  40a240:	ldp	x23, x24, [sp, #48]
  40a244:	ldp	x27, x28, [sp, #80]
  40a248:	ldp	x29, x30, [sp], #368
  40a24c:	ret
  40a250:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a254:	ldr	w0, [x23, #204]
  40a258:	ldr	w1, [x1, #948]
  40a25c:	cbnz	w1, 40a3d8 <ferror@plt+0x75e8>
  40a260:	eor	w0, w0, #0x80
  40a264:	str	w0, [x23, #204]
  40a268:	b	409ef8 <ferror@plt+0x7108>
  40a26c:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a270:	add	x0, x0, #0x428
  40a274:	ldr	x1, [x0, #2496]
  40a278:	cmp	x1, x23
  40a27c:	b.eq	40a288 <ferror@plt+0x7498>  // b.none
  40a280:	str	x23, [x0, #2496]
  40a284:	str	wzr, [x0, #2504]
  40a288:	ldr	w1, [x23, #204]
  40a28c:	tbnz	w1, #5, 40a448 <ferror@plt+0x7658>
  40a290:	ldr	w2, [x0, #2504]
  40a294:	str	w2, [x23, #364]
  40a298:	str	wzr, [x0, #2504]
  40a29c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a2a0:	ldr	w0, [x0, #948]
  40a2a4:	cbz	w0, 40a2ac <ferror@plt+0x74bc>
  40a2a8:	tbz	w1, #4, 40a3b0 <ferror@plt+0x75c0>
  40a2ac:	eor	w1, w1, #0x20
  40a2b0:	str	w1, [x23, #204]
  40a2b4:	b	409ef8 <ferror@plt+0x7108>
  40a2b8:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a2bc:	ldr	w0, [x23, #204]
  40a2c0:	ldr	w1, [x1, #948]
  40a2c4:	cbnz	w1, 40a440 <ferror@plt+0x7650>
  40a2c8:	eor	w0, w0, #0x40000
  40a2cc:	str	w0, [x23, #204]
  40a2d0:	b	409ef8 <ferror@plt+0x7108>
  40a2d4:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a2d8:	ldr	w0, [x0, #948]
  40a2dc:	cbnz	w0, 40a3f4 <ferror@plt+0x7604>
  40a2e0:	ldrsw	x2, [x23, #348]
  40a2e4:	add	x0, x23, #0x64
  40a2e8:	ldr	w20, [x23, #200]
  40a2ec:	mov	w1, w20
  40a2f0:	bl	402c90 <memchr@plt>
  40a2f4:	cbz	x0, 409ef8 <ferror@plt+0x7108>
  40a2f8:	ldr	w0, [x23, #204]
  40a2fc:	tst	w0, #0x300000
  40a300:	b.ne	409ef8 <ferror@plt+0x7108>  // b.any
  40a304:	ldrsw	x2, [x23, #352]
  40a308:	eor	w19, w0, #0x200
  40a30c:	str	w19, [x23, #204]
  40a310:	mov	w1, w20
  40a314:	mov	x0, x23
  40a318:	bl	402c90 <memchr@plt>
  40a31c:	sub	x0, x0, x23
  40a320:	ldr	w1, [x23, #356]
  40a324:	cmp	w1, w0
  40a328:	b.le	40a348 <ferror@plt+0x7558>
  40a32c:	tst	x19, #0x200
  40a330:	add	w2, w1, #0x2
  40a334:	sub	w0, w1, #0x2
  40a338:	csel	w0, w0, w2, eq  // eq = none
  40a33c:	cmp	w0, #0x0
  40a340:	csel	w0, w0, wzr, ge  // ge = tcont
  40a344:	str	w0, [x23, #356]
  40a348:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a34c:	ldr	w0, [x0, #952]
  40a350:	cbz	w0, 40a234 <ferror@plt+0x7444>
  40a354:	b	409ef8 <ferror@plt+0x7108>
  40a358:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a35c:	ldr	w0, [x23, #204]
  40a360:	ldr	w1, [x1, #948]
  40a364:	cbnz	w1, 40a3ec <ferror@plt+0x75fc>
  40a368:	adrp	x1, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a36c:	eor	w0, w0, #0x100
  40a370:	str	w0, [x23, #204]
  40a374:	ldr	w0, [x1, #952]
  40a378:	cbz	w0, 40a234 <ferror@plt+0x7444>
  40a37c:	b	409ef8 <ferror@plt+0x7108>
  40a380:	adrp	x1, 428000 <ferror@plt+0x25210>
  40a384:	ldr	w0, [x23, #204]
  40a388:	ldr	w1, [x1, #948]
  40a38c:	cbnz	w1, 40a438 <ferror@plt+0x7648>
  40a390:	adrp	x1, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a394:	eor	w0, w0, #0x800
  40a398:	str	w0, [x23, #204]
  40a39c:	ldr	w0, [x1, #952]
  40a3a0:	cbz	w0, 40a234 <ferror@plt+0x7444>
  40a3a4:	b	409ef8 <ferror@plt+0x7108>
  40a3a8:	tbnz	w0, #4, 40a1c8 <ferror@plt+0x73d8>
  40a3ac:	nop
  40a3b0:	bl	409a30 <ferror@plt+0x6c40>
  40a3b4:	ldp	x19, x20, [sp, #16]
  40a3b8:	ldp	x23, x24, [sp, #48]
  40a3bc:	ldp	x27, x28, [sp, #80]
  40a3c0:	ldp	x29, x30, [sp], #368
  40a3c4:	ret
  40a3c8:	ldr	w0, [x23, #204]
  40a3cc:	tbnz	w0, #4, 40a198 <ferror@plt+0x73a8>
  40a3d0:	bl	409a30 <ferror@plt+0x6c40>
  40a3d4:	b	40a3b4 <ferror@plt+0x75c4>
  40a3d8:	tbnz	w0, #4, 40a260 <ferror@plt+0x7470>
  40a3dc:	b	40a3b0 <ferror@plt+0x75c0>
  40a3e0:	tbnz	w0, #4, 40a1e4 <ferror@plt+0x73f4>
  40a3e4:	bl	409a30 <ferror@plt+0x6c40>
  40a3e8:	b	40a3b4 <ferror@plt+0x75c4>
  40a3ec:	tbnz	w0, #4, 40a368 <ferror@plt+0x7578>
  40a3f0:	b	40a3b0 <ferror@plt+0x75c0>
  40a3f4:	ldr	w0, [x23, #204]
  40a3f8:	tbnz	w0, #4, 40a2e0 <ferror@plt+0x74f0>
  40a3fc:	bl	409a30 <ferror@plt+0x6c40>
  40a400:	b	40a3b4 <ferror@plt+0x75c4>
  40a404:	tbnz	w1, #4, 40a084 <ferror@plt+0x7294>
  40a408:	bl	409a30 <ferror@plt+0x6c40>
  40a40c:	b	40a3b4 <ferror@plt+0x75c4>
  40a410:	ldr	w0, [x23, #204]
  40a414:	tbnz	w0, #4, 40a120 <ferror@plt+0x7330>
  40a418:	bl	409a30 <ferror@plt+0x6c40>
  40a41c:	b	40a3b4 <ferror@plt+0x75c4>
  40a420:	tbnz	w0, #4, 40a064 <ferror@plt+0x7274>
  40a424:	b	40a3b0 <ferror@plt+0x75c0>
  40a428:	ldr	w0, [x23, #204]
  40a42c:	tbnz	w0, #4, 40a0b8 <ferror@plt+0x72c8>
  40a430:	bl	409a30 <ferror@plt+0x6c40>
  40a434:	b	40a3b4 <ferror@plt+0x75c4>
  40a438:	tbnz	w0, #4, 40a390 <ferror@plt+0x75a0>
  40a43c:	b	40a3b0 <ferror@plt+0x75c0>
  40a440:	tbnz	w0, #4, 40a2c8 <ferror@plt+0x74d8>
  40a444:	b	40a3b0 <ferror@plt+0x75c0>
  40a448:	ldr	w2, [x23, #364]
  40a44c:	str	wzr, [x23, #364]
  40a450:	str	w2, [x0, #2504]
  40a454:	b	40a29c <ferror@plt+0x74ac>
  40a458:	mov	x5, x0
  40a45c:	nop
  40a460:	ldrb	w0, [x5]
  40a464:	cmp	w0, w3
  40a468:	b.ne	409ef8 <ferror@plt+0x7108>  // b.any
  40a46c:	mov	x0, x5
  40a470:	b	40a15c <ferror@plt+0x736c>
  40a474:	mov	x5, x0
  40a478:	ldrb	w0, [x5]
  40a47c:	cmp	w0, w3
  40a480:	b.ne	409ef8 <ferror@plt+0x7108>  // b.any
  40a484:	sub	x0, x5, #0x1
  40a488:	mov	x4, x5
  40a48c:	b	40a0f8 <ferror@plt+0x7308>
  40a490:	ldp	x21, x22, [sp, #32]
  40a494:	b	409ef8 <ferror@plt+0x7108>
  40a498:	ldr	x1, [x2, #464]
  40a49c:	bl	404408 <ferror@plt+0x1618>
  40a4a0:	b	40a0a4 <ferror@plt+0x72b4>
  40a4a4:	adrp	x22, 402000 <memcpy@plt-0x700>
  40a4a8:	adrp	x21, 402000 <memcpy@plt-0x700>
  40a4ac:	add	x22, x22, #0xdc0
  40a4b0:	add	x21, x21, #0xaa0
  40a4b4:	ldr	x2, [x19, #480]
  40a4b8:	b	409fd8 <ferror@plt+0x71e8>
  40a4bc:	ldr	x1, [x2, #664]
  40a4c0:	b	40a1ac <ferror@plt+0x73bc>
  40a4c4:	ldr	x1, [x1, #464]
  40a4c8:	bl	404408 <ferror@plt+0x1618>
  40a4cc:	b	40a0a4 <ferror@plt+0x72b4>
  40a4d0:	ldr	x0, [x19, #64]
  40a4d4:	bl	409968 <ferror@plt+0x6b78>
  40a4d8:	b	409ef8 <ferror@plt+0x7108>
  40a4dc:	add	x28, x28, #0x1
  40a4e0:	adrp	x1, 411000 <ferror@plt+0xe210>
  40a4e4:	mov	x0, x28
  40a4e8:	add	x1, x1, #0x970
  40a4ec:	bl	402a50 <strpbrk@plt>
  40a4f0:	mov	x25, x0
  40a4f4:	cbz	x0, 40a564 <ferror@plt+0x7774>
  40a4f8:	str	wzr, [sp, #104]
  40a4fc:	b	409d68 <ferror@plt+0x6f78>
  40a500:	ldr	w1, [sp, #104]
  40a504:	ldr	x0, [x19, #512]
  40a508:	cbnz	w1, 40a528 <ferror@plt+0x7738>
  40a50c:	ldr	x1, [x19, #648]
  40a510:	bl	404408 <ferror@plt+0x1618>
  40a514:	bl	409968 <ferror@plt+0x6b78>
  40a518:	ldp	x21, x22, [sp, #32]
  40a51c:	ldp	x25, x26, [sp, #64]
  40a520:	b	409ef8 <ferror@plt+0x7108>
  40a524:	ldr	x0, [x19, #496]
  40a528:	ldr	x1, [x19, #656]
  40a52c:	b	40a510 <ferror@plt+0x7720>
  40a530:	ldp	x21, x22, [sp, #32]
  40a534:	ldp	x25, x26, [sp, #64]
  40a538:	b	409ef8 <ferror@plt+0x7108>
  40a53c:	add	x0, sp, #0x70
  40a540:	bl	402780 <strlen@plt>
  40a544:	add	x0, x0, #0x3
  40a548:	bl	405e48 <ferror@plt+0x3058>
  40a54c:	mov	x19, x0
  40a550:	str	x0, [x20, #1416]
  40a554:	b	409ea8 <ferror@plt+0x70b8>
  40a558:	mov	x1, x28
  40a55c:	ldr	x0, [x19, #704]
  40a560:	b	40a510 <ferror@plt+0x7720>
  40a564:	ldr	x0, [x19, #496]
  40a568:	b	40a50c <ferror@plt+0x771c>
  40a56c:	mov	x0, x5
  40a570:	bl	405fd8 <ferror@plt+0x31e8>
  40a574:	str	x0, [x19, #32]
  40a578:	b	409e44 <ferror@plt+0x7054>
  40a57c:	nop
  40a580:	sub	sp, sp, #0x890
  40a584:	cmp	w0, #0x26
  40a588:	stp	x29, x30, [sp]
  40a58c:	mov	x29, sp
  40a590:	stp	x19, x20, [sp, #16]
  40a594:	stp	x21, x22, [sp, #32]
  40a598:	mov	x22, x1
  40a59c:	mov	w1, #0x6e                  	// #110
  40a5a0:	stp	x23, x24, [sp, #48]
  40a5a4:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a5a8:	mov	x23, x2
  40a5ac:	b.ne	40a748 <ferror@plt+0x7958>  // b.any
  40a5b0:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a5b4:	add	x19, x19, #0x428
  40a5b8:	ldr	x1, [x19, #2512]
  40a5bc:	ldr	x1, [x1, #48]
  40a5c0:	ldrb	w1, [x1]
  40a5c4:	cbz	w1, 40a83c <ferror@plt+0x7a4c>
  40a5c8:	cmp	w0, #0x4c
  40a5cc:	mov	w1, #0x2f                  	// #47
  40a5d0:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a5d4:	b.eq	40a7e4 <ferror@plt+0x79f4>  // b.none
  40a5d8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a5dc:	add	x20, x0, #0x818
  40a5e0:	stp	x25, x26, [sp, #64]
  40a5e4:	adrp	x21, 415000 <ferror@plt+0x12210>
  40a5e8:	add	x21, x21, #0x3d0
  40a5ec:	ldr	x0, [x20, #824]
  40a5f0:	stp	x27, x28, [sp, #80]
  40a5f4:	str	x20, [sp, #136]
  40a5f8:	bl	407920 <ferror@plt+0x4b30>
  40a5fc:	add	w2, w0, #0x50
  40a600:	ldr	x3, [x20, #824]
  40a604:	mov	w1, w2
  40a608:	adrp	x0, 411000 <ferror@plt+0xe210>
  40a60c:	add	x0, x0, #0x980
  40a610:	bl	404408 <ferror@plt+0x1618>
  40a614:	mov	x20, x0
  40a618:	ldur	w2, [x19, #-220]
  40a61c:	mov	w1, #0x3                   	// #3
  40a620:	str	w1, [x19, #2204]
  40a624:	cbnz	w2, 40a860 <ferror@plt+0x7a70>
  40a628:	adrp	x2, 429000 <ferror@plt+0x26210>
  40a62c:	ldr	w1, [x19, #152]
  40a630:	mov	x0, x20
  40a634:	ldr	x24, [x2, #816]
  40a638:	bl	4079b8 <ferror@plt+0x4bc8>
  40a63c:	mov	w5, w0
  40a640:	add	x24, x24, #0x248
  40a644:	mov	x6, x20
  40a648:	mov	x4, x24
  40a64c:	mov	x3, x21
  40a650:	sub	x7, x19, #0xb0
  40a654:	adrp	x2, 411000 <ferror@plt+0xe210>
  40a658:	add	x2, x2, #0x988
  40a65c:	mov	x1, #0x800                 	// #2048
  40a660:	add	x0, sp, #0x90
  40a664:	bl	4028f0 <snprintf@plt>
  40a668:	add	x0, sp, #0x90
  40a66c:	bl	402840 <putp@plt>
  40a670:	add	x0, x19, #0x430
  40a674:	bl	402840 <putp@plt>
  40a678:	adrp	x0, 429000 <ferror@plt+0x26210>
  40a67c:	ldr	x0, [x0, #688]
  40a680:	bl	402c40 <fflush@plt>
  40a684:	ldr	w24, [x23]
  40a688:	ldr	w0, [x19, #288]
  40a68c:	ldr	w28, [x22]
  40a690:	stp	w28, w24, [sp, #124]
  40a694:	cmp	w24, w0
  40a698:	str	w0, [sp, #132]
  40a69c:	ldr	x0, [x19, #2512]
  40a6a0:	b.ge	40a878 <ferror@plt+0x7a88>  // b.tcont
  40a6a4:	ldr	x25, [x0, #48]
  40a6a8:	ldr	x1, [x19, #280]
  40a6ac:	str	x1, [sp, #112]
  40a6b0:	ldrb	w26, [x25]
  40a6b4:	cbz	w26, 40a730 <ferror@plt+0x7940>
  40a6b8:	ldr	x2, [sp, #112]
  40a6bc:	mov	w1, w26
  40a6c0:	add	x0, x2, w24, sxtw #3
  40a6c4:	ldr	x20, [x2, w24, sxtw #3]
  40a6c8:	ldr	x0, [x0, #8]
  40a6cc:	mov	x2, x0
  40a6d0:	mov	x0, x20
  40a6d4:	sub	x21, x2, x20
  40a6d8:	str	x2, [sp, #104]
  40a6dc:	sub	w21, w21, #0x1
  40a6e0:	sxtw	x2, w21
  40a6e4:	bl	402c90 <memchr@plt>
  40a6e8:	cbz	x0, 40a730 <ferror@plt+0x7940>
  40a6ec:	cmp	w21, w28
  40a6f0:	b.le	40a730 <ferror@plt+0x7940>
  40a6f4:	nop
  40a6f8:	ldrb	w4, [x20, w28, sxtw]
  40a6fc:	add	x27, x20, w28, sxtw
  40a700:	mov	x1, x25
  40a704:	mov	x0, x27
  40a708:	cbz	w4, 40a724 <ferror@plt+0x7934>
  40a70c:	bl	402cc0 <strstr@plt>
  40a710:	mov	x1, x0
  40a714:	mov	x0, x27
  40a718:	cbnz	x1, 40a788 <ferror@plt+0x7998>
  40a71c:	bl	402780 <strlen@plt>
  40a720:	add	w28, w28, w0
  40a724:	add	w28, w28, #0x1
  40a728:	cmp	w21, w28
  40a72c:	b.gt	40a6f8 <ferror@plt+0x7908>
  40a730:	ldr	w0, [sp, #132]
  40a734:	add	w24, w24, #0x1
  40a738:	cmp	w24, w0
  40a73c:	b.ge	40a87c <ferror@plt+0x7a8c>  // b.tcont
  40a740:	mov	w28, #0x0                   	// #0
  40a744:	b	40a6b4 <ferror@plt+0x78c4>
  40a748:	cmp	w0, #0x4c
  40a74c:	mov	w1, #0x2f                  	// #47
  40a750:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a754:	b.eq	40a7e4 <ferror@plt+0x79f4>  // b.none
  40a758:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a75c:	add	x19, x19, #0x428
  40a760:	ldr	x0, [x19, #2512]
  40a764:	ldr	x20, [x0, #48]
  40a768:	ldrb	w0, [x20]
  40a76c:	cbnz	w0, 40a5d8 <ferror@plt+0x77e8>
  40a770:	ldp	x29, x30, [sp]
  40a774:	ldp	x19, x20, [sp, #16]
  40a778:	ldp	x21, x22, [sp, #32]
  40a77c:	ldp	x23, x24, [sp, #48]
  40a780:	add	sp, sp, #0x890
  40a784:	ret
  40a788:	ldr	x0, [sp, #104]
  40a78c:	cmp	x0, x1
  40a790:	b.ls	40a730 <ferror@plt+0x7940>  // b.plast
  40a794:	sub	x20, x1, x20
  40a798:	cmp	w21, w20
  40a79c:	b.le	40a730 <ferror@plt+0x7940>
  40a7a0:	mov	w0, #0x1                   	// #1
  40a7a4:	str	w0, [x19, #2520]
  40a7a8:	ldr	w0, [sp, #124]
  40a7ac:	cmp	w0, w20
  40a7b0:	ldr	w0, [sp, #128]
  40a7b4:	ccmp	w0, w24, #0x0, eq  // eq = none
  40a7b8:	b.eq	40a870 <ferror@plt+0x7a80>  // b.none
  40a7bc:	ldp	x25, x26, [sp, #64]
  40a7c0:	ldp	x27, x28, [sp, #80]
  40a7c4:	str	w20, [x22]
  40a7c8:	str	w24, [x23]
  40a7cc:	ldp	x29, x30, [sp]
  40a7d0:	ldp	x19, x20, [sp, #16]
  40a7d4:	ldp	x21, x22, [sp, #32]
  40a7d8:	ldp	x23, x24, [sp, #48]
  40a7dc:	add	sp, sp, #0x890
  40a7e0:	ret
  40a7e4:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a7e8:	ldr	x0, [x0, #2392]
  40a7ec:	bl	409138 <ferror@plt+0x6348>
  40a7f0:	mov	x3, x0
  40a7f4:	ldrb	w0, [x0]
  40a7f8:	cmp	w0, #0x1b
  40a7fc:	b.eq	40a770 <ferror@plt+0x7980>  // b.none
  40a800:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a804:	add	x19, x19, #0x428
  40a808:	mov	x1, #0x100                 	// #256
  40a80c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40a810:	add	x2, x2, #0xb60
  40a814:	ldr	x0, [x19, #2512]
  40a818:	ldr	x0, [x0, #48]
  40a81c:	bl	4028f0 <snprintf@plt>
  40a820:	ldr	x21, [x19, #2512]
  40a824:	ldr	x20, [x21, #48]
  40a828:	mov	x0, x20
  40a82c:	bl	402780 <strlen@plt>
  40a830:	str	w0, [x21, #56]
  40a834:	str	wzr, [x19, #2520]
  40a838:	b	40a768 <ferror@plt+0x7978>
  40a83c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a840:	ldr	x0, [x0, #2368]
  40a844:	bl	409968 <ferror@plt+0x6b78>
  40a848:	ldp	x29, x30, [sp]
  40a84c:	ldp	x19, x20, [sp, #16]
  40a850:	ldp	x21, x22, [sp, #32]
  40a854:	ldp	x23, x24, [sp, #48]
  40a858:	add	sp, sp, #0x890
  40a85c:	ret
  40a860:	mov	w0, #0x0                   	// #0
  40a864:	bl	4055d8 <ferror@plt+0x27e8>
  40a868:	mov	x21, x0
  40a86c:	b	40a628 <ferror@plt+0x7838>
  40a870:	add	w28, w20, #0x1
  40a874:	b	40a6b4 <ferror@plt+0x78c4>
  40a878:	ldr	x25, [x0, #48]
  40a87c:	ldr	w1, [x19, #2520]
  40a880:	ldr	x2, [sp, #136]
  40a884:	ldr	x0, [x2, #288]
  40a888:	cbz	w1, 40a8a8 <ferror@plt+0x7ab8>
  40a88c:	ldr	x1, [x2, #632]
  40a890:	mov	x2, x25
  40a894:	bl	404408 <ferror@plt+0x1618>
  40a898:	bl	409968 <ferror@plt+0x6b78>
  40a89c:	ldp	x25, x26, [sp, #64]
  40a8a0:	ldp	x27, x28, [sp, #80]
  40a8a4:	b	40a770 <ferror@plt+0x7980>
  40a8a8:	adrp	x1, 415000 <ferror@plt+0x12210>
  40a8ac:	add	x1, x1, #0x3d0
  40a8b0:	b	40a890 <ferror@plt+0x7aa0>
  40a8b4:	nop
  40a8b8:	sub	sp, sp, #0xce0
  40a8bc:	adrp	x1, 429000 <ferror@plt+0x26210>
  40a8c0:	stp	x29, x30, [sp, #48]
  40a8c4:	add	x29, sp, #0x30
  40a8c8:	stp	x25, x26, [sp, #112]
  40a8cc:	add	x26, x1, #0x328
  40a8d0:	str	w0, [sp, #220]
  40a8d4:	ldr	w2, [x26, #20]
  40a8d8:	cmp	w2, #0x0
  40a8dc:	b.le	40b444 <ferror@plt+0x8654>
  40a8e0:	ldr	x1, [x26, #8]
  40a8e4:	mov	w5, w0
  40a8e8:	mov	x0, #0x0                   	// #0
  40a8ec:	ldr	x3, [x1, #1440]
  40a8f0:	b	40a900 <ferror@plt+0x7b10>
  40a8f4:	add	x0, x0, #0x1
  40a8f8:	cmp	w2, w0
  40a8fc:	b.le	40b444 <ferror@plt+0x8654>
  40a900:	ldr	x1, [x3, x0, lsl #3]
  40a904:	ldr	w4, [x1]
  40a908:	cmp	w4, w5
  40a90c:	b.ne	40a8f4 <ferror@plt+0x7b04>  // b.any
  40a910:	adrp	x0, 428000 <ferror@plt+0x25210>
  40a914:	add	x2, x0, #0x390
  40a918:	stp	x1, x2, [sp, #256]
  40a91c:	add	x1, x1, #0x308
  40a920:	adrp	x8, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40a924:	stp	x19, x20, [sp, #64]
  40a928:	stp	x21, x22, [sp, #80]
  40a92c:	stp	x23, x24, [sp, #96]
  40a930:	add	x24, x8, #0x428
  40a934:	add	x0, x24, #0x3f0
  40a938:	stp	x27, x28, [sp, #128]
  40a93c:	str	x1, [sp, #176]
  40a940:	str	x0, [x2, #648]
  40a944:	bl	402840 <putp@plt>
  40a948:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40a94c:	add	x0, x0, #0x7b0
  40a950:	adrp	x1, 411000 <ferror@plt+0xe210>
  40a954:	add	x1, x1, #0x9a0
  40a958:	str	x0, [sp, #184]
  40a95c:	adrp	x0, 411000 <ferror@plt+0xe210>
  40a960:	add	x0, x0, #0x980
  40a964:	str	x0, [sp, #168]
  40a968:	adrp	x0, 429000 <ferror@plt+0x26210>
  40a96c:	add	x0, x0, #0x2b0
  40a970:	str	x1, [sp, #248]
  40a974:	adrp	x1, 411000 <ferror@plt+0xe210>
  40a978:	add	x1, x1, #0x650
  40a97c:	str	x0, [sp, #152]
  40a980:	adrp	x0, 411000 <ferror@plt+0xe210>
  40a984:	add	x28, x0, #0xac0
  40a988:	str	x1, [sp, #232]
  40a98c:	adrp	x1, 411000 <ferror@plt+0xe210>
  40a990:	add	x27, x1, #0x988
  40a994:	nop
  40a998:	add	x0, x24, #0x390
  40a99c:	bl	402840 <putp@plt>
  40a9a0:	bl	405838 <ferror@plt+0x2a48>
  40a9a4:	mov	w22, #0x7fffffff            	// #2147483647
  40a9a8:	adrp	x0, 415000 <ferror@plt+0x12210>
  40a9ac:	add	x0, x0, #0x3d0
  40a9b0:	str	x0, [sp, #160]
  40a9b4:	ldr	x4, [x24, #320]
  40a9b8:	ldrsw	x5, [x24, #2524]
  40a9bc:	ldr	w3, [x24, #308]
  40a9c0:	add	x5, x4, x5, lsl #6
  40a9c4:	cmp	w3, #0x0
  40a9c8:	b.le	40b338 <ferror@plt+0x8548>
  40a9cc:	adrp	x2, 411000 <ferror@plt+0xe210>
  40a9d0:	add	x1, x4, #0x28
  40a9d4:	add	x2, x2, #0x9a8
  40a9d8:	mov	w0, #0x0                   	// #0
  40a9dc:	nop
  40a9e0:	str	x2, [x1], #64
  40a9e4:	add	w0, w0, #0x1
  40a9e8:	cmp	w0, w3
  40a9ec:	b.lt	40a9e0 <ferror@plt+0x7bf0>  // b.tstop
  40a9f0:	ldr	x0, [sp, #248]
  40a9f4:	str	x0, [x5, #40]
  40a9f8:	adrp	x20, 411000 <ferror@plt+0xe210>
  40a9fc:	mov	x19, #0x0                   	// #0
  40aa00:	add	x20, x20, #0x9b0
  40aa04:	strb	wzr, [sp, #480]
  40aa08:	b	40aa10 <ferror@plt+0x7c20>
  40aa0c:	ldr	x4, [x24, #320]
  40aa10:	add	x4, x4, x19, lsl #6
  40aa14:	mov	x2, x20
  40aa18:	mov	x1, #0x80                  	// #128
  40aa1c:	add	x0, sp, #0x4e0
  40aa20:	add	x19, x19, #0x1
  40aa24:	ldr	x3, [x4, #16]
  40aa28:	ldr	x4, [x4, #40]
  40aa2c:	bl	4028f0 <snprintf@plt>
  40aa30:	add	x1, sp, #0x4e0
  40aa34:	add	x0, sp, #0x1e0
  40aa38:	bl	402a10 <strcat@plt>
  40aa3c:	ldr	w1, [x24, #308]
  40aa40:	cmp	w1, w19
  40aa44:	b.gt	40aa0c <ferror@plt+0x7c1c>
  40aa48:	add	x0, x24, #0x410
  40aa4c:	bl	402840 <putp@plt>
  40aa50:	ldp	x2, x0, [sp, #176]
  40aa54:	add	x3, sp, #0x1e0
  40aa58:	ldr	w1, [sp, #220]
  40aa5c:	ldr	x21, [sp, #160]
  40aa60:	ldr	x0, [x0, #88]
  40aa64:	bl	404408 <ferror@plt+0x1618>
  40aa68:	mov	x1, x0
  40aa6c:	mov	w0, #0x1                   	// #1
  40aa70:	bl	4089d0 <ferror@plt+0x5be0>
  40aa74:	ldr	x19, [sp, #232]
  40aa78:	mov	x0, x19
  40aa7c:	bl	407920 <ferror@plt+0x4b30>
  40aa80:	add	w2, w0, #0x50
  40aa84:	mov	x3, x19
  40aa88:	ldr	x0, [sp, #168]
  40aa8c:	mov	w1, w2
  40aa90:	bl	404408 <ferror@plt+0x1618>
  40aa94:	mov	x23, x0
  40aa98:	ldur	w2, [x24, #-220]
  40aa9c:	mov	w1, #0x3                   	// #3
  40aaa0:	str	w1, [x24, #2204]
  40aaa4:	cbnz	w2, 40b2ec <ferror@plt+0x84fc>
  40aaa8:	sub	x20, x24, #0xb0
  40aaac:	add	x19, x24, #0x430
  40aab0:	ldr	w1, [x24, #152]
  40aab4:	mov	x0, x23
  40aab8:	ldr	x25, [x26, #8]
  40aabc:	bl	4079b8 <ferror@plt+0x4bc8>
  40aac0:	add	x25, x25, #0x248
  40aac4:	mov	w5, w0
  40aac8:	mov	x7, x20
  40aacc:	mov	x6, x23
  40aad0:	mov	x4, x25
  40aad4:	mov	x3, x21
  40aad8:	mov	x2, x27
  40aadc:	mov	x1, #0x800                 	// #2048
  40aae0:	add	x0, sp, #0x4e0
  40aae4:	bl	4028f0 <snprintf@plt>
  40aae8:	add	x0, sp, #0x4e0
  40aaec:	bl	402840 <putp@plt>
  40aaf0:	mov	x0, x19
  40aaf4:	bl	402840 <putp@plt>
  40aaf8:	ldr	x0, [sp, #152]
  40aafc:	ldr	x0, [x0]
  40ab00:	bl	402c40 <fflush@plt>
  40ab04:	ldr	w0, [x26, #72]
  40ab08:	cbnz	w0, 40a998 <ferror@plt+0x7ba8>
  40ab0c:	mov	w0, #0x7fffffff            	// #2147483647
  40ab10:	cmp	w22, w0
  40ab14:	b.eq	40ac38 <ferror@plt+0x7e48>  // b.none
  40ab18:	cmp	w22, #0x83
  40ab1c:	b.eq	40ac58 <ferror@plt+0x7e68>  // b.none
  40ab20:	b.le	40ac88 <ferror@plt+0x7e98>
  40ab24:	cmp	w22, #0x87
  40ab28:	b.eq	40b32c <ferror@plt+0x853c>  // b.none
  40ab2c:	cmp	w22, #0x88
  40ab30:	b.ne	40b2b0 <ferror@plt+0x84c0>  // b.any
  40ab34:	ldr	w3, [x24, #308]
  40ab38:	mov	w22, #0x7fffffff            	// #2147483647
  40ab3c:	ldr	x4, [x24, #320]
  40ab40:	sub	w0, w3, #0x1
  40ab44:	str	w0, [x24, #2524]
  40ab48:	cmp	w3, #0x0
  40ab4c:	sbfiz	x0, x0, #6, #32
  40ab50:	add	x5, x4, x0
  40ab54:	b.gt	40a9cc <ferror@plt+0x7bdc>
  40ab58:	ldr	x0, [sp, #248]
  40ab5c:	str	x0, [x5, #40]
  40ab60:	add	x0, x24, #0x410
  40ab64:	strb	wzr, [sp, #480]
  40ab68:	bl	402840 <putp@plt>
  40ab6c:	ldp	x2, x0, [sp, #176]
  40ab70:	add	x3, sp, #0x1e0
  40ab74:	ldr	w1, [sp, #220]
  40ab78:	ldr	x0, [x0, #88]
  40ab7c:	bl	404408 <ferror@plt+0x1618>
  40ab80:	mov	x1, x0
  40ab84:	mov	w0, #0x1                   	// #1
  40ab88:	bl	4089d0 <ferror@plt+0x5be0>
  40ab8c:	ldr	x21, [sp, #232]
  40ab90:	mov	x0, x21
  40ab94:	bl	407920 <ferror@plt+0x4b30>
  40ab98:	add	w2, w0, #0x50
  40ab9c:	mov	x3, x21
  40aba0:	ldr	x0, [sp, #168]
  40aba4:	mov	w1, w2
  40aba8:	bl	404408 <ferror@plt+0x1618>
  40abac:	mov	x23, x0
  40abb0:	ldur	w2, [x24, #-220]
  40abb4:	mov	w1, #0x3                   	// #3
  40abb8:	str	w1, [x24, #2204]
  40abbc:	cbnz	w2, 40abcc <ferror@plt+0x7ddc>
  40abc0:	mov	w22, #0x7fffffff            	// #2147483647
  40abc4:	ldr	x21, [sp, #160]
  40abc8:	b	40aab0 <ferror@plt+0x7cc0>
  40abcc:	mov	w0, #0x0                   	// #0
  40abd0:	bl	4055d8 <ferror@plt+0x27e8>
  40abd4:	ldr	w1, [x24, #152]
  40abd8:	mov	x21, x0
  40abdc:	ldr	x22, [x26, #8]
  40abe0:	mov	x0, x23
  40abe4:	add	x22, x22, #0x248
  40abe8:	bl	4079b8 <ferror@plt+0x4bc8>
  40abec:	mov	x7, x20
  40abf0:	mov	w5, w0
  40abf4:	mov	x6, x23
  40abf8:	mov	x4, x22
  40abfc:	mov	x3, x21
  40ac00:	mov	x2, x27
  40ac04:	mov	x1, #0x800                 	// #2048
  40ac08:	add	x0, sp, #0x4e0
  40ac0c:	bl	4028f0 <snprintf@plt>
  40ac10:	add	x0, sp, #0x4e0
  40ac14:	bl	402840 <putp@plt>
  40ac18:	mov	x0, x19
  40ac1c:	bl	402840 <putp@plt>
  40ac20:	ldr	x0, [sp, #152]
  40ac24:	ldr	x0, [x0]
  40ac28:	bl	402c40 <fflush@plt>
  40ac2c:	ldr	w0, [x26, #72]
  40ac30:	cbnz	w0, 40a998 <ferror@plt+0x7ba8>
  40ac34:	nop
  40ac38:	mov	w0, #0x1                   	// #1
  40ac3c:	bl	407580 <ferror@plt+0x4790>
  40ac40:	mov	w22, w0
  40ac44:	cmp	w0, #0x0
  40ac48:	b.le	40a998 <ferror@plt+0x7ba8>
  40ac4c:	cmp	w22, #0x83
  40ac50:	b.ne	40ab20 <ferror@plt+0x7d30>  // b.any
  40ac54:	nop
  40ac58:	ldr	w0, [x24, #2524]
  40ac5c:	ldr	w3, [x24, #308]
  40ac60:	sub	w0, w0, #0x1
  40ac64:	str	w0, [x24, #2524]
  40ac68:	ldr	x4, [x24, #320]
  40ac6c:	tbnz	w0, #31, 40ab34 <ferror@plt+0x7d44>
  40ac70:	sbfiz	x0, x0, #6, #32
  40ac74:	cmp	w3, #0x0
  40ac78:	add	x5, x4, x0
  40ac7c:	mov	w22, #0x7fffffff            	// #2147483647
  40ac80:	b.gt	40a9cc <ferror@plt+0x7bdc>
  40ac84:	b	40ab58 <ferror@plt+0x7d68>
  40ac88:	cmp	w22, #0x1b
  40ac8c:	b.eq	40b314 <ferror@plt+0x8524>  // b.none
  40ac90:	cmp	w22, #0x71
  40ac94:	b.eq	40b314 <ferror@plt+0x8524>  // b.none
  40ac98:	cmp	w22, #0xa
  40ac9c:	b.ne	40a998 <ferror@plt+0x7ba8>  // b.any
  40aca0:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40aca4:	add	x20, x0, #0x818
  40aca8:	str	x20, [sp, #240]
  40acac:	ldr	x19, [sp, #160]
  40acb0:	ldr	x0, [x20, #824]
  40acb4:	bl	407920 <ferror@plt+0x4b30>
  40acb8:	add	w2, w0, #0x50
  40acbc:	ldr	x0, [sp, #168]
  40acc0:	mov	w1, w2
  40acc4:	ldr	x3, [x20, #824]
  40acc8:	bl	404408 <ferror@plt+0x1618>
  40accc:	mov	x20, x0
  40acd0:	ldur	w2, [x24, #-220]
  40acd4:	mov	w1, #0x3                   	// #3
  40acd8:	str	w1, [x24, #2204]
  40acdc:	cbnz	w2, 40b348 <ferror@plt+0x8558>
  40ace0:	ldr	w1, [x24, #152]
  40ace4:	sub	x22, x24, #0xb0
  40ace8:	ldr	x21, [x26, #8]
  40acec:	mov	x0, x20
  40acf0:	str	x22, [sp, #224]
  40acf4:	adrp	x23, 411000 <ferror@plt+0xe210>
  40acf8:	bl	4079b8 <ferror@plt+0x4bc8>
  40acfc:	add	x21, x21, #0x248
  40ad00:	mov	x4, x21
  40ad04:	mov	w5, w0
  40ad08:	mov	x6, x20
  40ad0c:	mov	x7, x22
  40ad10:	mov	x3, x19
  40ad14:	mov	x2, x27
  40ad18:	mov	x1, #0x800                 	// #2048
  40ad1c:	add	x0, sp, #0x4e0
  40ad20:	bl	4028f0 <snprintf@plt>
  40ad24:	adrp	x21, 411000 <ferror@plt+0xe210>
  40ad28:	add	x0, sp, #0x4e0
  40ad2c:	bl	402840 <putp@plt>
  40ad30:	add	x0, x24, #0x430
  40ad34:	bl	402840 <putp@plt>
  40ad38:	ldr	x0, [sp, #152]
  40ad3c:	add	x23, x23, #0x7c0
  40ad40:	add	x21, x21, #0xd90
  40ad44:	ldr	x0, [x0]
  40ad48:	bl	402c40 <fflush@plt>
  40ad4c:	ldrsw	x0, [x24, #2524]
  40ad50:	ldr	x3, [x24, #320]
  40ad54:	lsl	x0, x0, #6
  40ad58:	ldr	w1, [sp, #220]
  40ad5c:	add	x2, x3, x0
  40ad60:	str	x2, [x24, #2512]
  40ad64:	ldr	x3, [x3, x0]
  40ad68:	ldr	x0, [x2, #24]
  40ad6c:	blr	x3
  40ad70:	ldr	x0, [x24, #264]
  40ad74:	bl	407920 <ferror@plt+0x4b30>
  40ad78:	str	wzr, [sp, #272]
  40ad7c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ad80:	add	x1, x1, #0xb60
  40ad84:	str	x1, [sp, #208]
  40ad88:	str	wzr, [sp, #276]
  40ad8c:	str	w0, [x24, #2528]
  40ad90:	add	x0, x24, #0x390
  40ad94:	bl	402840 <putp@plt>
  40ad98:	bl	405838 <ferror@plt+0x2a48>
  40ad9c:	ldr	w1, [x24, #288]
  40ada0:	ldr	w0, [sp, #272]
  40ada4:	ldr	w2, [sp, #276]
  40ada8:	tbz	w2, #31, 40adb0 <ferror@plt+0x7fc0>
  40adac:	str	wzr, [sp, #276]
  40adb0:	cmp	w1, w0
  40adb4:	b.gt	40adc0 <ferror@plt+0x7fd0>
  40adb8:	sub	w0, w1, #0x1
  40adbc:	str	w0, [sp, #272]
  40adc0:	tbz	w0, #31, 40adc8 <ferror@plt+0x7fd8>
  40adc4:	str	wzr, [sp, #272]
  40adc8:	ldr	x0, [x24, #2512]
  40adcc:	ldr	w1, [x0, #56]
  40add0:	ldr	x3, [x0, #48]
  40add4:	cmp	w1, #0x15
  40add8:	b.gt	40b110 <ferror@plt+0x8320>
  40addc:	ldr	x2, [sp, #208]
  40ade0:	add	x0, sp, #0x2e0
  40ade4:	mov	x1, #0x200                 	// #512
  40ade8:	bl	4028f0 <snprintf@plt>
  40adec:	ldr	x0, [sp, #256]
  40adf0:	mov	x2, x23
  40adf4:	mov	x1, #0x6                   	// #6
  40adf8:	ldr	w3, [x0]
  40adfc:	add	x0, sp, #0x118
  40ae00:	bl	4028f0 <snprintf@plt>
  40ae04:	ldr	x3, [sp, #176]
  40ae08:	mov	x1, #0x40                  	// #64
  40ae0c:	ldr	x2, [sp, #208]
  40ae10:	add	x0, sp, #0x120
  40ae14:	bl	4028f0 <snprintf@plt>
  40ae18:	add	x0, x24, #0x410
  40ae1c:	bl	402840 <putp@plt>
  40ae20:	ldr	x1, [x24, #2512]
  40ae24:	adrp	x3, 411000 <ferror@plt+0xe210>
  40ae28:	ldr	x0, [sp, #184]
  40ae2c:	add	x3, x3, #0x998
  40ae30:	ldr	x4, [x1, #48]
  40ae34:	add	x2, sp, #0x120
  40ae38:	ldr	x0, [x0, #96]
  40ae3c:	add	x1, sp, #0x118
  40ae40:	ldrb	w4, [x4]
  40ae44:	cmp	w4, #0x0
  40ae48:	add	x4, sp, #0x2e0
  40ae4c:	csel	x3, x3, x4, eq  // eq = none
  40ae50:	bl	404408 <ferror@plt+0x1618>
  40ae54:	mov	x1, x0
  40ae58:	mov	w0, #0x1                   	// #1
  40ae5c:	bl	4089d0 <ferror@plt+0x5be0>
  40ae60:	ldr	w4, [x24, #2204]
  40ae64:	mov	x2, x23
  40ae68:	ldur	w25, [x24, #-216]
  40ae6c:	mov	x1, #0x80                  	// #128
  40ae70:	ldr	w3, [x24, #288]
  40ae74:	add	w4, w4, #0x1
  40ae78:	sub	w4, w25, w4
  40ae7c:	ldr	w20, [sp, #276]
  40ae80:	ldr	w25, [sp, #272]
  40ae84:	add	x0, sp, #0x160
  40ae88:	str	w4, [sp, #216]
  40ae8c:	bl	4028f0 <snprintf@plt>
  40ae90:	mov	w19, w0
  40ae94:	ldr	w3, [x24, #152]
  40ae98:	mov	x2, x23
  40ae9c:	add	x0, sp, #0x160
  40aea0:	mov	x1, #0x80                  	// #128
  40aea4:	add	w3, w20, w3
  40aea8:	bl	4028f0 <snprintf@plt>
  40aeac:	ldr	x8, [x24, #272]
  40aeb0:	add	w5, w25, #0x1
  40aeb4:	ldr	w7, [x24, #288]
  40aeb8:	cbnz	x8, 40aec4 <ferror@plt+0x80d4>
  40aebc:	mov	w7, #0x0                   	// #0
  40aec0:	mov	w5, #0x0                   	// #0
  40aec4:	ldr	x2, [sp, #240]
  40aec8:	mov	w6, w19
  40aecc:	ldr	x3, [x24, #2512]
  40aed0:	mov	w4, w19
  40aed4:	ldr	w1, [x24, #152]
  40aed8:	ldr	x2, [x2, #816]
  40aedc:	add	w1, w20, w1
  40aee0:	ldr	x3, [x3, #16]
  40aee4:	str	w0, [sp]
  40aee8:	str	w0, [sp, #16]
  40aeec:	add	w0, w20, #0x1
  40aef0:	str	w0, [sp, #8]
  40aef4:	add	x0, sp, #0x160
  40aef8:	str	w1, [sp, #24]
  40aefc:	mov	x1, #0x80                  	// #128
  40af00:	str	x8, [sp, #32]
  40af04:	ldr	x19, [sp, #160]
  40af08:	bl	4028f0 <snprintf@plt>
  40af0c:	add	x0, sp, #0x160
  40af10:	bl	407920 <ferror@plt+0x4b30>
  40af14:	add	w2, w0, #0x50
  40af18:	add	x3, sp, #0x160
  40af1c:	ldr	x0, [sp, #168]
  40af20:	mov	w1, w2
  40af24:	bl	404408 <ferror@plt+0x1618>
  40af28:	mov	x6, x0
  40af2c:	ldur	w2, [x24, #-220]
  40af30:	mov	w1, #0x3                   	// #3
  40af34:	str	w1, [x24, #2204]
  40af38:	cbnz	w2, 40b2fc <ferror@plt+0x850c>
  40af3c:	ldr	x4, [x26, #8]
  40af40:	mov	x0, x6
  40af44:	ldr	w2, [sp, #216]
  40af48:	ldr	w1, [x24, #152]
  40af4c:	add	x4, x4, #0x248
  40af50:	add	w22, w2, w25
  40af54:	stp	x4, x6, [sp, #192]
  40af58:	bl	4079b8 <ferror@plt+0x4bc8>
  40af5c:	mov	w5, w0
  40af60:	ldp	x4, x6, [sp, #192]
  40af64:	mov	x3, x19
  40af68:	ldr	x7, [sp, #224]
  40af6c:	mov	x2, x27
  40af70:	mov	x1, #0x800                 	// #2048
  40af74:	add	x0, sp, #0x4e0
  40af78:	adrp	x19, 40c000 <ferror@plt+0x9210>
  40af7c:	add	x19, x19, #0x5f8
  40af80:	bl	4028f0 <snprintf@plt>
  40af84:	add	x0, sp, #0x4e0
  40af88:	bl	402840 <putp@plt>
  40af8c:	add	x0, x24, #0x430
  40af90:	bl	402840 <putp@plt>
  40af94:	ldr	x0, [sp, #152]
  40af98:	ldr	x0, [x0]
  40af9c:	bl	402c40 <fflush@plt>
  40afa0:	ldr	w2, [sp, #216]
  40afa4:	adrp	x0, 40c000 <ferror@plt+0x9210>
  40afa8:	ldr	w1, [x24, #2528]
  40afac:	add	x0, x0, #0x278
  40afb0:	cmp	w1, #0x0
  40afb4:	csel	x19, x19, x0, ne  // ne = any
  40afb8:	cbnz	w2, 40afe0 <ferror@plt+0x81f0>
  40afbc:	b	40aff4 <ferror@plt+0x8204>
  40afc0:	mov	x0, x28
  40afc4:	bl	402840 <putp@plt>
  40afc8:	mov	w1, w25
  40afcc:	mov	w0, w20
  40afd0:	add	w25, w25, #0x1
  40afd4:	blr	x19
  40afd8:	cmp	w25, w22
  40afdc:	b.eq	40aff4 <ferror@plt+0x8204>  // b.none
  40afe0:	ldr	w0, [x24, #288]
  40afe4:	cmp	w0, w25
  40afe8:	b.gt	40afc0 <ferror@plt+0x81d0>
  40afec:	add	x0, x24, #0x3b0
  40aff0:	bl	402840 <putp@plt>
  40aff4:	ldr	x0, [sp, #152]
  40aff8:	ldr	x0, [x0]
  40affc:	bl	402c40 <fflush@plt>
  40b000:	mov	w1, #0x0                   	// #0
  40b004:	mov	w0, #0x0                   	// #0
  40b008:	bl	402740 <tcflush@plt>
  40b00c:	ldr	w19, [x26, #72]
  40b010:	cbnz	w19, 40ad90 <ferror@plt+0x7fa0>
  40b014:	mov	w0, #0x1                   	// #1
  40b018:	bl	407580 <ferror@plt+0x4790>
  40b01c:	mov	w22, w0
  40b020:	cmp	w0, #0x0
  40b024:	b.le	40ad90 <ferror@plt+0x7fa0>
  40b028:	sub	w1, w0, #0xa
  40b02c:	cmp	w1, #0x7e
  40b030:	b.hi	40ad9c <ferror@plt+0x7fac>  // b.pmore
  40b034:	ldrh	w0, [x21, w1, uxtw #1]
  40b038:	adr	x1, 40b044 <ferror@plt+0x8254>
  40b03c:	add	x0, x1, w0, sxth #2
  40b040:	br	x0
  40b044:	mov	w19, #0x1                   	// #1
  40b048:	mov	w22, #0x7fffffff            	// #2147483647
  40b04c:	add	x0, x24, #0x390
  40b050:	bl	402840 <putp@plt>
  40b054:	ldr	x0, [x24, #264]
  40b058:	bl	402bc0 <free@plt>
  40b05c:	ldr	x0, [x24, #280]
  40b060:	bl	402bc0 <free@plt>
  40b064:	cbnz	w19, 40a9b4 <ferror@plt+0x7bc4>
  40b068:	ldp	x29, x30, [sp, #48]
  40b06c:	ldp	x19, x20, [sp, #64]
  40b070:	ldp	x21, x22, [sp, #80]
  40b074:	ldp	x23, x24, [sp, #96]
  40b078:	ldp	x25, x26, [sp, #112]
  40b07c:	ldp	x27, x28, [sp, #128]
  40b080:	add	sp, sp, #0xce0
  40b084:	ret
  40b088:	ldr	w2, [sp, #276]
  40b08c:	ldr	w1, [x24, #288]
  40b090:	add	w2, w2, #0x8
  40b094:	ldr	w0, [sp, #272]
  40b098:	str	w2, [sp, #276]
  40b09c:	b	40ada8 <ferror@plt+0x7fb8>
  40b0a0:	ldr	w2, [sp, #276]
  40b0a4:	ldr	w1, [x24, #288]
  40b0a8:	sub	w2, w2, #0x8
  40b0ac:	ldr	w0, [sp, #272]
  40b0b0:	str	w2, [sp, #276]
  40b0b4:	b	40ada8 <ferror@plt+0x7fb8>
  40b0b8:	ldr	w0, [sp, #272]
  40b0bc:	ldr	w1, [x24, #288]
  40b0c0:	add	w0, w0, #0x1
  40b0c4:	ldr	w2, [sp, #276]
  40b0c8:	str	w0, [sp, #272]
  40b0cc:	b	40ada8 <ferror@plt+0x7fb8>
  40b0d0:	ldr	w0, [sp, #272]
  40b0d4:	ldr	w1, [x24, #288]
  40b0d8:	sub	w0, w0, #0x1
  40b0dc:	ldr	w2, [sp, #276]
  40b0e0:	str	w0, [sp, #272]
  40b0e4:	b	40ada8 <ferror@plt+0x7fb8>
  40b0e8:	ldr	w1, [x24, #288]
  40b0ec:	str	wzr, [sp, #272]
  40b0f0:	str	wzr, [sp, #276]
  40b0f4:	cmp	w1, #0x0
  40b0f8:	b.le	40adb8 <ferror@plt+0x7fc8>
  40b0fc:	ldr	x0, [x24, #2512]
  40b100:	ldr	w1, [x0, #56]
  40b104:	ldr	x3, [x0, #48]
  40b108:	cmp	w1, #0x15
  40b10c:	b.le	40addc <ferror@plt+0x7fec>
  40b110:	add	x0, sp, #0x2e0
  40b114:	adrp	x2, 411000 <ferror@plt+0xe210>
  40b118:	mov	x1, #0x200                 	// #512
  40b11c:	add	x2, x2, #0x9b8
  40b120:	bl	4028f0 <snprintf@plt>
  40b124:	b	40adec <ferror@plt+0x7ffc>
  40b128:	ldr	w1, [x24, #2204]
  40b12c:	ldur	w3, [x24, #-216]
  40b130:	add	w1, w1, #0x1
  40b134:	ldr	w0, [sp, #272]
  40b138:	sub	w3, w3, w1
  40b13c:	ldr	w2, [sp, #276]
  40b140:	sub	w3, w3, #0x1
  40b144:	ldr	w1, [x24, #288]
  40b148:	sub	w0, w0, w3
  40b14c:	str	w0, [sp, #272]
  40b150:	b	40ada8 <ferror@plt+0x7fb8>
  40b154:	ldr	w2, [x24, #2204]
  40b158:	ldur	w0, [x24, #-216]
  40b15c:	ldr	w1, [x24, #288]
  40b160:	add	w2, w2, #0x1
  40b164:	sub	w0, w0, w2
  40b168:	str	wzr, [sp, #276]
  40b16c:	sub	w0, w1, w0
  40b170:	str	w0, [sp, #272]
  40b174:	b	40adb0 <ferror@plt+0x7fc0>
  40b178:	ldr	x4, [x24, #2512]
  40b17c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40b180:	add	x2, x2, #0x9c8
  40b184:	mov	x1, #0x200                 	// #512
  40b188:	add	x0, sp, #0x2e0
  40b18c:	ldr	x3, [x4, #8]
  40b190:	ldr	x4, [x4, #24]
  40b194:	ldr	x20, [sp, #160]
  40b198:	bl	4028f0 <snprintf@plt>
  40b19c:	ldr	w19, [x24, #152]
  40b1a0:	add	x0, sp, #0x2e0
  40b1a4:	bl	407920 <ferror@plt+0x4b30>
  40b1a8:	add	w2, w19, w0
  40b1ac:	add	x3, sp, #0x2e0
  40b1b0:	ldr	x0, [sp, #168]
  40b1b4:	mov	w1, w2
  40b1b8:	bl	404408 <ferror@plt+0x1618>
  40b1bc:	mov	x19, x0
  40b1c0:	ldur	w2, [x24, #-220]
  40b1c4:	mov	w1, #0x3                   	// #3
  40b1c8:	str	w1, [x24, #2204]
  40b1cc:	cbnz	w2, 40b428 <ferror@plt+0x8638>
  40b1d0:	ldr	w1, [x24, #152]
  40b1d4:	mov	x0, x19
  40b1d8:	ldr	x22, [x26, #8]
  40b1dc:	bl	4079b8 <ferror@plt+0x4bc8>
  40b1e0:	add	x22, x22, #0x248
  40b1e4:	ldr	x7, [sp, #224]
  40b1e8:	mov	w5, w0
  40b1ec:	mov	x6, x19
  40b1f0:	mov	x4, x22
  40b1f4:	mov	x3, x20
  40b1f8:	mov	x2, x27
  40b1fc:	mov	x1, #0x800                 	// #2048
  40b200:	add	x0, sp, #0x4e0
  40b204:	bl	4028f0 <snprintf@plt>
  40b208:	add	x0, sp, #0x4e0
  40b20c:	bl	402840 <putp@plt>
  40b210:	add	x0, x24, #0x430
  40b214:	bl	402840 <putp@plt>
  40b218:	ldr	x0, [sp, #152]
  40b21c:	ldr	x0, [x0]
  40b220:	bl	402c40 <fflush@plt>
  40b224:	mov	w0, #0x1                   	// #1
  40b228:	bl	407580 <ferror@plt+0x4790>
  40b22c:	cmp	w0, #0x0
  40b230:	b.gt	40ad9c <ferror@plt+0x7fac>
  40b234:	b	40ad90 <ferror@plt+0x7fa0>
  40b238:	ldr	w0, [x24, #2528]
  40b23c:	cbnz	w0, 40b358 <ferror@plt+0x8568>
  40b240:	mov	w0, w22
  40b244:	add	x2, sp, #0x110
  40b248:	add	x1, sp, #0x114
  40b24c:	bl	40a580 <ferror@plt+0x7790>
  40b250:	ldr	x1, [sp, #264]
  40b254:	add	x0, x24, #0x3f0
  40b258:	str	x0, [x1, #648]
  40b25c:	bl	402840 <putp@plt>
  40b260:	ldr	w1, [x24, #288]
  40b264:	ldr	w0, [sp, #272]
  40b268:	ldr	w2, [sp, #276]
  40b26c:	b	40ada8 <ferror@plt+0x7fb8>
  40b270:	ldr	w1, [x24, #2204]
  40b274:	ldur	w0, [x24, #-216]
  40b278:	add	w1, w1, #0x1
  40b27c:	ldr	w3, [sp, #272]
  40b280:	sub	w0, w0, w1
  40b284:	ldr	w2, [sp, #276]
  40b288:	sub	w0, w0, #0x1
  40b28c:	ldr	w1, [x24, #288]
  40b290:	add	w0, w0, w3
  40b294:	str	w0, [sp, #272]
  40b298:	b	40ada8 <ferror@plt+0x7fb8>
  40b29c:	cmp	w22, #0x71
  40b2a0:	cset	w19, ne  // ne = any
  40b2a4:	cmp	w22, #0x1b
  40b2a8:	csel	w19, w19, wzr, ne  // ne = any
  40b2ac:	b	40b04c <ferror@plt+0x825c>
  40b2b0:	cmp	w22, #0x84
  40b2b4:	b.ne	40a998 <ferror@plt+0x7ba8>  // b.any
  40b2b8:	ldr	w3, [x24, #308]
  40b2bc:	ldr	w0, [x24, #2524]
  40b2c0:	add	w0, w0, #0x1
  40b2c4:	str	w0, [x24, #2524]
  40b2c8:	cmp	w0, w3
  40b2cc:	ldr	x4, [x24, #320]
  40b2d0:	b.lt	40ac70 <ferror@plt+0x7e80>  // b.tstop
  40b2d4:	str	wzr, [x24, #2524]
  40b2d8:	cmp	w3, #0x0
  40b2dc:	mov	w22, #0x7fffffff            	// #2147483647
  40b2e0:	b.le	40b438 <ferror@plt+0x8648>
  40b2e4:	mov	x5, x4
  40b2e8:	b	40a9cc <ferror@plt+0x7bdc>
  40b2ec:	mov	w0, #0x0                   	// #0
  40b2f0:	bl	4055d8 <ferror@plt+0x27e8>
  40b2f4:	mov	x21, x0
  40b2f8:	b	40aaa8 <ferror@plt+0x7cb8>
  40b2fc:	mov	w0, #0x0                   	// #0
  40b300:	str	x6, [sp, #192]
  40b304:	bl	4055d8 <ferror@plt+0x27e8>
  40b308:	mov	x19, x0
  40b30c:	ldr	x6, [sp, #192]
  40b310:	b	40af3c <ferror@plt+0x814c>
  40b314:	cmp	w22, #0x71
  40b318:	cset	w19, ne  // ne = any
  40b31c:	cmp	w22, #0x1b
  40b320:	csel	w19, w19, wzr, ne  // ne = any
  40b324:	cbnz	w19, 40a9b4 <ferror@plt+0x7bc4>
  40b328:	b	40b068 <ferror@plt+0x8278>
  40b32c:	ldr	w3, [x24, #308]
  40b330:	mov	w0, w3
  40b334:	b	40b2c0 <ferror@plt+0x84d0>
  40b338:	ldr	x0, [sp, #248]
  40b33c:	str	x0, [x5, #40]
  40b340:	strb	wzr, [sp, #480]
  40b344:	b	40aa48 <ferror@plt+0x7c58>
  40b348:	mov	w0, #0x0                   	// #0
  40b34c:	bl	4055d8 <ferror@plt+0x27e8>
  40b350:	mov	x19, x0
  40b354:	b	40ace0 <ferror@plt+0x7ef0>
  40b358:	ldrsw	x1, [sp, #272]
  40b35c:	ldr	x0, [x24, #280]
  40b360:	ldr	w5, [sp, #276]
  40b364:	ldr	x0, [x0, x1, lsl #3]
  40b368:	ldrb	w2, [x0]
  40b36c:	cbz	w2, 40b468 <ferror@plt+0x8678>
  40b370:	adrp	x1, 412000 <ferror@plt+0xf210>
  40b374:	add	x1, x1, #0xf8
  40b378:	add	x1, x1, #0x90
  40b37c:	cmp	w5, #0x0
  40b380:	mov	w4, #0x0                   	// #0
  40b384:	ldrb	w2, [x1, w2, sxtw]
  40b388:	b.le	40b3b4 <ferror@plt+0x85c4>
  40b38c:	mov	w3, #0x0                   	// #0
  40b390:	b	40b3a0 <ferror@plt+0x85b0>
  40b394:	ldrb	w2, [x1, w2, sxtw]
  40b398:	cmp	w5, w3
  40b39c:	b.eq	40b3b4 <ferror@plt+0x85c4>  // b.none
  40b3a0:	add	x0, x0, w2, uxtb
  40b3a4:	add	w4, w4, w2
  40b3a8:	add	w3, w3, #0x1
  40b3ac:	ldrb	w2, [x0]
  40b3b0:	cbnz	w2, 40b394 <ferror@plt+0x85a4>
  40b3b4:	mov	w0, w22
  40b3b8:	add	x1, sp, #0x4e0
  40b3bc:	add	x2, sp, #0x110
  40b3c0:	str	w4, [sp, #1248]
  40b3c4:	bl	40a580 <ferror@plt+0x7790>
  40b3c8:	ldrsw	x1, [sp, #272]
  40b3cc:	ldr	x0, [x24, #280]
  40b3d0:	ldr	w4, [sp, #1248]
  40b3d4:	ldr	x0, [x0, x1, lsl #3]
  40b3d8:	ldrb	w3, [x0]
  40b3dc:	cbz	w3, 40b420 <ferror@plt+0x8630>
  40b3e0:	adrp	x1, 412000 <ferror@plt+0xf210>
  40b3e4:	add	x1, x1, #0xf8
  40b3e8:	add	x2, x1, #0x90
  40b3ec:	ldrb	w1, [x2, w3, sxtw]
  40b3f0:	cmp	w4, w1
  40b3f4:	add	x0, x0, w1, uxtb
  40b3f8:	b.ge	40b414 <ferror@plt+0x8624>  // b.tcont
  40b3fc:	b	40b420 <ferror@plt+0x8630>
  40b400:	ldrb	w3, [x2, w3, sxtw]
  40b404:	add	w1, w1, w3
  40b408:	cmp	w4, w1
  40b40c:	add	x0, x0, w3, uxtb
  40b410:	b.lt	40b420 <ferror@plt+0x8630>  // b.tstop
  40b414:	ldrb	w3, [x0]
  40b418:	add	w19, w19, #0x1
  40b41c:	cbnz	w3, 40b400 <ferror@plt+0x8610>
  40b420:	str	w19, [sp, #276]
  40b424:	b	40b250 <ferror@plt+0x8460>
  40b428:	mov	w0, #0x0                   	// #0
  40b42c:	bl	4055d8 <ferror@plt+0x27e8>
  40b430:	mov	x20, x0
  40b434:	b	40b1d0 <ferror@plt+0x83e0>
  40b438:	ldr	x0, [sp, #248]
  40b43c:	str	x0, [x4, #40]
  40b440:	b	40ab60 <ferror@plt+0x7d70>
  40b444:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b448:	ldr	w1, [sp, #220]
  40b44c:	ldr	x0, [x0, #2872]
  40b450:	bl	404408 <ferror@plt+0x1618>
  40b454:	bl	409968 <ferror@plt+0x6b78>
  40b458:	ldp	x29, x30, [sp, #48]
  40b45c:	ldp	x25, x26, [sp, #112]
  40b460:	add	sp, sp, #0xce0
  40b464:	ret
  40b468:	mov	w4, #0x0                   	// #0
  40b46c:	b	40b3b4 <ferror@plt+0x85c4>
  40b470:	sub	sp, sp, #0x230
  40b474:	mov	x2, x0
  40b478:	mov	w3, w1
  40b47c:	add	x0, sp, #0x30
  40b480:	mov	x1, #0x200                 	// #512
  40b484:	stp	x29, x30, [sp]
  40b488:	mov	x29, sp
  40b48c:	stp	x19, x20, [sp, #16]
  40b490:	bl	4028f0 <snprintf@plt>
  40b494:	adrp	x1, 411000 <ferror@plt+0xe210>
  40b498:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40b49c:	add	x1, x1, #0x810
  40b4a0:	add	x19, x19, #0x428
  40b4a4:	add	x0, sp, #0x30
  40b4a8:	bl	402950 <fopen@plt>
  40b4ac:	mov	x20, x0
  40b4b0:	mov	x0, #0x800                 	// #2048
  40b4b4:	str	xzr, [x19, #272]
  40b4b8:	str	x0, [x19, #296]
  40b4bc:	bl	405e48 <ferror@plt+0x3058>
  40b4c0:	str	x0, [x19, #264]
  40b4c4:	cbz	x20, 40b4f8 <ferror@plt+0x8708>
  40b4c8:	mov	x0, x20
  40b4cc:	bl	4072d8 <ferror@plt+0x44e8>
  40b4d0:	mov	w1, w0
  40b4d4:	mov	x0, x20
  40b4d8:	mov	w20, w1
  40b4dc:	bl	402930 <fclose@plt>
  40b4e0:	cbnz	w20, 40b55c <ferror@plt+0x876c>
  40b4e4:	bl	405e80 <ferror@plt+0x3090>
  40b4e8:	ldp	x29, x30, [sp]
  40b4ec:	ldp	x19, x20, [sp, #16]
  40b4f0:	add	sp, sp, #0x230
  40b4f4:	ret
  40b4f8:	stp	x21, x22, [sp, #32]
  40b4fc:	mov	x21, x0
  40b500:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b504:	ldr	x22, [x0, #2856]
  40b508:	bl	402d40 <__errno_location@plt>
  40b50c:	ldr	w0, [x0]
  40b510:	ldr	x20, [x19, #296]
  40b514:	bl	402ae0 <strerror@plt>
  40b518:	mov	x1, x0
  40b51c:	mov	x0, x22
  40b520:	bl	404408 <ferror@plt+0x1618>
  40b524:	mov	x1, x20
  40b528:	mov	x3, x0
  40b52c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40b530:	mov	x0, x21
  40b534:	add	x2, x2, #0xb60
  40b538:	bl	4028f0 <snprintf@plt>
  40b53c:	sxtw	x0, w0
  40b540:	str	x0, [x19, #272]
  40b544:	ldp	x21, x22, [sp, #32]
  40b548:	bl	405e80 <ferror@plt+0x3090>
  40b54c:	ldp	x29, x30, [sp]
  40b550:	ldp	x19, x20, [sp, #16]
  40b554:	add	sp, sp, #0x230
  40b558:	ret
  40b55c:	stp	x21, x22, [sp, #32]
  40b560:	ldr	x21, [x19, #264]
  40b564:	b	40b500 <ferror@plt+0x8710>
  40b568:	sub	sp, sp, #0xb0
  40b56c:	sub	w0, w0, #0x30
  40b570:	cmp	w0, #0x43
  40b574:	stp	x29, x30, [sp, #16]
  40b578:	add	x29, sp, #0x10
  40b57c:	stp	x19, x20, [sp, #32]
  40b580:	adrp	x20, 429000 <ferror@plt+0x26210>
  40b584:	add	x20, x20, #0x328
  40b588:	ldr	x19, [x20, #8]
  40b58c:	b.hi	40b628 <ferror@plt+0x8838>  // b.pmore
  40b590:	adrp	x1, 411000 <ferror@plt+0xe210>
  40b594:	add	x1, x1, #0xe90
  40b598:	ldrh	w0, [x1, w0, uxtw #1]
  40b59c:	adr	x1, 40b5a8 <ferror@plt+0x87b8>
  40b5a0:	add	x0, x1, w0, sxth #2
  40b5a4:	br	x0
  40b5a8:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40b5ac:	ldr	w0, [x0, #3596]
  40b5b0:	cbnz	w0, 40b644 <ferror@plt+0x8854>
  40b5b4:	adrp	x19, 428000 <ferror@plt+0x25210>
  40b5b8:	add	x19, x19, #0x390
  40b5bc:	stp	x21, x22, [sp, #48]
  40b5c0:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b5c4:	add	x22, x22, #0x818
  40b5c8:	ldr	s0, [x19, #44]
  40b5cc:	add	x19, x19, #0x20
  40b5d0:	ldr	x0, [x22, #152]
  40b5d4:	fcvt	d0, s0
  40b5d8:	bl	404408 <ferror@plt+0x1618>
  40b5dc:	bl	409138 <ferror@plt+0x6348>
  40b5e0:	ldrb	w1, [x0]
  40b5e4:	cmp	w1, #0x1b
  40b5e8:	b.eq	40ba20 <ferror@plt+0x8c30>  // b.none
  40b5ec:	ldr	w2, [x20, #72]
  40b5f0:	cmp	w2, #0x0
  40b5f4:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40b5f8:	b.eq	40ba20 <ferror@plt+0x8c30>  // b.none
  40b5fc:	add	x1, sp, #0xac
  40b600:	bl	406cf8 <ferror@plt+0x3f08>
  40b604:	cbz	w0, 40c264 <ferror@plt+0x9474>
  40b608:	ldr	s0, [sp, #172]
  40b60c:	fcmpe	s0, #0.0
  40b610:	b.mi	40c264 <ferror@plt+0x9474>  // b.first
  40b614:	fmov	s1, #-1.000000000000000000e+00
  40b618:	fcmpe	s0, s1
  40b61c:	b.le	40ba20 <ferror@plt+0x8c30>
  40b620:	ldp	x21, x22, [sp, #48]
  40b624:	str	s0, [x19, #12]
  40b628:	ldp	x29, x30, [sp, #16]
  40b62c:	ldp	x19, x20, [sp, #32]
  40b630:	add	sp, sp, #0xb0
  40b634:	ret
  40b638:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40b63c:	ldr	w0, [x0, #3596]
  40b640:	cbz	w0, 40bdd0 <ferror@plt+0x8fe0>
  40b644:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b648:	ldr	x0, [x0, #2488]
  40b64c:	bl	409968 <ferror@plt+0x6b78>
  40b650:	b	40b628 <ferror@plt+0x8838>
  40b654:	stp	x23, x24, [sp, #64]
  40b658:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40b65c:	add	x23, x23, #0x428
  40b660:	add	x1, x23, #0x390
  40b664:	stp	x25, x26, [sp, #80]
  40b668:	adrp	x25, 428000 <ferror@plt+0x25210>
  40b66c:	add	x25, x25, #0x390
  40b670:	str	x1, [sp, #112]
  40b674:	add	x1, x23, #0x370
  40b678:	stp	x21, x22, [sp, #48]
  40b67c:	add	x0, x23, #0x3d0
  40b680:	stp	x27, x28, [sp, #96]
  40b684:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b688:	adrp	x27, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b68c:	adrp	x26, 411000 <ferror@plt+0xe210>
  40b690:	adrp	x28, 429000 <ferror@plt+0x26210>
  40b694:	add	x21, x19, #0x328
  40b698:	add	x27, x27, #0x7b0
  40b69c:	add	x22, x22, #0x818
  40b6a0:	add	x26, x26, #0x9d0
  40b6a4:	add	x28, x28, #0x2b0
  40b6a8:	str	x1, [sp, #120]
  40b6ac:	str	x0, [x25, #648]
  40b6b0:	bl	402840 <putp@plt>
  40b6b4:	adrp	x0, 415000 <ferror@plt+0x12210>
  40b6b8:	add	x0, x0, #0x3d0
  40b6bc:	str	x0, [sp, #128]
  40b6c0:	ldr	x0, [sp, #112]
  40b6c4:	bl	402840 <putp@plt>
  40b6c8:	bl	405838 <ferror@plt+0x2a48>
  40b6cc:	ldr	w1, [x19, #204]
  40b6d0:	ldr	x0, [x27, #16]
  40b6d4:	tbz	w1, #6, 40bdc8 <ferror@plt+0x8fd8>
  40b6d8:	ldr	x3, [x22, #472]
  40b6dc:	ldr	w1, [x23, #2532]
  40b6e0:	ldr	s0, [x25, #44]
  40b6e4:	fcvt	d0, s0
  40b6e8:	cbz	w1, 40bdbc <ferror@plt+0x8fcc>
  40b6ec:	ldr	x5, [sp, #128]
  40b6f0:	ldr	x4, [x22, #472]
  40b6f4:	mov	x2, x21
  40b6f8:	mov	x1, x26
  40b6fc:	bl	404408 <ferror@plt+0x1618>
  40b700:	mov	x1, x0
  40b704:	mov	w0, #0x1                   	// #1
  40b708:	bl	4089d0 <ferror@plt+0x5be0>
  40b70c:	ldr	x0, [sp, #120]
  40b710:	bl	402840 <putp@plt>
  40b714:	ldr	x0, [x28]
  40b718:	bl	402c40 <fflush@plt>
  40b71c:	ldr	w0, [x20, #72]
  40b720:	cbnz	w0, 40b6c0 <ferror@plt+0x88d0>
  40b724:	mov	w0, #0x1                   	// #1
  40b728:	bl	407580 <ferror@plt+0x4790>
  40b72c:	ands	w24, w0, #0xff
  40b730:	b.eq	40b6c0 <ferror@plt+0x88d0>  // b.none
  40b734:	and	w0, w0, #0xff
  40b738:	cmp	w0, #0x48
  40b73c:	b.eq	40b784 <ferror@plt+0x8994>  // b.none
  40b740:	b.le	40b774 <ferror@plt+0x8984>
  40b744:	cmp	w0, #0x68
  40b748:	b.eq	40b784 <ferror@plt+0x8994>  // b.none
  40b74c:	cmp	w0, #0x71
  40b750:	b.ne	40b6c0 <ferror@plt+0x88d0>  // b.any
  40b754:	ldp	x29, x30, [sp, #16]
  40b758:	ldp	x19, x20, [sp, #32]
  40b75c:	ldp	x21, x22, [sp, #48]
  40b760:	ldp	x23, x24, [sp, #64]
  40b764:	ldp	x25, x26, [sp, #80]
  40b768:	ldp	x27, x28, [sp, #96]
  40b76c:	add	sp, sp, #0xb0
  40b770:	ret
  40b774:	cmp	w0, #0x1b
  40b778:	b.eq	40b754 <ferror@plt+0x8964>  // b.none
  40b77c:	cmp	w0, #0x3f
  40b780:	b.ne	40b6c0 <ferror@plt+0x88d0>  // b.any
  40b784:	adrp	x26, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b788:	adrp	x25, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  40b78c:	adrp	x22, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  40b790:	adrp	x0, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  40b794:	add	x26, x26, #0x2e4
  40b798:	add	x0, x0, #0x1bc
  40b79c:	add	x25, x25, #0xd2c
  40b7a0:	add	x22, x22, #0x774
  40b7a4:	str	x0, [sp, #120]
  40b7a8:	add	x0, x23, #0x410
  40b7ac:	str	x0, [sp, #112]
  40b7b0:	ldr	x0, [sp, #112]
  40b7b4:	bl	402840 <putp@plt>
  40b7b8:	ldr	x0, [x27, #80]
  40b7bc:	mov	x5, x26
  40b7c0:	ldr	x2, [sp, #120]
  40b7c4:	mov	x4, x25
  40b7c8:	mov	x3, x22
  40b7cc:	mov	x1, x21
  40b7d0:	bl	404408 <ferror@plt+0x1618>
  40b7d4:	mov	x1, x0
  40b7d8:	mov	w0, #0x1                   	// #1
  40b7dc:	bl	4089d0 <ferror@plt+0x5be0>
  40b7e0:	add	x0, x23, #0x370
  40b7e4:	bl	402840 <putp@plt>
  40b7e8:	ldr	x0, [x28]
  40b7ec:	bl	402c40 <fflush@plt>
  40b7f0:	ldr	w0, [x20, #72]
  40b7f4:	cbz	w0, 40bd9c <ferror@plt+0x8fac>
  40b7f8:	cmp	w24, #0x1b
  40b7fc:	cset	w21, ne  // ne = any
  40b800:	cmp	w24, #0xa
  40b804:	csel	w21, w21, wzr, ne  // ne = any
  40b808:	bl	405838 <ferror@plt+0x2a48>
  40b80c:	add	x0, x23, #0x390
  40b810:	bl	402840 <putp@plt>
  40b814:	cbz	w21, 40b754 <ferror@plt+0x8964>
  40b818:	add	x21, x19, #0x328
  40b81c:	b	40b7b0 <ferror@plt+0x89c0>
  40b820:	ldr	w1, [x19, #200]
  40b824:	stp	x21, x22, [sp, #48]
  40b828:	add	x22, x19, #0xf0
  40b82c:	and	w21, w1, #0xff
  40b830:	add	w21, w21, #0x25
  40b834:	and	w1, w1, #0xff
  40b838:	mov	x0, x22
  40b83c:	stp	x23, x24, [sp, #64]
  40b840:	stp	x25, x26, [sp, #80]
  40b844:	stp	x27, x28, [sp, #96]
  40b848:	str	w1, [sp, #128]
  40b84c:	mov	w1, w21
  40b850:	bl	402c10 <strchr@plt>
  40b854:	cbz	x0, 40be74 <ferror@plt+0x9084>
  40b858:	sub	w26, w0, w22
  40b85c:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40b860:	adrp	x27, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b864:	adrp	x28, 429000 <ferror@plt+0x26210>
  40b868:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b86c:	add	x23, x23, #0x428
  40b870:	add	x0, x0, #0xd28
  40b874:	add	x27, x27, #0x7b0
  40b878:	add	x28, x28, #0x2b0
  40b87c:	add	x21, x19, #0x328
  40b880:	mov	x22, #0x0                   	// #0
  40b884:	mov	x25, #0x0                   	// #0
  40b888:	str	x0, [sp, #136]
  40b88c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b890:	add	x0, x0, #0x818
  40b894:	str	x0, [sp, #120]
  40b898:	add	x0, x23, #0x410
  40b89c:	str	x0, [sp, #112]
  40b8a0:	add	x0, x23, #0x390
  40b8a4:	bl	402840 <putp@plt>
  40b8a8:	bl	405838 <ferror@plt+0x2a48>
  40b8ac:	nop
  40b8b0:	cmp	x22, #0x0
  40b8b4:	cset	w24, ne  // ne = any
  40b8b8:	cbz	x25, 40b998 <ferror@plt+0x8ba8>
  40b8bc:	ldr	x0, [sp, #112]
  40b8c0:	bl	402840 <putp@plt>
  40b8c4:	ldr	w1, [x19, #204]
  40b8c8:	mov	x2, x25
  40b8cc:	ldr	x0, [x27, #8]
  40b8d0:	tbz	w1, #1, 40b8dc <ferror@plt+0x8aec>
  40b8d4:	ldr	x1, [sp, #120]
  40b8d8:	ldr	x2, [x1, #312]
  40b8dc:	mov	x1, x21
  40b8e0:	bl	404408 <ferror@plt+0x1618>
  40b8e4:	mov	x1, x0
  40b8e8:	mov	w0, #0x1                   	// #1
  40b8ec:	bl	4089d0 <ferror@plt+0x5be0>
  40b8f0:	mov	w1, w24
  40b8f4:	mov	w0, w26
  40b8f8:	bl	4095e0 <ferror@plt+0x67f0>
  40b8fc:	ldr	x0, [x28]
  40b900:	bl	402c40 <fflush@plt>
  40b904:	ldr	w24, [x20, #72]
  40b908:	cbnz	w24, 40b898 <ferror@plt+0x8aa8>
  40b90c:	mov	w0, #0x1                   	// #1
  40b910:	bl	407580 <ferror@plt+0x4790>
  40b914:	mov	w2, w0
  40b918:	cmp	w0, #0x0
  40b91c:	b.le	40b898 <ferror@plt+0x8aa8>
  40b920:	cmp	w0, #0x82
  40b924:	b.eq	40c0c0 <ferror@plt+0x92d0>  // b.none
  40b928:	b.gt	40bf58 <ferror@plt+0x9168>
  40b92c:	cmp	w0, #0x73
  40b930:	b.eq	40c0d4 <ferror@plt+0x92e4>  // b.none
  40b934:	b.le	40bef0 <ferror@plt+0x9100>
  40b938:	cmp	w0, #0x77
  40b93c:	b.eq	40c144 <ferror@plt+0x9354>  // b.none
  40b940:	cmp	w0, #0x81
  40b944:	b.ne	40b8b0 <ferror@plt+0x8ac0>  // b.any
  40b948:	cmp	w26, #0x0
  40b94c:	b.le	40b8b0 <ferror@plt+0x8ac0>
  40b950:	sub	w26, w26, #0x1
  40b954:	cbz	x22, 40b8b0 <ferror@plt+0x8ac0>
  40b958:	ldr	w1, [x19, #204]
  40b95c:	sxtw	x0, w26
  40b960:	add	x2, x19, x0
  40b964:	str	wzr, [x19, #356]
  40b968:	and	w1, w1, #0xfffffdff
  40b96c:	str	w1, [x19, #204]
  40b970:	str	wzr, [x19, #368]
  40b974:	add	x0, x0, #0xf0
  40b978:	ldrb	w3, [x22]
  40b97c:	ldrb	w1, [x2, #240]
  40b980:	strb	w3, [x2, #240]
  40b984:	strb	w1, [x22]
  40b988:	add	x22, x19, x0
  40b98c:	cmp	x22, #0x0
  40b990:	cset	w24, ne  // ne = any
  40b994:	cbnz	x25, 40b8bc <ferror@plt+0x8acc>
  40b998:	ldr	w1, [sp, #128]
  40b99c:	ldr	x0, [sp, #136]
  40b9a0:	ldr	x25, [x0, w1, sxtw #3]
  40b9a4:	b	40b8bc <ferror@plt+0x8acc>
  40b9a8:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40b9ac:	ldr	w0, [x0, #3596]
  40b9b0:	cbnz	w0, 40b644 <ferror@plt+0x8854>
  40b9b4:	ldrsw	x1, [x19, #364]
  40b9b8:	ldr	x0, [x19, #1440]
  40b9bc:	stp	x21, x22, [sp, #48]
  40b9c0:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40b9c4:	add	x22, x22, #0x818
  40b9c8:	ldr	x1, [x0, x1, lsl #3]
  40b9cc:	ldr	x0, [x22, #352]
  40b9d0:	ldr	w20, [x1]
  40b9d4:	mov	w1, w20
  40b9d8:	bl	404408 <ferror@plt+0x1618>
  40b9dc:	bl	409a58 <ferror@plt+0x6c68>
  40b9e0:	mov	w19, w0
  40b9e4:	mov	w0, #0x80000001            	// #-2147483647
  40b9e8:	cmp	w19, w0
  40b9ec:	b.le	40ba20 <ferror@plt+0x8c30>
  40b9f0:	add	w0, w0, #0x1
  40b9f4:	cmp	w19, w0
  40b9f8:	csel	w19, w19, w20, ne  // ne = any
  40b9fc:	ldr	x0, [x22, #336]
  40ba00:	mov	w1, w19
  40ba04:	bl	404408 <ferror@plt+0x1618>
  40ba08:	bl	409a58 <ferror@plt+0x6c68>
  40ba0c:	mov	w20, w0
  40ba10:	mov	w0, #0x80000003            	// #-2147483645
  40ba14:	cmp	w20, w0
  40ba18:	b.ge	40beac <ferror@plt+0x90bc>  // b.tcont
  40ba1c:	nop
  40ba20:	ldp	x21, x22, [sp, #48]
  40ba24:	b	40b628 <ferror@plt+0x8838>
  40ba28:	adrp	x1, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40ba2c:	ldr	w0, [x19, #204]
  40ba30:	ldr	w1, [x1, #952]
  40ba34:	eor	w0, w0, #0x8
  40ba38:	str	w0, [x19, #204]
  40ba3c:	cbnz	w1, 40b628 <ferror@plt+0x8838>
  40ba40:	mov	x0, x19
  40ba44:	bl	406db8 <ferror@plt+0x3fc8>
  40ba48:	b	40b628 <ferror@plt+0x8838>
  40ba4c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40ba50:	add	x0, x0, #0x390
  40ba54:	ldr	w1, [x0, #616]
  40ba58:	add	w1, w1, #0x1
  40ba5c:	cmp	w1, #0x5
  40ba60:	csel	w1, w1, wzr, le
  40ba64:	str	w1, [x0, #616]
  40ba68:	b	40b628 <ferror@plt+0x8838>
  40ba6c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40ba70:	add	x0, x0, #0x390
  40ba74:	ldr	w1, [x0, #620]
  40ba78:	add	w1, w1, #0x1
  40ba7c:	cmp	w1, #0x4
  40ba80:	csel	w1, w1, wzr, le
  40ba84:	str	w1, [x0, #620]
  40ba88:	b	40b628 <ferror@plt+0x8838>
  40ba8c:	mov	w0, #0x0                   	// #0
  40ba90:	bl	4090a0 <ferror@plt+0x62b0>
  40ba94:	b	40b628 <ferror@plt+0x8838>
  40ba98:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40ba9c:	ldr	w0, [x0, #1372]
  40baa0:	cbz	w0, 40be64 <ferror@plt+0x9074>
  40baa4:	ldrsw	x2, [x19, #364]
  40baa8:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40baac:	ldr	x1, [x19, #1440]
  40bab0:	ldr	x0, [x0, #2880]
  40bab4:	ldr	x1, [x1, x2, lsl #3]
  40bab8:	ldr	w19, [x1]
  40babc:	mov	w1, w19
  40bac0:	bl	404408 <ferror@plt+0x1618>
  40bac4:	bl	409a58 <ferror@plt+0x6c68>
  40bac8:	mov	w1, #0x80000001            	// #-2147483647
  40bacc:	cmp	w0, w1
  40bad0:	b.le	40b628 <ferror@plt+0x8838>
  40bad4:	add	w1, w1, #0x1
  40bad8:	cmp	w0, w1
  40badc:	csel	w0, w0, w19, ne  // ne = any
  40bae0:	cbz	w0, 40b628 <ferror@plt+0x8838>
  40bae4:	bl	40a8b8 <ferror@plt+0x7ac8>
  40bae8:	b	40b628 <ferror@plt+0x8838>
  40baec:	adrp	x0, 429000 <ferror@plt+0x26210>
  40baf0:	ldr	x0, [x0, #760]
  40baf4:	ldr	x0, [x0, #24]
  40baf8:	ldrsh	w0, [x0, #26]
  40bafc:	cmp	w0, #0x0
  40bb00:	b.le	40be8c <ferror@plt+0x909c>
  40bb04:	stp	x23, x24, [sp, #64]
  40bb08:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40bb0c:	add	x23, x23, #0x428
  40bb10:	add	x8, x23, #0x9f0
  40bb14:	ldr	w0, [x19, #204]
  40bb18:	ldp	w4, w3, [x19, #220]
  40bb1c:	stp	x21, x22, [sp, #48]
  40bb20:	ldur	w1, [x23, #-112]
  40bb24:	ldp	w2, w24, [x19, #228]
  40bb28:	stp	x25, x26, [sp, #80]
  40bb2c:	orr	w5, w0, #0x800
  40bb30:	stp	x27, x28, [sp, #96]
  40bb34:	stp	w0, w4, [x8, #-8]
  40bb38:	stp	w3, w2, [x8]
  40bb3c:	str	w5, [x19, #204]
  40bb40:	str	w24, [x23, #2552]
  40bb44:	cbnz	w1, 40bb50 <ferror@plt+0x8d60>
  40bb48:	mov	x0, x19
  40bb4c:	bl	406db8 <ferror@plt+0x3fc8>
  40bb50:	add	x2, x19, #0xe8
  40bb54:	adrp	x1, 428000 <ferror@plt+0x25210>
  40bb58:	add	x0, x23, #0x3d0
  40bb5c:	stp	x2, x2, [sp, #136]
  40bb60:	adrp	x27, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bb64:	str	x0, [x1, #1560]
  40bb68:	bl	402840 <putp@plt>
  40bb6c:	add	x0, x23, #0x390
  40bb70:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bb74:	adrp	x26, 411000 <ferror@plt+0xe210>
  40bb78:	adrp	x28, 429000 <ferror@plt+0x26210>
  40bb7c:	add	x21, x19, #0x328
  40bb80:	add	x27, x27, #0x7b0
  40bb84:	add	x22, x22, #0x818
  40bb88:	add	x26, x26, #0x9d0
  40bb8c:	add	x28, x28, #0x2b0
  40bb90:	mov	w25, #0x54                  	// #84
  40bb94:	str	x0, [sp, #152]
  40bb98:	add	x0, x23, #0x410
  40bb9c:	str	x0, [sp, #128]
  40bba0:	add	x0, x23, #0x370
  40bba4:	str	x0, [sp, #120]
  40bba8:	ldr	x0, [sp, #152]
  40bbac:	bl	402840 <putp@plt>
  40bbb0:	bl	405838 <ferror@plt+0x2a48>
  40bbb4:	ldr	x0, [sp, #128]
  40bbb8:	bl	402840 <putp@plt>
  40bbbc:	ldr	w1, [x19, #204]
  40bbc0:	ldr	x0, [x27]
  40bbc4:	tbz	w1, #3, 40bc9c <ferror@plt+0x8eac>
  40bbc8:	ldr	x3, [x22, #472]
  40bbcc:	tbz	w1, #11, 40bca4 <ferror@plt+0x8eb4>
  40bbd0:	ldr	x4, [x22, #472]
  40bbd4:	tbz	w1, #10, 40bcac <ferror@plt+0x8ebc>
  40bbd8:	ldr	x5, [x22, #472]
  40bbdc:	mov	w7, w24
  40bbe0:	mov	w6, w25
  40bbe4:	mov	x2, x21
  40bbe8:	str	x21, [sp]
  40bbec:	mov	x1, x26
  40bbf0:	bl	404408 <ferror@plt+0x1618>
  40bbf4:	mov	x1, x0
  40bbf8:	mov	w0, #0x1                   	// #1
  40bbfc:	bl	4089d0 <ferror@plt+0x5be0>
  40bc00:	ldr	x0, [sp, #120]
  40bc04:	bl	402840 <putp@plt>
  40bc08:	ldr	x0, [x28]
  40bc0c:	bl	402c40 <fflush@plt>
  40bc10:	ldr	w0, [x20, #72]
  40bc14:	cbnz	w0, 40bba0 <ferror@plt+0x8db0>
  40bc18:	mov	w0, #0x1                   	// #1
  40bc1c:	bl	407580 <ferror@plt+0x4790>
  40bc20:	mov	w1, w0
  40bc24:	cmp	w0, #0x0
  40bc28:	b.le	40bba0 <ferror@plt+0x8db0>
  40bc2c:	cmp	w0, #0x53
  40bc30:	b.eq	40c10c <ferror@plt+0x931c>  // b.none
  40bc34:	b.gt	40bf88 <ferror@plt+0x9198>
  40bc38:	cmp	w0, #0x48
  40bc3c:	b.eq	40c130 <ferror@plt+0x9340>  // b.none
  40bc40:	b.le	40bfbc <ferror@plt+0x91cc>
  40bc44:	cmp	w0, #0x4d
  40bc48:	b.ne	40bfcc <ferror@plt+0x91dc>  // b.any
  40bc4c:	ldr	w24, [x19, #224]
  40bc50:	mov	w25, w1
  40bc54:	add	x0, x19, #0xe0
  40bc58:	str	x0, [sp, #136]
  40bc5c:	nop
  40bc60:	ldur	w0, [x23, #-112]
  40bc64:	cbnz	w0, 40bbb4 <ferror@plt+0x8dc4>
  40bc68:	mov	x0, x19
  40bc6c:	str	w1, [sp, #112]
  40bc70:	bl	406db8 <ferror@plt+0x3fc8>
  40bc74:	ldr	w1, [sp, #112]
  40bc78:	cmp	w1, #0x71
  40bc7c:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  40bc80:	b.eq	40c1e0 <ferror@plt+0x93f0>  // b.none
  40bc84:	ldr	x0, [sp, #128]
  40bc88:	add	x21, x19, #0x328
  40bc8c:	bl	402840 <putp@plt>
  40bc90:	ldr	w1, [x19, #204]
  40bc94:	ldr	x0, [x27]
  40bc98:	tbnz	w1, #3, 40bbc8 <ferror@plt+0x8dd8>
  40bc9c:	ldr	x3, [x22, #464]
  40bca0:	tbnz	w1, #11, 40bbd0 <ferror@plt+0x8de0>
  40bca4:	ldr	x4, [x22, #464]
  40bca8:	tbnz	w1, #10, 40bbd8 <ferror@plt+0x8de8>
  40bcac:	ldr	x5, [x22, #464]
  40bcb0:	b	40bbdc <ferror@plt+0x8dec>
  40bcb4:	adrp	x0, 428000 <ferror@plt+0x25210>
  40bcb8:	add	x0, x0, #0x390
  40bcbc:	ldr	w1, [x0, #624]
  40bcc0:	cmp	w1, #0x0
  40bcc4:	cset	w1, eq  // eq = none
  40bcc8:	str	w1, [x0, #624]
  40bccc:	b	40b628 <ferror@plt+0x8838>
  40bcd0:	adrp	x0, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40bcd4:	add	x0, x0, #0x428
  40bcd8:	ldr	w2, [x19, #204]
  40bcdc:	ldr	w1, [x0, #420]
  40bce0:	cmp	w1, #0x0
  40bce4:	cset	w3, eq  // eq = none
  40bce8:	str	w3, [x0, #420]
  40bcec:	tbnz	w2, #13, 40bd0c <ferror@plt+0x8f1c>
  40bcf0:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bcf4:	add	x2, x2, #0x818
  40bcf8:	ldr	x0, [x2, #568]
  40bcfc:	cbnz	w1, 40c230 <ferror@plt+0x9440>
  40bd00:	ldr	x1, [x2, #472]
  40bd04:	bl	404408 <ferror@plt+0x1618>
  40bd08:	bl	409968 <ferror@plt+0x6b78>
  40bd0c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40bd10:	mov	w1, #0xffffffff            	// #-1
  40bd14:	str	w1, [x0, #3900]
  40bd18:	b	40b628 <ferror@plt+0x8838>
  40bd1c:	ldr	w0, [x20, #48]
  40bd20:	cmp	w0, #0x1
  40bd24:	b.le	40be9c <ferror@plt+0x90ac>
  40bd28:	adrp	x1, 428000 <ferror@plt+0x25210>
  40bd2c:	add	x1, x1, #0x390
  40bd30:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bd34:	add	x2, x2, #0x818
  40bd38:	ldr	w3, [x1, #40]
  40bd3c:	ldr	x0, [x2, #384]
  40bd40:	cmp	w3, #0x0
  40bd44:	cset	w4, eq  // eq = none
  40bd48:	str	w4, [x1, #40]
  40bd4c:	cbnz	w3, 40c228 <ferror@plt+0x9438>
  40bd50:	ldr	x1, [x2, #472]
  40bd54:	bl	404408 <ferror@plt+0x1618>
  40bd58:	bl	409968 <ferror@plt+0x6b78>
  40bd5c:	b	40b628 <ferror@plt+0x8838>
  40bd60:	adrp	x19, 428000 <ferror@plt+0x25210>
  40bd64:	add	x19, x19, #0x390
  40bd68:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bd6c:	add	x19, x19, #0x20
  40bd70:	ldr	w1, [x19, #580]
  40bd74:	ldr	x0, [x0, #2784]
  40bd78:	bl	404408 <ferror@plt+0x1618>
  40bd7c:	bl	409a58 <ferror@plt+0x6c68>
  40bd80:	mov	w1, #0x80000003            	// #-2147483645
  40bd84:	cmp	w0, w1
  40bd88:	b.lt	40b628 <ferror@plt+0x8838>  // b.tstop
  40bd8c:	cmp	w0, #0x201
  40bd90:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  40bd94:	str	w0, [x19, #580]
  40bd98:	b	40b628 <ferror@plt+0x8838>
  40bd9c:	mov	w0, #0x1                   	// #1
  40bda0:	bl	407580 <ferror@plt+0x4790>
  40bda4:	ands	w24, w0, #0xff
  40bda8:	b.ne	40c1c0 <ferror@plt+0x93d0>  // b.any
  40bdac:	bl	405838 <ferror@plt+0x2a48>
  40bdb0:	add	x0, x23, #0x390
  40bdb4:	bl	402840 <putp@plt>
  40bdb8:	b	40b7b0 <ferror@plt+0x89c0>
  40bdbc:	ldr	x5, [x27, #24]
  40bdc0:	ldr	x4, [x22, #464]
  40bdc4:	b	40b6f4 <ferror@plt+0x8904>
  40bdc8:	ldr	x3, [x22, #464]
  40bdcc:	b	40b6dc <ferror@plt+0x88ec>
  40bdd0:	ldrsw	x1, [x19, #364]
  40bdd4:	ldr	x0, [x19, #1440]
  40bdd8:	stp	x21, x22, [sp, #48]
  40bddc:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bde0:	add	x22, x22, #0x818
  40bde4:	ldr	x1, [x0, x1, lsl #3]
  40bde8:	ldr	x0, [x22, #344]
  40bdec:	ldr	w21, [x1]
  40bdf0:	mov	w1, w21
  40bdf4:	bl	404408 <ferror@plt+0x1618>
  40bdf8:	bl	409a58 <ferror@plt+0x6c68>
  40bdfc:	mov	w19, w0
  40be00:	mov	w0, #0x80000001            	// #-2147483647
  40be04:	cmp	w19, w0
  40be08:	b.le	40ba20 <ferror@plt+0x8c30>
  40be0c:	add	w0, w0, #0x1
  40be10:	mov	w2, #0xf                   	// #15
  40be14:	cmp	w19, w0
  40be18:	ldr	x0, [x22, #360]
  40be1c:	csel	w19, w19, w21, ne  // ne = any
  40be20:	mov	w1, w19
  40be24:	bl	404408 <ferror@plt+0x1618>
  40be28:	bl	409138 <ferror@plt+0x6348>
  40be2c:	ldrb	w1, [x0]
  40be30:	cmp	w1, #0x1b
  40be34:	b.eq	40ba20 <ferror@plt+0x8c30>  // b.none
  40be38:	cbnz	w1, 40c238 <ferror@plt+0x9448>
  40be3c:	ldr	w0, [x20, #72]
  40be40:	mov	w20, #0xf                   	// #15
  40be44:	cbnz	w0, 40ba20 <ferror@plt+0x8c30>
  40be48:	mov	w1, w20
  40be4c:	mov	w0, w19
  40be50:	bl	402890 <kill@plt>
  40be54:	cbz	w0, 40ba20 <ferror@plt+0x8c30>
  40be58:	bl	402d40 <__errno_location@plt>
  40be5c:	ldr	x21, [x22, #232]
  40be60:	b	40bec8 <ferror@plt+0x90d8>
  40be64:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40be68:	ldr	x0, [x0, #2864]
  40be6c:	bl	409138 <ferror@plt+0x6348>
  40be70:	b	40b628 <ferror@plt+0x8838>
  40be74:	orr	w1, w21, #0x80
  40be78:	mov	x0, x22
  40be7c:	mov	w26, #0x0                   	// #0
  40be80:	bl	402c10 <strchr@plt>
  40be84:	cbz	x0, 40b85c <ferror@plt+0x8a6c>
  40be88:	b	40b858 <ferror@plt+0x8a68>
  40be8c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40be90:	ldr	x0, [x0, #2208]
  40be94:	bl	409968 <ferror@plt+0x6b78>
  40be98:	b	40b628 <ferror@plt+0x8838>
  40be9c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40bea0:	ldr	x0, [x0, #2496]
  40bea4:	bl	409968 <ferror@plt+0x6b78>
  40bea8:	b	40b628 <ferror@plt+0x8838>
  40beac:	mov	w2, w20
  40beb0:	mov	w1, w19
  40beb4:	mov	w0, #0x0                   	// #0
  40beb8:	bl	402d60 <setpriority@plt>
  40bebc:	cbz	w0, 40ba20 <ferror@plt+0x8c30>
  40bec0:	bl	402d40 <__errno_location@plt>
  40bec4:	ldr	x21, [x22, #224]
  40bec8:	ldr	w0, [x0]
  40becc:	bl	402ae0 <strerror@plt>
  40bed0:	mov	x3, x0
  40bed4:	mov	w2, w20
  40bed8:	mov	w1, w19
  40bedc:	mov	x0, x21
  40bee0:	bl	404408 <ferror@plt+0x1618>
  40bee4:	bl	409968 <ferror@plt+0x6b78>
  40bee8:	ldp	x21, x22, [sp, #48]
  40beec:	b	40b628 <ferror@plt+0x8838>
  40bef0:	cmp	w0, #0x61
  40bef4:	b.eq	40c190 <ferror@plt+0x93a0>  // b.none
  40bef8:	b.le	40bf44 <ferror@plt+0x9154>
  40befc:	cmp	w0, #0x64
  40bf00:	b.ne	40bf30 <ferror@plt+0x9140>  // b.any
  40bf04:	cbnz	x22, 40b8b0 <ferror@plt+0x8ac0>
  40bf08:	add	x1, x19, w26, sxtw
  40bf0c:	ldrb	w0, [x1, #240]
  40bf10:	eor	w0, w0, #0xffffff80
  40bf14:	strb	w0, [x1, #240]
  40bf18:	str	wzr, [x19, #356]
  40bf1c:	ldr	w0, [x19, #204]
  40bf20:	str	wzr, [x19, #368]
  40bf24:	and	w0, w0, #0xfffffdff
  40bf28:	str	w0, [x19, #204]
  40bf2c:	nop
  40bf30:	cmp	w2, #0x71
  40bf34:	ccmp	w2, #0x1b, #0x4, ne  // ne = any
  40bf38:	b.eq	40b754 <ferror@plt+0x8964>  // b.none
  40bf3c:	add	x21, x19, #0x328
  40bf40:	b	40b8b0 <ferror@plt+0x8ac0>
  40bf44:	cmp	w0, #0xa
  40bf48:	b.eq	40bfb4 <ferror@plt+0x91c4>  // b.none
  40bf4c:	cmp	w0, #0x20
  40bf50:	b.eq	40bf04 <ferror@plt+0x9114>  // b.none
  40bf54:	b	40bf30 <ferror@plt+0x9140>
  40bf58:	cmp	w0, #0x85
  40bf5c:	b.eq	40c0b4 <ferror@plt+0x92c4>  // b.none
  40bf60:	b.le	40c008 <ferror@plt+0x9218>
  40bf64:	cmp	w0, #0x87
  40bf68:	b.eq	40c0b4 <ferror@plt+0x92c4>  // b.none
  40bf6c:	sub	w2, w0, #0x86
  40bf70:	tst	w2, #0xfffffffd
  40bf74:	b.ne	40b8b0 <ferror@plt+0x8ac0>  // b.any
  40bf78:	cmp	x22, #0x0
  40bf7c:	mov	w0, #0x39                  	// #57
  40bf80:	csel	w26, w26, w0, ne  // ne = any
  40bf84:	b	40b8b0 <ferror@plt+0x8ac0>
  40bf88:	cmp	w0, #0x62
  40bf8c:	b.eq	40c120 <ferror@plt+0x9330>  // b.none
  40bf90:	b.le	40c028 <ferror@plt+0x9238>
  40bf94:	cmp	w0, #0x77
  40bf98:	b.eq	40c04c <ferror@plt+0x925c>  // b.none
  40bf9c:	cmp	w0, #0x7a
  40bfa0:	b.ne	40bfcc <ferror@plt+0x91dc>  // b.any
  40bfa4:	ldr	w0, [x19, #204]
  40bfa8:	eor	w0, w0, #0x800
  40bfac:	str	w0, [x19, #204]
  40bfb0:	b	40bc60 <ferror@plt+0x8e70>
  40bfb4:	mov	x22, #0x0                   	// #0
  40bfb8:	b	40b8b0 <ferror@plt+0x8ac0>
  40bfbc:	cmp	w0, #0x37
  40bfc0:	b.gt	40bff0 <ferror@plt+0x9200>
  40bfc4:	cmp	w0, #0x2f
  40bfc8:	b.gt	40bfd8 <ferror@plt+0x91e8>
  40bfcc:	ldur	w2, [x23, #-112]
  40bfd0:	cbz	w2, 40bc68 <ferror@plt+0x8e78>
  40bfd4:	b	40bc78 <ferror@plt+0x8e88>
  40bfd8:	ldr	x2, [sp, #136]
  40bfdc:	sub	w24, w0, #0x30
  40bfe0:	ldur	w0, [x23, #-112]
  40bfe4:	str	w24, [x2]
  40bfe8:	cbz	w0, 40bc68 <ferror@plt+0x8e78>
  40bfec:	b	40bbb4 <ferror@plt+0x8dc4>
  40bff0:	cmp	w0, #0x42
  40bff4:	b.ne	40bfcc <ferror@plt+0x91dc>  // b.any
  40bff8:	ldr	w0, [x19, #204]
  40bffc:	eor	w0, w0, #0x8
  40c000:	str	w0, [x19, #204]
  40c004:	b	40bc60 <ferror@plt+0x8e70>
  40c008:	cmp	w0, #0x83
  40c00c:	b.eq	40bfb4 <ferror@plt+0x91c4>  // b.none
  40c010:	cmp	w0, #0x84
  40c014:	b.ne	40b8b0 <ferror@plt+0x8ac0>  // b.any
  40c018:	sxtw	x22, w26
  40c01c:	add	x22, x22, #0xf0
  40c020:	add	x22, x19, x22
  40c024:	b	40b8b0 <ferror@plt+0x8ac0>
  40c028:	cmp	w0, #0x54
  40c02c:	b.ne	40c044 <ferror@plt+0x9254>  // b.any
  40c030:	mov	w25, w0
  40c034:	ldr	w24, [x19, #232]
  40c038:	ldr	x0, [sp, #144]
  40c03c:	str	x0, [sp, #136]
  40c040:	b	40bc60 <ferror@plt+0x8e70>
  40c044:	cmp	w0, #0x61
  40c048:	b.ne	40bfcc <ferror@plt+0x91dc>  // b.any
  40c04c:	mov	w0, w1
  40c050:	str	w1, [sp, #112]
  40c054:	bl	4090a0 <ferror@plt+0x62b0>
  40c058:	ldr	w3, [x0, #204]
  40c05c:	ldur	w2, [x23, #-112]
  40c060:	mov	x19, x0
  40c064:	orr	w7, w3, #0x800
  40c068:	str	w7, [x0, #204]
  40c06c:	add	x7, x23, #0x9f0
  40c070:	ldr	w1, [sp, #112]
  40c074:	ldp	w6, w5, [x0, #220]
  40c078:	ldp	w4, w24, [x0, #228]
  40c07c:	stp	w3, w6, [x7, #-8]
  40c080:	stp	w5, w4, [x7]
  40c084:	str	w24, [x23, #2552]
  40c088:	cbnz	w2, 40c0a0 <ferror@plt+0x92b0>
  40c08c:	str	w1, [sp, #112]
  40c090:	bl	406db8 <ferror@plt+0x3fc8>
  40c094:	ldur	w2, [x23, #-112]
  40c098:	ldr	w24, [x19, #232]
  40c09c:	ldr	w1, [sp, #112]
  40c0a0:	add	x0, x19, #0xe8
  40c0a4:	stp	x0, x0, [sp, #136]
  40c0a8:	mov	w25, #0x54                  	// #84
  40c0ac:	cbz	w2, 40bc68 <ferror@plt+0x8e78>
  40c0b0:	b	40bc78 <ferror@plt+0x8e88>
  40c0b4:	cmp	x22, #0x0
  40c0b8:	csel	w26, w26, wzr, ne  // ne = any
  40c0bc:	b	40b8b0 <ferror@plt+0x8ac0>
  40c0c0:	cmp	w26, #0x38
  40c0c4:	b.gt	40b8b0 <ferror@plt+0x8ac0>
  40c0c8:	add	w26, w26, #0x1
  40c0cc:	cbnz	x22, 40b958 <ferror@plt+0x8b68>
  40c0d0:	b	40b8b0 <ferror@plt+0x8ac0>
  40c0d4:	cbnz	x22, 40b8b0 <ferror@plt+0x8ac0>
  40c0d8:	add	x0, x19, w26, sxtw
  40c0dc:	ldr	w1, [x19, #204]
  40c0e0:	mov	w2, #0xfffffdfd            	// #-515
  40c0e4:	and	w1, w1, w2
  40c0e8:	ldrb	w0, [x0, #240]
  40c0ec:	str	wzr, [x19, #356]
  40c0f0:	and	w0, w0, #0x7f
  40c0f4:	str	wzr, [x19, #368]
  40c0f8:	sub	w0, w0, #0x25
  40c0fc:	and	w0, w0, #0xff
  40c100:	str	w0, [sp, #128]
  40c104:	stp	w0, w1, [x19, #200]
  40c108:	b	40b998 <ferror@plt+0x8ba8>
  40c10c:	add	x0, x19, #0xdc
  40c110:	ldr	w24, [x19, #220]
  40c114:	mov	w25, w1
  40c118:	str	x0, [sp, #136]
  40c11c:	b	40bc60 <ferror@plt+0x8e70>
  40c120:	ldr	w0, [x19, #204]
  40c124:	eor	w0, w0, #0x400
  40c128:	str	w0, [x19, #204]
  40c12c:	b	40bc60 <ferror@plt+0x8e70>
  40c130:	add	x0, x19, #0xe4
  40c134:	ldr	w24, [x19, #228]
  40c138:	mov	w25, w1
  40c13c:	str	x0, [sp, #136]
  40c140:	b	40bc60 <ferror@plt+0x8e70>
  40c144:	ldr	x19, [x19, #1456]
  40c148:	add	x26, x19, #0xf0
  40c14c:	ldr	w1, [x19, #200]
  40c150:	mov	x0, x26
  40c154:	str	x19, [x20, #8]
  40c158:	and	w21, w1, #0xff
  40c15c:	and	w1, w1, #0xff
  40c160:	add	w21, w21, #0x25
  40c164:	str	w1, [sp, #128]
  40c168:	mov	w1, w21
  40c16c:	str	w2, [sp, #144]
  40c170:	bl	402c10 <strchr@plt>
  40c174:	mov	x25, x0
  40c178:	ldr	w2, [sp, #144]
  40c17c:	cbz	x0, 40c198 <ferror@plt+0x93a8>
  40c180:	sub	w26, w25, w26
  40c184:	mov	x22, #0x0                   	// #0
  40c188:	mov	x25, #0x0                   	// #0
  40c18c:	b	40bf30 <ferror@plt+0x9140>
  40c190:	ldr	x19, [x19, #1448]
  40c194:	b	40c148 <ferror@plt+0x9358>
  40c198:	orr	w1, w21, #0x80
  40c19c:	mov	x0, x26
  40c1a0:	str	w2, [sp, #144]
  40c1a4:	bl	402c10 <strchr@plt>
  40c1a8:	ldr	w2, [sp, #144]
  40c1ac:	mov	x25, x0
  40c1b0:	cbnz	x0, 40c180 <ferror@plt+0x9390>
  40c1b4:	mov	w26, #0x0                   	// #0
  40c1b8:	mov	x22, #0x0                   	// #0
  40c1bc:	b	40bf30 <ferror@plt+0x9140>
  40c1c0:	and	w0, w0, #0xff
  40c1c4:	bl	4090a0 <ferror@plt+0x62b0>
  40c1c8:	cmp	w24, #0x1b
  40c1cc:	mov	x19, x0
  40c1d0:	cset	w21, ne  // ne = any
  40c1d4:	cmp	w24, #0xa
  40c1d8:	csel	w21, w21, wzr, ne  // ne = any
  40c1dc:	b	40b814 <ferror@plt+0x8a24>
  40c1e0:	cmp	w1, #0x71
  40c1e4:	b.ne	40b754 <ferror@plt+0x8964>  // b.any
  40c1e8:	add	x1, x23, #0x9f0
  40c1ec:	ldur	w0, [x23, #-112]
  40c1f0:	ldp	w5, w4, [x1, #-8]
  40c1f4:	str	w5, [x19, #204]
  40c1f8:	ldp	w3, w2, [x1]
  40c1fc:	stp	w4, w3, [x19, #220]
  40c200:	ldr	w1, [x23, #2552]
  40c204:	stp	w2, w1, [x19, #228]
  40c208:	cbnz	w0, 40b754 <ferror@plt+0x8964>
  40c20c:	mov	x0, x19
  40c210:	bl	406db8 <ferror@plt+0x3fc8>
  40c214:	ldp	x21, x22, [sp, #48]
  40c218:	ldp	x23, x24, [sp, #64]
  40c21c:	ldp	x25, x26, [sp, #80]
  40c220:	ldp	x27, x28, [sp, #96]
  40c224:	b	40b628 <ferror@plt+0x8838>
  40c228:	ldr	x1, [x2, #464]
  40c22c:	b	40bd54 <ferror@plt+0x8f64>
  40c230:	ldr	x1, [x2, #464]
  40c234:	b	40bd04 <ferror@plt+0x8f14>
  40c238:	bl	402730 <signal_name_to_number@plt>
  40c23c:	ldr	w1, [x20, #72]
  40c240:	mov	w20, w0
  40c244:	cbnz	w1, 40ba20 <ferror@plt+0x8c30>
  40c248:	cmp	w0, #0x0
  40c24c:	b.gt	40be48 <ferror@plt+0x9058>
  40c250:	b.eq	40ba20 <ferror@plt+0x8c30>  // b.none
  40c254:	ldr	x0, [x22, #104]
  40c258:	bl	409968 <ferror@plt+0x6b78>
  40c25c:	ldp	x21, x22, [sp, #48]
  40c260:	b	40b628 <ferror@plt+0x8838>
  40c264:	ldr	x0, [x22, #96]
  40c268:	bl	409968 <ferror@plt+0x6b78>
  40c26c:	ldp	x21, x22, [sp, #48]
  40c270:	b	40b628 <ferror@plt+0x8838>
  40c274:	nop
  40c278:	sub	sp, sp, #0xa90
  40c27c:	sxtw	x1, w1
  40c280:	adrp	x7, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40c284:	mov	w2, w0
  40c288:	stp	x29, x30, [sp]
  40c28c:	mov	x29, sp
  40c290:	stp	x27, x28, [sp, #80]
  40c294:	add	x28, x7, #0x428
  40c298:	str	w0, [sp, #112]
  40c29c:	add	x0, x1, #0x1
  40c2a0:	ldr	x1, [x28, #280]
  40c2a4:	lsl	x3, x0, #3
  40c2a8:	str	x3, [sp, #96]
  40c2ac:	sub	x3, x3, #0x8
  40c2b0:	stp	x23, x24, [sp, #48]
  40c2b4:	ldr	w23, [x28, #152]
  40c2b8:	ldr	x0, [x1, x0, lsl #3]
  40c2bc:	str	x3, [sp, #104]
  40c2c0:	ldr	x1, [x1, x3]
  40c2c4:	sub	x0, x0, x1
  40c2c8:	sub	w0, w0, #0x1
  40c2cc:	cmp	w0, w2
  40c2d0:	b.le	40c5b4 <ferror@plt+0x97c4>
  40c2d4:	add	x1, x1, w2, sxtw
  40c2d8:	add	x0, sp, #0x90
  40c2dc:	mov	x2, #0x200                 	// #512
  40c2e0:	bl	402700 <memcpy@plt>
  40c2e4:	cmp	w23, #0x0
  40c2e8:	b.le	40c460 <ferror@plt+0x9670>
  40c2ec:	adrp	x1, 411000 <ferror@plt+0xe210>
  40c2f0:	adrp	x0, 411000 <ferror@plt+0xe210>
  40c2f4:	add	x1, x1, #0x9f8
  40c2f8:	add	x0, x0, #0x9f0
  40c2fc:	stp	x19, x20, [sp, #16]
  40c300:	mov	w20, #0x0                   	// #0
  40c304:	mov	w19, #0x0                   	// #0
  40c308:	stp	x21, x22, [sp, #32]
  40c30c:	mov	w22, #0x0                   	// #0
  40c310:	stp	x25, x26, [sp, #64]
  40c314:	mov	w25, #0x0                   	// #0
  40c318:	str	x0, [sp, #120]
  40c31c:	str	x1, [sp, #136]
  40c320:	b	40c398 <ferror@plt+0x95a8>
  40c324:	cmp	w22, w21
  40c328:	b.le	40c47c <ferror@plt+0x968c>
  40c32c:	add	x0, sp, #0x90
  40c330:	ldrb	w23, [x0, w19, sxtw]
  40c334:	cmp	w23, #0xa
  40c338:	b.eq	40c450 <ferror@plt+0x9660>  // b.none
  40c33c:	cmp	w23, #0x7e
  40c340:	b.hi	40c4dc <ferror@plt+0x96ec>  // b.pmore
  40c344:	cmp	w23, #0x1f
  40c348:	b.ls	40c534 <ferror@plt+0x9744>  // b.plast
  40c34c:	cbnz	w25, 40c59c <ferror@plt+0x97ac>
  40c350:	ldr	w0, [x28, #152]
  40c354:	add	w20, w20, #0x1
  40c358:	mov	w25, #0x0                   	// #0
  40c35c:	cmp	w0, w20
  40c360:	b.ge	40c58c <ferror@plt+0x979c>  // b.tcont
  40c364:	nop
  40c368:	ldp	x0, x2, [sp, #96]
  40c36c:	ldr	x1, [x28, #280]
  40c370:	ldr	x0, [x1, x0]
  40c374:	ldr	x1, [x1, x2]
  40c378:	sub	x0, x0, x1
  40c37c:	sub	w0, w0, #0x1
  40c380:	cmp	w0, w21
  40c384:	b.le	40c450 <ferror@plt+0x9660>
  40c388:	ldr	w23, [x28, #152]
  40c38c:	add	w19, w19, #0x1
  40c390:	cmp	w23, w20
  40c394:	b.le	40c450 <ferror@plt+0x9660>
  40c398:	ldr	w0, [sp, #112]
  40c39c:	add	w21, w0, w19
  40c3a0:	cbnz	w22, 40c324 <ferror@plt+0x9534>
  40c3a4:	ldr	x0, [x28, #2512]
  40c3a8:	ldr	x27, [x0, #48]
  40c3ac:	ldrb	w1, [x27]
  40c3b0:	cbz	w1, 40c52c <ferror@plt+0x973c>
  40c3b4:	ldr	x2, [sp, #104]
  40c3b8:	ldr	x0, [x28, #280]
  40c3bc:	ldr	x22, [x0, x2]
  40c3c0:	ldr	x2, [sp, #96]
  40c3c4:	ldr	x0, [x0, x2]
  40c3c8:	mov	x2, x0
  40c3cc:	str	x2, [sp, #128]
  40c3d0:	sub	x24, x2, x22
  40c3d4:	mov	x0, x22
  40c3d8:	sub	w2, w24, #0x1
  40c3dc:	mov	w24, w2
  40c3e0:	str	w24, [sp, #116]
  40c3e4:	sxtw	x2, w2
  40c3e8:	bl	402c90 <memchr@plt>
  40c3ec:	cbz	x0, 40c52c <ferror@plt+0x973c>
  40c3f0:	cmp	w24, w21
  40c3f4:	b.le	40c52c <ferror@plt+0x973c>
  40c3f8:	mov	w26, w21
  40c3fc:	nop
  40c400:	ldrb	w4, [x22, w26, sxtw]
  40c404:	add	x24, x22, w26, sxtw
  40c408:	mov	x1, x27
  40c40c:	mov	x0, x24
  40c410:	cbz	w4, 40c42c <ferror@plt+0x963c>
  40c414:	bl	402cc0 <strstr@plt>
  40c418:	mov	x1, x0
  40c41c:	mov	x0, x24
  40c420:	cbnz	x1, 40c56c <ferror@plt+0x977c>
  40c424:	bl	402780 <strlen@plt>
  40c428:	add	w26, w26, w0
  40c42c:	ldr	w0, [sp, #116]
  40c430:	add	w26, w26, #0x1
  40c434:	cmp	w0, w26
  40c438:	b.gt	40c400 <ferror@plt+0x9610>
  40c43c:	add	x0, sp, #0x90
  40c440:	mov	w22, #0x7fffffff            	// #2147483647
  40c444:	ldrb	w23, [x0, w19, sxtw]
  40c448:	cmp	w23, #0xa
  40c44c:	b.ne	40c33c <ferror@plt+0x954c>  // b.any
  40c450:	cbnz	w25, 40c5c8 <ferror@plt+0x97d8>
  40c454:	ldp	x19, x20, [sp, #16]
  40c458:	ldp	x21, x22, [sp, #32]
  40c45c:	ldp	x25, x26, [sp, #64]
  40c460:	sub	x0, x28, #0xb0
  40c464:	bl	402840 <putp@plt>
  40c468:	ldp	x29, x30, [sp]
  40c46c:	ldp	x23, x24, [sp, #48]
  40c470:	ldp	x27, x28, [sp, #80]
  40c474:	add	sp, sp, #0xa90
  40c478:	ret
  40c47c:	ldr	x1, [x28, #2512]
  40c480:	adrp	x0, 429000 <ferror@plt+0x26210>
  40c484:	sub	w4, w23, w20
  40c488:	add	x6, x28, #0x430
  40c48c:	ldr	x3, [x0, #816]
  40c490:	adrp	x2, 411000 <ferror@plt+0xe210>
  40c494:	ldr	x5, [x1, #48]
  40c498:	add	x2, x2, #0x8c0
  40c49c:	add	x3, x3, #0x248
  40c4a0:	mov	x1, #0x800                 	// #2048
  40c4a4:	add	x0, sp, #0x290
  40c4a8:	mov	w25, #0x0                   	// #0
  40c4ac:	bl	4028f0 <snprintf@plt>
  40c4b0:	mov	w22, #0x0                   	// #0
  40c4b4:	add	x0, sp, #0x290
  40c4b8:	bl	402840 <putp@plt>
  40c4bc:	ldr	x0, [x28, #2512]
  40c4c0:	ldr	w0, [x0, #56]
  40c4c4:	sub	w1, w0, #0x1
  40c4c8:	add	w20, w20, w0
  40c4cc:	ldr	w0, [sp, #112]
  40c4d0:	add	w19, w19, w1
  40c4d4:	add	w21, w0, w19
  40c4d8:	b	40c368 <ferror@plt+0x9578>
  40c4dc:	mov	w1, w23
  40c4e0:	adrp	x0, 411000 <ferror@plt+0xe210>
  40c4e4:	add	x0, x0, #0x9e8
  40c4e8:	bl	404408 <ferror@plt+0x1618>
  40c4ec:	mov	x5, x0
  40c4f0:	cbnz	w25, 40c580 <ferror@plt+0x9790>
  40c4f4:	adrp	x0, 429000 <ferror@plt+0x26210>
  40c4f8:	ldr	x3, [x0, #816]
  40c4fc:	add	x3, x3, #0x1c8
  40c500:	ldr	w4, [x28, #152]
  40c504:	mov	x1, #0x800                 	// #2048
  40c508:	ldr	x2, [sp, #120]
  40c50c:	sub	w4, w4, w20
  40c510:	add	w20, w20, #0x4
  40c514:	add	x0, sp, #0x290
  40c518:	bl	4028f0 <snprintf@plt>
  40c51c:	add	x0, sp, #0x290
  40c520:	mov	w25, #0x1                   	// #1
  40c524:	bl	402840 <putp@plt>
  40c528:	b	40c368 <ferror@plt+0x9578>
  40c52c:	mov	w22, #0x7fffffff            	// #2147483647
  40c530:	b	40c324 <ferror@plt+0x9534>
  40c534:	ldr	x0, [sp, #136]
  40c538:	add	w1, w23, #0x40
  40c53c:	bl	404408 <ferror@plt+0x1618>
  40c540:	mov	x5, x0
  40c544:	cbnz	w25, 40c5a8 <ferror@plt+0x97b8>
  40c548:	adrp	x0, 429000 <ferror@plt+0x26210>
  40c54c:	ldr	x3, [x0, #816]
  40c550:	add	x3, x3, #0x1c8
  40c554:	ldr	w4, [x28, #152]
  40c558:	mov	x1, #0x800                 	// #2048
  40c55c:	ldr	x2, [sp, #120]
  40c560:	sub	w4, w4, w20
  40c564:	add	w20, w20, #0x2
  40c568:	b	40c514 <ferror@plt+0x9724>
  40c56c:	ldr	x0, [sp, #128]
  40c570:	cmp	x0, x1
  40c574:	b.ls	40c43c <ferror@plt+0x964c>  // b.plast
  40c578:	sub	w22, w1, w22
  40c57c:	b	40c324 <ferror@plt+0x9534>
  40c580:	adrp	x3, 415000 <ferror@plt+0x12210>
  40c584:	add	x3, x3, #0x3d0
  40c588:	b	40c500 <ferror@plt+0x9710>
  40c58c:	add	x0, x28, #0xa00
  40c590:	strb	w23, [x28, #2560]
  40c594:	bl	402840 <putp@plt>
  40c598:	b	40c368 <ferror@plt+0x9578>
  40c59c:	add	x0, x28, #0x430
  40c5a0:	bl	402840 <putp@plt>
  40c5a4:	b	40c350 <ferror@plt+0x9560>
  40c5a8:	adrp	x3, 415000 <ferror@plt+0x12210>
  40c5ac:	add	x3, x3, #0x3d0
  40c5b0:	b	40c554 <ferror@plt+0x9764>
  40c5b4:	mov	w0, #0xa                   	// #10
  40c5b8:	strb	w0, [sp, #144]
  40c5bc:	cmp	w23, #0x0
  40c5c0:	b.gt	40c2ec <ferror@plt+0x94fc>
  40c5c4:	b	40c460 <ferror@plt+0x9670>
  40c5c8:	add	x0, x28, #0x430
  40c5cc:	bl	402840 <putp@plt>
  40c5d0:	sub	x0, x28, #0xb0
  40c5d4:	ldp	x19, x20, [sp, #16]
  40c5d8:	ldp	x21, x22, [sp, #32]
  40c5dc:	ldp	x25, x26, [sp, #64]
  40c5e0:	bl	402840 <putp@plt>
  40c5e4:	ldp	x29, x30, [sp]
  40c5e8:	ldp	x23, x24, [sp, #48]
  40c5ec:	ldp	x27, x28, [sp, #80]
  40c5f0:	add	sp, sp, #0xa90
  40c5f4:	ret
  40c5f8:	mov	x12, #0x1090                	// #4240
  40c5fc:	sub	sp, sp, x12
  40c600:	adrp	x7, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40c604:	sbfiz	x2, x1, #3, #32
  40c608:	stp	x29, x30, [sp]
  40c60c:	mov	x29, sp
  40c610:	stp	x27, x28, [sp, #80]
  40c614:	add	x28, x7, #0x428
  40c618:	stp	x19, x20, [sp, #16]
  40c61c:	ldr	x6, [x28, #280]
  40c620:	stp	x21, x22, [sp, #32]
  40c624:	stp	x23, x24, [sp, #48]
  40c628:	ldr	x1, [x6, w1, sxtw #3]
  40c62c:	stp	x25, x26, [sp, #64]
  40c630:	str	x2, [sp, #112]
  40c634:	ldrb	w2, [x1]
  40c638:	cbz	w2, 40ca18 <ferror@plt+0x9c28>
  40c63c:	adrp	x5, 412000 <ferror@plt+0xf210>
  40c640:	add	x5, x5, #0xf8
  40c644:	add	x5, x5, #0x90
  40c648:	cmp	w0, #0x0
  40c64c:	ldrb	w4, [x5, w2, sxtw]
  40c650:	b.le	40ca18 <ferror@plt+0x9c28>
  40c654:	mov	x3, x1
  40c658:	mov	w20, #0x0                   	// #0
  40c65c:	mov	w2, #0x0                   	// #0
  40c660:	b	40c66c <ferror@plt+0x987c>
  40c664:	ldrb	w4, [x5, w4, sxtw]
  40c668:	b.eq	40c684 <ferror@plt+0x9894>  // b.none
  40c66c:	add	x3, x3, w4, uxtb
  40c670:	add	w20, w20, w4
  40c674:	add	w2, w2, #0x1
  40c678:	cmp	w0, w2
  40c67c:	ldrb	w4, [x3]
  40c680:	cbnz	w4, 40c664 <ferror@plt+0x9874>
  40c684:	ldr	x0, [sp, #112]
  40c688:	add	x0, x0, #0x8
  40c68c:	str	x0, [sp, #120]
  40c690:	ldr	x0, [x6, x0]
  40c694:	sub	x0, x0, x1
  40c698:	sub	w0, w0, #0x1
  40c69c:	cmp	w0, w20
  40c6a0:	b.le	40c9a4 <ferror@plt+0x9bb4>
  40c6a4:	add	x1, x1, w20, sxtw
  40c6a8:	add	x0, sp, #0x90
  40c6ac:	mov	x2, #0x800                 	// #2048
  40c6b0:	bl	402700 <memcpy@plt>
  40c6b4:	adrp	x0, 412000 <ferror@plt+0xf210>
  40c6b8:	add	x0, x0, #0xf8
  40c6bc:	add	x0, x0, #0x90
  40c6c0:	add	x27, sp, #0x90
  40c6c4:	mov	w22, #0x0                   	// #0
  40c6c8:	mov	w21, #0x0                   	// #0
  40c6cc:	mov	w19, #0x0                   	// #0
  40c6d0:	str	x0, [sp, #128]
  40c6d4:	b	40c784 <ferror@plt+0x9994>
  40c6d8:	ldr	w0, [sp, #104]
  40c6dc:	cmp	w22, w0
  40c6e0:	b.le	40c884 <ferror@plt+0x9a94>
  40c6e4:	ldrb	w25, [x27, w19, sxtw]
  40c6e8:	sxtw	x1, w19
  40c6ec:	ldr	x0, [sp, #128]
  40c6f0:	add	w26, w19, #0x1
  40c6f4:	ldrb	w24, [x0, w25, sxtw]
  40c6f8:	cmp	w24, #0x1
  40c6fc:	mov	w2, w24
  40c700:	b.le	40c724 <ferror@plt+0x9934>
  40c704:	and	x2, x24, #0xff
  40c708:	add	x1, x27, x1
  40c70c:	add	x0, sp, #0x890
  40c710:	bl	402800 <mbtowc@plt>
  40c714:	ldr	w0, [sp, #2192]
  40c718:	bl	402970 <wcwidth@plt>
  40c71c:	cmp	w0, #0x0
  40c720:	csinc	w2, w0, wzr, gt
  40c724:	cmp	w24, #0x3
  40c728:	b.eq	40c8f0 <ferror@plt+0x9b00>  // b.none
  40c72c:	b.hi	40c83c <ferror@plt+0x9a4c>  // b.pmore
  40c730:	cmp	w24, #0x1
  40c734:	b.eq	40c948 <ferror@plt+0x9b58>  // b.none
  40c738:	cmp	w24, #0x2
  40c73c:	b.ne	40c924 <ferror@plt+0x9b34>  // b.any
  40c740:	add	x0, x28, #0xa10
  40c744:	ldrb	w1, [x27, w26, sxtw]
  40c748:	strb	w25, [x28, #2576]
  40c74c:	add	w21, w21, w2
  40c750:	cmp	w23, w21
  40c754:	add	w19, w19, #0x2
  40c758:	strb	w1, [x0, #1]
  40c75c:	b.ge	40c87c <ferror@plt+0x9a8c>  // b.tcont
  40c760:	ldp	x3, x0, [sp, #112]
  40c764:	add	w1, w19, w20
  40c768:	ldr	x2, [x28, #280]
  40c76c:	ldr	x0, [x2, x0]
  40c770:	ldr	x2, [x2, x3]
  40c774:	sub	x0, x0, x2
  40c778:	sub	w0, w0, #0x1
  40c77c:	cmp	w1, w0
  40c780:	b.ge	40c978 <ferror@plt+0x9b88>  // b.tcont
  40c784:	ldr	w23, [x28, #152]
  40c788:	cmp	w23, w21
  40c78c:	b.le	40c978 <ferror@plt+0x9b88>
  40c790:	add	w0, w19, w20
  40c794:	str	w0, [sp, #104]
  40c798:	cbnz	w22, 40c6d8 <ferror@plt+0x98e8>
  40c79c:	ldr	x0, [x28, #2512]
  40c7a0:	ldr	x25, [x0, #48]
  40c7a4:	ldrb	w1, [x25]
  40c7a8:	cbz	w1, 40c8d4 <ferror@plt+0x9ae4>
  40c7ac:	ldr	x2, [sp, #112]
  40c7b0:	ldr	x0, [x28, #280]
  40c7b4:	ldr	x22, [x0, x2]
  40c7b8:	ldr	x2, [sp, #120]
  40c7bc:	ldr	x0, [x0, x2]
  40c7c0:	mov	x2, x0
  40c7c4:	str	x2, [sp, #136]
  40c7c8:	sub	x24, x2, x22
  40c7cc:	mov	x0, x22
  40c7d0:	sub	w2, w24, #0x1
  40c7d4:	mov	w24, w2
  40c7d8:	str	w24, [sp, #108]
  40c7dc:	sxtw	x2, w2
  40c7e0:	bl	402c90 <memchr@plt>
  40c7e4:	cbz	x0, 40c8d4 <ferror@plt+0x9ae4>
  40c7e8:	add	w0, w19, w20
  40c7ec:	cmp	w24, w0
  40c7f0:	b.le	40c8d4 <ferror@plt+0x9ae4>
  40c7f4:	mov	w26, w0
  40c7f8:	ldrb	w4, [x22, w26, sxtw]
  40c7fc:	add	x24, x22, w26, sxtw
  40c800:	mov	x1, x25
  40c804:	mov	x0, x24
  40c808:	cbz	w4, 40c824 <ferror@plt+0x9a34>
  40c80c:	bl	402cc0 <strstr@plt>
  40c810:	mov	x1, x0
  40c814:	mov	x0, x24
  40c818:	cbnz	x1, 40c8dc <ferror@plt+0x9aec>
  40c81c:	bl	402780 <strlen@plt>
  40c820:	add	w26, w26, w0
  40c824:	ldr	w0, [sp, #108]
  40c828:	add	w26, w26, #0x1
  40c82c:	cmp	w0, w26
  40c830:	b.gt	40c7f8 <ferror@plt+0x9a08>
  40c834:	mov	w22, #0x7fffffff            	// #2147483647
  40c838:	b	40c6e4 <ferror@plt+0x98f4>
  40c83c:	cmp	w24, #0x4
  40c840:	b.ne	40c924 <ferror@plt+0x9b34>  // b.any
  40c844:	add	w4, w19, #0x2
  40c848:	add	w1, w19, #0x3
  40c84c:	add	x0, x28, #0xa20
  40c850:	add	w21, w21, w2
  40c854:	ldrb	w3, [x27, w26, sxtw]
  40c858:	cmp	w23, w21
  40c85c:	ldrb	w2, [x27, w4, sxtw]
  40c860:	add	w19, w19, #0x4
  40c864:	ldrb	w1, [x27, w1, sxtw]
  40c868:	strb	w3, [x0, #1]
  40c86c:	strb	w2, [x0, #2]
  40c870:	strb	w1, [x0, #3]
  40c874:	strb	w25, [x28, #2592]
  40c878:	b.lt	40c760 <ferror@plt+0x9970>  // b.tstop
  40c87c:	bl	402840 <putp@plt>
  40c880:	b	40c760 <ferror@plt+0x9970>
  40c884:	ldr	x1, [x28, #2512]
  40c888:	adrp	x0, 429000 <ferror@plt+0x26210>
  40c88c:	sub	w4, w23, w21
  40c890:	add	x6, x28, #0x430
  40c894:	ldr	x3, [x0, #816]
  40c898:	adrp	x2, 411000 <ferror@plt+0xe210>
  40c89c:	ldr	x5, [x1, #48]
  40c8a0:	add	x2, x2, #0x8c0
  40c8a4:	add	x3, x3, #0x248
  40c8a8:	mov	x1, #0x800                 	// #2048
  40c8ac:	add	x0, sp, #0x890
  40c8b0:	mov	w22, #0x0                   	// #0
  40c8b4:	bl	4028f0 <snprintf@plt>
  40c8b8:	add	x0, sp, #0x890
  40c8bc:	bl	402840 <putp@plt>
  40c8c0:	ldr	x0, [x28, #2512]
  40c8c4:	ldr	w0, [x0, #56]
  40c8c8:	add	w19, w19, w0
  40c8cc:	add	w21, w21, w0
  40c8d0:	b	40c760 <ferror@plt+0x9970>
  40c8d4:	mov	w22, #0x7fffffff            	// #2147483647
  40c8d8:	b	40c6d8 <ferror@plt+0x98e8>
  40c8dc:	ldr	x0, [sp, #136]
  40c8e0:	cmp	x0, x1
  40c8e4:	b.ls	40c834 <ferror@plt+0x9a44>  // b.plast
  40c8e8:	sub	w22, w1, w22
  40c8ec:	b	40c6d8 <ferror@plt+0x98e8>
  40c8f0:	add	w0, w19, #0x2
  40c8f4:	ldrb	w1, [x27, w26, sxtw]
  40c8f8:	strb	w25, [x28, #2584]
  40c8fc:	add	w21, w21, w2
  40c900:	strb	w1, [x28, #2585]
  40c904:	cmp	w23, w21
  40c908:	ldrb	w0, [x27, w0, sxtw]
  40c90c:	add	w19, w19, #0x3
  40c910:	strb	w0, [x28, #2586]
  40c914:	b.lt	40c760 <ferror@plt+0x9970>  // b.tstop
  40c918:	add	x0, x28, #0xa18
  40c91c:	bl	402840 <putp@plt>
  40c920:	b	40c760 <ferror@plt+0x9970>
  40c924:	mov	w0, #0x20                  	// #32
  40c928:	strb	w0, [x28, #2568]
  40c92c:	add	w21, w21, w2
  40c930:	mov	w19, w26
  40c934:	cmp	w23, w21
  40c938:	b.lt	40c760 <ferror@plt+0x9970>  // b.tstop
  40c93c:	add	x0, x28, #0xa08
  40c940:	bl	402840 <putp@plt>
  40c944:	b	40c760 <ferror@plt+0x9970>
  40c948:	mov	w19, w26
  40c94c:	cmp	w25, #0xa
  40c950:	b.eq	40c760 <ferror@plt+0x9970>  // b.none
  40c954:	cmp	w25, #0x1f
  40c958:	b.ls	40c9b0 <ferror@plt+0x9bc0>  // b.plast
  40c95c:	add	w21, w21, w2
  40c960:	cmp	w25, #0x7f
  40c964:	b.eq	40ca00 <ferror@plt+0x9c10>  // b.none
  40c968:	strb	w25, [x28, #2568]
  40c96c:	cmp	w23, w21
  40c970:	b.lt	40c760 <ferror@plt+0x9970>  // b.tstop
  40c974:	b	40c93c <ferror@plt+0x9b4c>
  40c978:	sub	x0, x28, #0xb0
  40c97c:	bl	402840 <putp@plt>
  40c980:	mov	x12, #0x1090                	// #4240
  40c984:	ldp	x29, x30, [sp]
  40c988:	ldp	x19, x20, [sp, #16]
  40c98c:	ldp	x21, x22, [sp, #32]
  40c990:	ldp	x23, x24, [sp, #48]
  40c994:	ldp	x25, x26, [sp, #64]
  40c998:	ldp	x27, x28, [sp, #80]
  40c99c:	add	sp, sp, x12
  40c9a0:	ret
  40c9a4:	mov	w0, #0xa                   	// #10
  40c9a8:	strb	w0, [sp, #144]
  40c9ac:	b	40c6b4 <ferror@plt+0x98c4>
  40c9b0:	add	w1, w25, #0x40
  40c9b4:	adrp	x0, 411000 <ferror@plt+0xe210>
  40c9b8:	add	x0, x0, #0x9f8
  40c9bc:	bl	404408 <ferror@plt+0x1618>
  40c9c0:	adrp	x1, 429000 <ferror@plt+0x26210>
  40c9c4:	ldr	w4, [x28, #152]
  40c9c8:	mov	x5, x0
  40c9cc:	add	x6, x28, #0x430
  40c9d0:	ldr	x3, [x1, #816]
  40c9d4:	sub	w4, w4, w21
  40c9d8:	adrp	x2, 411000 <ferror@plt+0xe210>
  40c9dc:	add	x2, x2, #0x8c0
  40c9e0:	add	x3, x3, #0x1c8
  40c9e4:	mov	x1, #0x800                 	// #2048
  40c9e8:	add	x0, sp, #0x890
  40c9ec:	bl	4028f0 <snprintf@plt>
  40c9f0:	add	w21, w21, #0x2
  40c9f4:	add	x0, sp, #0x890
  40c9f8:	bl	402840 <putp@plt>
  40c9fc:	b	40c760 <ferror@plt+0x9970>
  40ca00:	mov	w0, #0x20                  	// #32
  40ca04:	strb	w0, [x28, #2568]
  40ca08:	cmp	w23, w21
  40ca0c:	b.lt	40c760 <ferror@plt+0x9970>  // b.tstop
  40ca10:	add	x0, x28, #0xa08
  40ca14:	b	40c940 <ferror@plt+0x9b50>
  40ca18:	mov	w20, #0x0                   	// #0
  40ca1c:	b	40c684 <ferror@plt+0x9894>
  40ca20:	sub	sp, sp, #0x890
  40ca24:	stp	x29, x30, [sp]
  40ca28:	mov	x29, sp
  40ca2c:	stp	x21, x22, [sp, #32]
  40ca30:	adrp	x22, 428000 <ferror@plt+0x25210>
  40ca34:	add	x22, x22, #0x390
  40ca38:	stp	x23, x24, [sp, #48]
  40ca3c:	adrp	x23, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40ca40:	add	x23, x23, #0x428
  40ca44:	ldr	w2, [x22, #36]
  40ca48:	mov	x21, x0
  40ca4c:	stp	x19, x20, [sp, #16]
  40ca50:	mov	x24, x1
  40ca54:	stp	x25, x26, [sp, #64]
  40ca58:	stp	x27, x28, [sp, #80]
  40ca5c:	add	x27, x23, #0xa28
  40ca60:	strb	wzr, [x23, #2600]
  40ca64:	cbz	w2, 40ca90 <ferror@plt+0x9ca0>
  40ca68:	adrp	x1, 411000 <ferror@plt+0xe210>
  40ca6c:	mov	w2, #0x20                  	// #32
  40ca70:	add	x1, x1, #0x650
  40ca74:	b	40ca80 <ferror@plt+0x9c90>
  40ca78:	ldrb	w2, [x1]
  40ca7c:	mov	x27, x0
  40ca80:	mov	x0, x27
  40ca84:	add	x1, x1, #0x1
  40ca88:	strb	w2, [x0], #1
  40ca8c:	cbnz	w2, 40ca78 <ferror@plt+0x9c88>
  40ca90:	ldr	w0, [x21, #348]
  40ca94:	add	x25, x21, #0x64
  40ca98:	mov	x20, #0x0                   	// #0
  40ca9c:	cmp	w0, #0x0
  40caa0:	b.le	40cb1c <ferror@plt+0x9d2c>
  40caa4:	adrp	x26, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  40caa8:	add	x1, x26, #0x528
  40caac:	str	x1, [sp, #104]
  40cab0:	sub	x1, x1, #0xd8
  40cab4:	str	x1, [sp, #112]
  40cab8:	ldrb	w19, [x25, x20]
  40cabc:	cmp	w19, #0x3c
  40cac0:	b.hi	40cb10 <ferror@plt+0x9d20>  // b.pmore
  40cac4:	adrp	x1, 411000 <ferror@plt+0xe210>
  40cac8:	add	x1, x1, #0xf18
  40cacc:	ldrh	w1, [x1, w19, uxtw #1]
  40cad0:	adr	x2, 40cadc <ferror@plt+0x9cec>
  40cad4:	add	x1, x2, w1, sxth #2
  40cad8:	br	x1
  40cadc:	ldr	w2, [x22, #1992]
  40cae0:	adrp	x3, 429000 <ferror@plt+0x26210>
  40cae4:	ldr	w0, [x22, #1996]
  40cae8:	ldr	x4, [x24, #264]
  40caec:	ldr	w1, [x3, #872]
  40caf0:	ldr	w3, [x21, #204]
  40caf4:	lsl	x1, x4, x1
  40caf8:	and	w3, w3, #0x20000
  40cafc:	bl	404800 <ferror@plt+0x1a10>
  40cb00:	mov	x26, x0
  40cb04:	cbnz	x26, 40cc94 <ferror@plt+0x9ea4>
  40cb08:	ldr	w0, [x21, #348]
  40cb0c:	nop
  40cb10:	add	x20, x20, #0x1
  40cb14:	cmp	w0, w20
  40cb18:	b.gt	40cab8 <ferror@plt+0x9cc8>
  40cb1c:	ldr	w0, [x21, #204]
  40cb20:	tbnz	w0, #16, 40cbd4 <ferror@plt+0x9de4>
  40cb24:	tbz	w0, #8, 40cb38 <ferror@plt+0x9d48>
  40cb28:	ldrb	w0, [x24, #28]
  40cb2c:	add	x24, x21, #0x288
  40cb30:	cmp	w0, #0x52
  40cb34:	b.eq	40cb3c <ferror@plt+0x9d4c>  // b.none
  40cb38:	add	x24, x21, #0x2c8
  40cb3c:	ldr	x1, [x21, #1424]
  40cb40:	ldrb	w0, [x1]
  40cb44:	cbz	w0, 40cb64 <ferror@plt+0x9d74>
  40cb48:	add	x19, x23, #0xa28
  40cb4c:	mov	x0, x19
  40cb50:	bl	402cc0 <strstr@plt>
  40cb54:	cbz	x0, 40cb64 <ferror@plt+0x9d74>
  40cb58:	sub	x0, x0, x19
  40cb5c:	mov	w26, w0
  40cb60:	tbz	w0, #31, 40e0e8 <ferror@plt+0xb2f8>
  40cb64:	add	x20, sp, #0x90
  40cb68:	mov	x1, #0x800                 	// #2048
  40cb6c:	mov	x3, x24
  40cb70:	mov	x0, x20
  40cb74:	add	x5, x23, #0x450
  40cb78:	add	x4, x23, #0xa28
  40cb7c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40cb80:	add	x2, x2, #0xaa0
  40cb84:	bl	4028f0 <snprintf@plt>
  40cb88:	ldur	w1, [x23, #-112]
  40cb8c:	cbz	w1, 40dfd4 <ferror@plt+0xb1e4>
  40cb90:	mov	x1, x20
  40cb94:	tbnz	w0, #31, 40cbc8 <ferror@plt+0x9dd8>
  40cb98:	cmp	w0, #0x7ff
  40cb9c:	b.gt	40e2f4 <ferror@plt+0xb504>
  40cba0:	add	x1, x20, w0, sxtw
  40cba4:	cmp	x1, x20
  40cba8:	b.hi	40cbbc <ferror@plt+0x9dcc>  // b.pmore
  40cbac:	b	40cbc8 <ferror@plt+0x9dd8>
  40cbb0:	sub	x1, x1, #0x1
  40cbb4:	cmp	x1, x20
  40cbb8:	b.ls	40cbc8 <ferror@plt+0x9dd8>  // b.plast
  40cbbc:	ldurb	w0, [x1, #-1]
  40cbc0:	cmp	w0, #0x20
  40cbc4:	b.eq	40cbb0 <ferror@plt+0x9dc0>  // b.none
  40cbc8:	strb	wzr, [x1]
  40cbcc:	mov	x0, x20
  40cbd0:	bl	402840 <putp@plt>
  40cbd4:	add	x0, x23, #0xa28
  40cbd8:	ldp	x29, x30, [sp]
  40cbdc:	ldp	x19, x20, [sp, #16]
  40cbe0:	ldp	x21, x22, [sp, #32]
  40cbe4:	ldp	x23, x24, [sp, #48]
  40cbe8:	ldp	x25, x26, [sp, #64]
  40cbec:	ldp	x27, x28, [sp, #80]
  40cbf0:	add	sp, sp, #0x890
  40cbf4:	ret
  40cbf8:	sub	w0, w19, #0x2d
  40cbfc:	ldr	w3, [x22, #624]
  40cc00:	add	x2, x22, #0x468
  40cc04:	sbfiz	x1, x19, #5, #32
  40cc08:	add	x0, x24, w0, sxtw #3
  40cc0c:	cmp	w3, #0x0
  40cc10:	ldr	w4, [x21, #204]
  40cc14:	sxtw	x6, w19
  40cc18:	str	x6, [sp, #120]
  40cc1c:	add	x5, x23, #0xfa8
  40cc20:	ldr	x3, [x0, #928]
  40cc24:	strb	wzr, [x23, #4008]
  40cc28:	ldr	w28, [x2, x1]
  40cc2c:	and	w26, w4, #0x20000
  40cc30:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40cc34:	b.eq	40cc58 <ferror@plt+0x9e68>  // b.none
  40cc38:	mov	x0, x5
  40cc3c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40cc40:	mov	x1, #0x80                  	// #128
  40cc44:	add	x2, x2, #0xa20
  40cc48:	str	x5, [sp, #128]
  40cc4c:	bl	4028f0 <snprintf@plt>
  40cc50:	cmp	w28, w0
  40cc54:	b.lt	40e01c <ferror@plt+0xb22c>  // b.tstop
  40cc58:	adrp	x0, 429000 <ferror@plt+0x26210>
  40cc5c:	add	x0, x0, #0x328
  40cc60:	cmp	w26, #0x0
  40cc64:	add	x1, x22, #0x10
  40cc68:	add	x2, x22, #0x8
  40cc6c:	add	x0, x0, #0xcd0
  40cc70:	csel	x2, x2, x1, ne  // ne = any
  40cc74:	mov	x26, x0
  40cc78:	add	x5, x23, #0xfa8
  40cc7c:	adrp	x6, 411000 <ferror@plt+0xe210>
  40cc80:	add	x6, x6, #0x650
  40cc84:	mov	w4, w28
  40cc88:	mov	w3, w28
  40cc8c:	mov	x1, #0x200                 	// #512
  40cc90:	bl	4028f0 <snprintf@plt>
  40cc94:	ldr	w0, [x21, #1408]
  40cc98:	cbnz	w0, 40ce38 <ferror@plt+0xa048>
  40cc9c:	ldrb	w0, [x27]
  40cca0:	cbz	w0, 40ccb0 <ferror@plt+0x9ec0>
  40cca4:	nop
  40cca8:	ldrb	w0, [x27, #1]!
  40ccac:	cbnz	w0, 40cca8 <ferror@plt+0x9eb8>
  40ccb0:	mov	x0, x27
  40ccb4:	nop
  40ccb8:	ldrb	w1, [x26], #1
  40ccbc:	mov	x27, x0
  40ccc0:	strb	w1, [x0], #1
  40ccc4:	cbnz	w1, 40ccb8 <ferror@plt+0x9ec8>
  40ccc8:	ldr	w0, [x21, #348]
  40cccc:	b	40cb10 <ferror@plt+0x9d20>
  40ccd0:	ldp	x0, x1, [x24, #32]
  40ccd4:	ldr	w28, [x21, #204]
  40ccd8:	add	x1, x0, x1
  40ccdc:	tbz	w28, #6, 40ccec <ferror@plt+0x9efc>
  40cce0:	ldp	x0, x2, [x24, #48]
  40cce4:	add	x0, x0, x2
  40cce8:	add	x1, x1, x0
  40ccec:	add	x0, x1, x1, lsl #1
  40ccf0:	adrp	x3, 429000 <ferror@plt+0x26210>
  40ccf4:	ldr	x5, [sp, #104]
  40ccf8:	add	x0, x1, x0, lsl #3
  40ccfc:	ldr	x3, [x3, #784]
  40cd00:	lsl	x0, x0, #2
  40cd04:	ldr	w1, [x22, #624]
  40cd08:	add	x4, x22, #0x468
  40cd0c:	sbfiz	x2, x19, #5, #32
  40cd10:	strb	wzr, [x5, #792]
  40cd14:	cmp	w1, #0x0
  40cd18:	and	w1, w28, #0x20000
  40cd1c:	str	w1, [sp, #120]
  40cd20:	ccmp	x0, x3, #0x2, ne  // ne = any
  40cd24:	ldr	w28, [x4, x2]
  40cd28:	add	x26, x5, #0x318
  40cd2c:	udiv	x3, x0, x3
  40cd30:	b.cc	40cdcc <ferror@plt+0x9fdc>  // b.lo, b.ul, b.last
  40cd34:	mov	x0, #0xf5c3                	// #62915
  40cd38:	lsr	x4, x3, #2
  40cd3c:	movk	x0, #0x5c28, lsl #16
  40cd40:	mov	x6, #0x8888888888888888    	// #-8608480567731124088
  40cd44:	movk	x0, #0xc28f, lsl #32
  40cd48:	movk	x6, #0x8889
  40cd4c:	movk	x0, #0x28f5, lsl #48
  40cd50:	adrp	x2, 411000 <ferror@plt+0xe210>
  40cd54:	mov	x1, #0x80                  	// #128
  40cd58:	add	x2, x2, #0xa48
  40cd5c:	umulh	x4, x4, x0
  40cd60:	mov	x0, x26
  40cd64:	lsr	x4, x4, #2
  40cd68:	add	x5, x4, x4, lsl #1
  40cd6c:	umulh	x10, x4, x6
  40cd70:	add	x5, x4, x5, lsl #3
  40cd74:	lsr	x10, x10, #5
  40cd78:	sub	w5, w3, w5, lsl #2
  40cd7c:	mov	x3, x10
  40cd80:	lsl	x6, x10, #4
  40cd84:	sub	x6, x6, x10
  40cd88:	sub	x6, x4, x6, lsl #2
  40cd8c:	stp	x6, x10, [sp, #128]
  40cd90:	mov	w4, w6
  40cd94:	bl	4028f0 <snprintf@plt>
  40cd98:	cmp	w28, w0
  40cd9c:	b.ge	40cdcc <ferror@plt+0x9fdc>  // b.tcont
  40cda0:	ldp	x6, x10, [sp, #128]
  40cda4:	mov	x0, x26
  40cda8:	adrp	x2, 411000 <ferror@plt+0xe210>
  40cdac:	mov	x1, #0x80                  	// #128
  40cdb0:	add	x2, x2, #0xa58
  40cdb4:	str	x10, [sp, #128]
  40cdb8:	mov	w4, w6
  40cdbc:	mov	x3, x10
  40cdc0:	bl	4028f0 <snprintf@plt>
  40cdc4:	cmp	w28, w0
  40cdc8:	b.lt	40e218 <ferror@plt+0xb428>  // b.tstop
  40cdcc:	ldr	w0, [sp, #120]
  40cdd0:	add	x1, x22, #0x10
  40cdd4:	add	x2, x22, #0x8
  40cdd8:	adrp	x6, 411000 <ferror@plt+0xe210>
  40cddc:	cmp	w0, #0x0
  40cde0:	adrp	x0, 429000 <ferror@plt+0x26210>
  40cde4:	csel	x2, x2, x1, ne  // ne = any
  40cde8:	add	x0, x0, #0x328
  40cdec:	ldr	x1, [sp, #104]
  40cdf0:	add	x0, x0, #0xcd0
  40cdf4:	mov	x26, x0
  40cdf8:	add	x5, x1, #0x318
  40cdfc:	b	40cc80 <ferror@plt+0x9e90>
  40ce00:	ldr	w1, [x21, #204]
  40ce04:	mov	w2, #0x310000              	// #3211264
  40ce08:	tst	w1, w2
  40ce0c:	b.ne	40cb10 <ferror@plt+0x9d20>  // b.any
  40ce10:	ldrb	w2, [x24, #28]
  40ce14:	cmp	w2, #0x52
  40ce18:	b.eq	40e354 <ferror@plt+0xb564>  // b.none
  40ce1c:	add	x0, x21, #0x288
  40ce20:	cmp	w19, #0x3b
  40ce24:	add	x8, x21, #0x2c8
  40ce28:	csel	x26, x8, x0, ne  // ne = any
  40ce2c:	ldr	w0, [x21, #1408]
  40ce30:	cbz	w0, 40cc9c <ferror@plt+0x9eac>
  40ce34:	nop
  40ce38:	ldr	x28, [x21, #1400]
  40ce3c:	cbnz	x28, 40ce4c <ferror@plt+0xa05c>
  40ce40:	b	40cc9c <ferror@plt+0x9eac>
  40ce44:	ldr	x28, [x28]
  40ce48:	cbz	x28, 40cc9c <ferror@plt+0x9eac>
  40ce4c:	ldr	w0, [x28, #48]
  40ce50:	cmp	w19, w0
  40ce54:	b.ne	40ce44 <ferror@plt+0xa054>  // b.any
  40ce58:	ldr	w0, [x28, #40]
  40ce5c:	ldr	x1, [x28, #32]
  40ce60:	cmp	w0, #0x3c
  40ce64:	b.eq	40decc <ferror@plt+0xb0dc>  // b.none
  40ce68:	cmp	w0, #0x3e
  40ce6c:	b.eq	40def0 <ferror@plt+0xb100>  // b.none
  40ce70:	ldr	x2, [x28, #16]
  40ce74:	mov	x0, x26
  40ce78:	blr	x2
  40ce7c:	cbz	x0, 40dedc <ferror@plt+0xb0ec>
  40ce80:	ldr	w0, [x28, #44]
  40ce84:	cbnz	w0, 40ce44 <ferror@plt+0xa054>
  40ce88:	adrp	x0, 415000 <ferror@plt+0x12210>
  40ce8c:	add	x0, x0, #0x3d0
  40ce90:	ldp	x29, x30, [sp]
  40ce94:	ldp	x19, x20, [sp, #16]
  40ce98:	ldp	x21, x22, [sp, #32]
  40ce9c:	ldp	x23, x24, [sp, #48]
  40cea0:	ldp	x25, x26, [sp, #64]
  40cea4:	ldp	x27, x28, [sp, #80]
  40cea8:	add	sp, sp, #0x890
  40ceac:	ret
  40ceb0:	adrp	x1, 429000 <ferror@plt+0x26210>
  40ceb4:	ldr	w0, [x24, #916]
  40ceb8:	add	x28, x23, #0xfa8
  40cebc:	ldr	x1, [x1, #656]
  40cec0:	blr	x1
  40cec4:	sxtw	x3, w0
  40cec8:	ldr	w4, [x22, #2952]
  40cecc:	mov	x0, x28
  40ced0:	ldr	w5, [x21, #204]
  40ced4:	adrp	x2, 411000 <ferror@plt+0xe210>
  40ced8:	mov	x1, #0x80                  	// #128
  40cedc:	add	x2, x2, #0xa20
  40cee0:	and	w26, w5, #0x20000
  40cee4:	str	w4, [sp, #120]
  40cee8:	strb	wzr, [x23, #4008]
  40ceec:	bl	4028f0 <snprintf@plt>
  40cef0:	ldr	w4, [sp, #120]
  40cef4:	cmp	w4, w0
  40cef8:	b.ge	40cf24 <ferror@plt+0xa134>  // b.tcont
  40cefc:	sub	w1, w4, #0x1
  40cf00:	mov	w0, #0x7e                  	// #126
  40cf04:	cmp	w1, w0
  40cf08:	mov	w2, #0x7f                  	// #127
  40cf0c:	csel	w0, w1, w0, ls  // ls = plast
  40cf10:	cmp	w1, #0x7e
  40cf14:	csel	w4, w4, w2, ls  // ls = plast
  40cf18:	mov	w1, #0x2b                  	// #43
  40cf1c:	strb	w1, [x28, w0, sxtw]
  40cf20:	strb	wzr, [x28, w4, sxtw]
  40cf24:	cmp	w26, #0x0
  40cf28:	adrp	x0, 429000 <ferror@plt+0x26210>
  40cf2c:	add	x0, x0, #0x328
  40cf30:	add	x1, x22, #0x10
  40cf34:	add	x2, x22, #0x8
  40cf38:	add	x0, x0, #0xcd0
  40cf3c:	csel	x2, x2, x1, ne  // ne = any
  40cf40:	mov	x26, x0
  40cf44:	add	x5, x23, #0xfa8
  40cf48:	mov	w3, w4
  40cf4c:	adrp	x6, 411000 <ferror@plt+0xe210>
  40cf50:	mov	x1, #0x200                 	// #512
  40cf54:	add	x6, x6, #0x650
  40cf58:	bl	4028f0 <snprintf@plt>
  40cf5c:	b	40cc94 <ferror@plt+0x9ea4>
  40cf60:	ldr	w1, [x21, #368]
  40cf64:	ldr	w4, [x21, #372]
  40cf68:	ldr	w5, [x21, #204]
  40cf6c:	str	w4, [sp, #128]
  40cf70:	and	w26, w5, #0x40000
  40cf74:	ldr	x28, [x24, #488]
  40cf78:	cbz	w1, 40d204 <ferror@plt+0xa414>
  40cf7c:	mov	x0, x28
  40cf80:	str	w1, [sp, #120]
  40cf84:	bl	402780 <strlen@plt>
  40cf88:	ldr	w1, [sp, #120]
  40cf8c:	adrp	x3, 415000 <ferror@plt+0x12210>
  40cf90:	add	x3, x3, #0x3d0
  40cf94:	add	x6, x23, #0xda8
  40cf98:	cmp	w1, w0
  40cf9c:	add	x28, x28, w1, sxtw
  40cfa0:	csel	x3, x3, x28, ge  // ge = tcont
  40cfa4:	mov	x0, x6
  40cfa8:	adrp	x2, 412000 <ferror@plt+0xf210>
  40cfac:	mov	x1, #0x200                 	// #512
  40cfb0:	add	x2, x2, #0xb60
  40cfb4:	str	x6, [sp, #120]
  40cfb8:	bl	4028f0 <snprintf@plt>
  40cfbc:	ldr	w4, [sp, #128]
  40cfc0:	cmp	w0, w4
  40cfc4:	b.le	40cff4 <ferror@plt+0xa204>
  40cfc8:	sub	w1, w4, #0x1
  40cfcc:	mov	w0, #0x1fe                 	// #510
  40cfd0:	cmp	w1, w0
  40cfd4:	mov	w2, #0x1ff                 	// #511
  40cfd8:	ldr	x6, [sp, #120]
  40cfdc:	csel	w0, w1, w0, ls  // ls = plast
  40cfe0:	cmp	w1, #0x1fe
  40cfe4:	mov	w1, #0x2b                  	// #43
  40cfe8:	csel	w4, w4, w2, ls  // ls = plast
  40cfec:	strb	w1, [x6, w0, sxtw]
  40cff0:	strb	wzr, [x6, w4, sxtw]
  40cff4:	cmp	w26, #0x0
  40cff8:	adrp	x0, 429000 <ferror@plt+0x26210>
  40cffc:	add	x0, x0, #0x328
  40d000:	add	x1, x22, #0x10
  40d004:	add	x2, x22, #0x8
  40d008:	add	x0, x0, #0xcd0
  40d00c:	csel	x2, x2, x1, ne  // ne = any
  40d010:	mov	x26, x0
  40d014:	add	x5, x23, #0xda8
  40d018:	mov	w3, w4
  40d01c:	adrp	x6, 411000 <ferror@plt+0xe210>
  40d020:	mov	x1, #0x200                 	// #512
  40d024:	add	x6, x6, #0x650
  40d028:	bl	4028f0 <snprintf@plt>
  40d02c:	b	40cc94 <ferror@plt+0x9ea4>
  40d030:	ldr	w2, [x22, #2888]
  40d034:	ldr	w0, [x22, #2892]
  40d038:	ldr	x1, [x24, #344]
  40d03c:	ldr	w3, [x21, #204]
  40d040:	and	w3, w3, #0x20000
  40d044:	bl	404800 <ferror@plt+0x1a10>
  40d048:	mov	x26, x0
  40d04c:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d050:	b	40cc94 <ferror@plt+0x9ea4>
  40d054:	ldr	w0, [x22, #624]
  40d058:	add	x5, x23, #0xfa8
  40d05c:	ldrsw	x3, [x24, #924]
  40d060:	ldr	w4, [x21, #204]
  40d064:	cmp	w0, #0x0
  40d068:	strb	wzr, [x23, #4008]
  40d06c:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40d070:	ldr	w28, [x22, #2376]
  40d074:	and	w26, w4, #0x20000
  40d078:	b.eq	40cc58 <ferror@plt+0x9e68>  // b.none
  40d07c:	mov	x0, x5
  40d080:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d084:	mov	x1, #0x80                  	// #128
  40d088:	add	x2, x2, #0xa20
  40d08c:	str	x5, [sp, #120]
  40d090:	bl	4028f0 <snprintf@plt>
  40d094:	cmp	w28, w0
  40d098:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40d09c:	sub	w1, w28, #0x1
  40d0a0:	mov	w0, #0x7e                  	// #126
  40d0a4:	cmp	w1, w0
  40d0a8:	mov	w2, #0x7f                  	// #127
  40d0ac:	ldr	x5, [sp, #120]
  40d0b0:	csel	w0, w1, w0, ls  // ls = plast
  40d0b4:	cmp	w1, #0x7e
  40d0b8:	mov	w1, #0x2b                  	// #43
  40d0bc:	csel	w28, w28, w2, ls  // ls = plast
  40d0c0:	strb	w1, [x5, w0, sxtw]
  40d0c4:	strb	wzr, [x5, w28, sxtw]
  40d0c8:	b	40cc58 <ferror@plt+0x9e68>
  40d0cc:	add	x5, x23, #0xfa8
  40d0d0:	ldrsw	x3, [x24, #868]
  40d0d4:	ldr	w4, [x21, #204]
  40d0d8:	mov	x0, x5
  40d0dc:	ldr	w28, [x22, #2344]
  40d0e0:	str	x5, [sp, #120]
  40d0e4:	nop
  40d0e8:	and	w26, w4, #0x20000
  40d0ec:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d0f0:	mov	x1, #0x80                  	// #128
  40d0f4:	add	x2, x2, #0xa20
  40d0f8:	strb	wzr, [x23, #4008]
  40d0fc:	bl	4028f0 <snprintf@plt>
  40d100:	cmp	w28, w0
  40d104:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40d108:	b	40d09c <ferror@plt+0xa2ac>
  40d10c:	ldr	w28, [x21, #368]
  40d110:	ldr	x26, [x24, #504]
  40d114:	cbz	w28, 40df10 <ferror@plt+0xb120>
  40d118:	mov	x0, x26
  40d11c:	bl	402780 <strlen@plt>
  40d120:	mov	x1, x0
  40d124:	mov	x0, x26
  40d128:	str	x1, [sp, #120]
  40d12c:	bl	407920 <ferror@plt+0x4b30>
  40d130:	ldr	x1, [sp, #120]
  40d134:	adrp	x4, 415000 <ferror@plt+0x12210>
  40d138:	add	x4, x4, #0x3d0
  40d13c:	sub	w1, w1, w0
  40d140:	cmp	w28, w1
  40d144:	b.lt	40e340 <ferror@plt+0xb550>  // b.tstop
  40d148:	ldr	w1, [x21, #204]
  40d14c:	mov	x0, x4
  40d150:	ldr	w2, [x21, #372]
  40d154:	ldr	x3, [sp, #104]
  40d158:	and	w26, w1, #0x40000
  40d15c:	str	w2, [sp, #120]
  40d160:	add	x28, x3, #0x98
  40d164:	str	x4, [sp, #128]
  40d168:	bl	407920 <ferror@plt+0x4b30>
  40d16c:	ldr	w1, [sp, #120]
  40d170:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d174:	ldr	x4, [sp, #128]
  40d178:	add	w9, w1, w0
  40d17c:	add	x2, x2, #0xb60
  40d180:	mov	x0, x28
  40d184:	mov	x3, x4
  40d188:	mov	x1, #0x200                 	// #512
  40d18c:	str	w9, [sp, #136]
  40d190:	bl	4028f0 <snprintf@plt>
  40d194:	ldr	w9, [sp, #136]
  40d198:	ldr	x4, [sp, #128]
  40d19c:	cmp	w9, w0
  40d1a0:	b.lt	40e2fc <ferror@plt+0xb50c>  // b.tstop
  40d1a4:	cmp	w26, #0x0
  40d1a8:	add	x1, x22, #0x10
  40d1ac:	add	x2, x22, #0x8
  40d1b0:	adrp	x0, 429000 <ferror@plt+0x26210>
  40d1b4:	csel	x2, x2, x1, ne  // ne = any
  40d1b8:	add	x0, x0, #0x328
  40d1bc:	ldr	x1, [sp, #104]
  40d1c0:	add	x0, x0, #0xcd0
  40d1c4:	mov	x26, x0
  40d1c8:	mov	w4, w9
  40d1cc:	add	x5, x1, #0x98
  40d1d0:	mov	w3, w9
  40d1d4:	adrp	x6, 411000 <ferror@plt+0xe210>
  40d1d8:	mov	x1, #0x200                 	// #512
  40d1dc:	add	x6, x6, #0x650
  40d1e0:	bl	4028f0 <snprintf@plt>
  40d1e4:	b	40cc94 <ferror@plt+0x9ea4>
  40d1e8:	ldr	w1, [x21, #368]
  40d1ec:	ldr	w4, [x21, #372]
  40d1f0:	ldr	w5, [x21, #204]
  40d1f4:	str	w4, [sp, #128]
  40d1f8:	and	w26, w5, #0x40000
  40d1fc:	ldr	x28, [x24, #496]
  40d200:	cbnz	w1, 40cf7c <ferror@plt+0xa18c>
  40d204:	add	x6, x23, #0xda8
  40d208:	mov	x3, x28
  40d20c:	b	40cfa4 <ferror@plt+0xa1b4>
  40d210:	ldr	w1, [x21, #368]
  40d214:	ldr	x0, [x24, #480]
  40d218:	ldr	w4, [x21, #372]
  40d21c:	ldr	w5, [x21, #204]
  40d220:	str	w4, [sp, #128]
  40d224:	and	w26, w5, #0x40000
  40d228:	ldr	x28, [x0]
  40d22c:	cbnz	w1, 40cf7c <ferror@plt+0xa18c>
  40d230:	b	40d204 <ferror@plt+0xa414>
  40d234:	ldr	x3, [x24, #424]
  40d238:	mov	x1, #0x80                  	// #128
  40d23c:	ldr	x26, [sp, #112]
  40d240:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d244:	add	x2, x2, #0xa28
  40d248:	mov	x0, x26
  40d24c:	bl	4028f0 <snprintf@plt>
  40d250:	ldrb	w0, [x26]
  40d254:	mov	x1, x26
  40d258:	mov	w2, #0x2e                  	// #46
  40d25c:	cbz	w0, 40d274 <ferror@plt+0xa484>
  40d260:	cmp	w0, #0x30
  40d264:	b.ne	40d26c <ferror@plt+0xa47c>  // b.any
  40d268:	strb	w2, [x1]
  40d26c:	ldrb	w0, [x1, #1]!
  40d270:	cbnz	w0, 40d260 <ferror@plt+0xa470>
  40d274:	ldr	w4, [x21, #204]
  40d278:	add	x5, x23, #0xda8
  40d27c:	ldr	x3, [sp, #112]
  40d280:	mov	x0, x5
  40d284:	ldr	w28, [x22, #2216]
  40d288:	and	w26, w4, #0x40000
  40d28c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d290:	mov	x1, #0x200                 	// #512
  40d294:	add	x2, x2, #0xb60
  40d298:	str	x5, [sp, #120]
  40d29c:	bl	4028f0 <snprintf@plt>
  40d2a0:	cmp	w28, w0
  40d2a4:	ldr	x5, [sp, #120]
  40d2a8:	b.ge	40d2d4 <ferror@plt+0xa4e4>  // b.tcont
  40d2ac:	sub	w1, w28, #0x1
  40d2b0:	mov	w0, #0x1fe                 	// #510
  40d2b4:	cmp	w1, w0
  40d2b8:	mov	w2, #0x1ff                 	// #511
  40d2bc:	csel	w0, w1, w0, ls  // ls = plast
  40d2c0:	cmp	w1, #0x1fe
  40d2c4:	csel	w28, w28, w2, ls  // ls = plast
  40d2c8:	mov	w1, #0x2b                  	// #43
  40d2cc:	strb	w1, [x5, w0, sxtw]
  40d2d0:	strb	wzr, [x5, w28, sxtw]
  40d2d4:	adrp	x0, 429000 <ferror@plt+0x26210>
  40d2d8:	add	x0, x0, #0x328
  40d2dc:	cmp	w26, #0x0
  40d2e0:	add	x1, x22, #0x10
  40d2e4:	add	x2, x22, #0x8
  40d2e8:	add	x0, x0, #0xcd0
  40d2ec:	csel	x2, x2, x1, ne  // ne = any
  40d2f0:	mov	x26, x0
  40d2f4:	add	x5, x23, #0xda8
  40d2f8:	adrp	x6, 411000 <ferror@plt+0xe210>
  40d2fc:	b	40cc80 <ferror@plt+0x9e90>
  40d300:	ldr	w0, [x24]
  40d304:	add	x28, x23, #0xda8
  40d308:	bl	4028d0 <lookup_wchan@plt>
  40d30c:	mov	x3, x0
  40d310:	ldr	w4, [x22, #2184]
  40d314:	mov	x0, x28
  40d318:	ldr	w5, [x21, #204]
  40d31c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d320:	mov	x1, #0x200                 	// #512
  40d324:	add	x2, x2, #0xb60
  40d328:	and	w26, w5, #0x40000
  40d32c:	str	w4, [sp, #120]
  40d330:	bl	4028f0 <snprintf@plt>
  40d334:	ldr	w4, [sp, #120]
  40d338:	cmp	w4, w0
  40d33c:	b.ge	40cff4 <ferror@plt+0xa204>  // b.tcont
  40d340:	sub	w1, w4, #0x1
  40d344:	mov	w0, #0x1fe                 	// #510
  40d348:	cmp	w1, w0
  40d34c:	mov	w2, #0x1ff                 	// #511
  40d350:	csel	w0, w1, w0, ls  // ls = plast
  40d354:	cmp	w1, #0x1fe
  40d358:	ldr	x3, [sp, #104]
  40d35c:	csel	w4, w4, w2, ls  // ls = plast
  40d360:	mov	w2, #0x2b                  	// #43
  40d364:	strb	w2, [x28, w0, sxtw]
  40d368:	mov	w1, #0x1                   	// #1
  40d36c:	stur	w1, [x3, #-88]
  40d370:	strb	wzr, [x28, w4, sxtw]
  40d374:	str	w1, [x3, #52]
  40d378:	b	40cff4 <ferror@plt+0xa204>
  40d37c:	ldr	w0, [x21, #204]
  40d380:	add	x5, x24, #0x308
  40d384:	tbz	w0, #7, 40d390 <ferror@plt+0xa5a0>
  40d388:	ldr	x1, [x24, #472]
  40d38c:	ldr	x5, [x1]
  40d390:	tbz	w0, #1, 40d3d4 <ferror@plt+0xa5e4>
  40d394:	ldrb	w3, [x24, #31]
  40d398:	cbz	w3, 40d3d4 <ferror@plt+0xa5e4>
  40d39c:	cmp	w3, #0x64
  40d3a0:	b.ls	40e1e4 <ferror@plt+0xb3f4>  // b.plast
  40d3a4:	mov	x4, x5
  40d3a8:	adrp	x0, 42c000 <kb_main_total@@LIBPROCPS_0+0x2ce8>
  40d3ac:	adrp	x3, 411000 <ferror@plt+0xe210>
  40d3b0:	add	x0, x0, #0xd0
  40d3b4:	add	x3, x3, #0xa00
  40d3b8:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d3bc:	mov	x1, #0x20000               	// #131072
  40d3c0:	add	x2, x2, #0xa08
  40d3c4:	str	x0, [sp, #120]
  40d3c8:	bl	4028f0 <snprintf@plt>
  40d3cc:	ldr	w0, [x21, #204]
  40d3d0:	ldr	x5, [sp, #120]
  40d3d4:	and	w28, w0, #0x40000
  40d3d8:	ldr	w26, [x21, #368]
  40d3dc:	ldr	w4, [x21, #372]
  40d3e0:	cbz	w26, 40e0b4 <ferror@plt+0xb2c4>
  40d3e4:	mov	x0, x5
  40d3e8:	str	x5, [sp, #120]
  40d3ec:	str	w4, [sp, #128]
  40d3f0:	bl	402780 <strlen@plt>
  40d3f4:	ldr	x5, [sp, #120]
  40d3f8:	cmp	w26, w0
  40d3fc:	adrp	x3, 415000 <ferror@plt+0x12210>
  40d400:	add	x3, x3, #0x3d0
  40d404:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d408:	mov	x1, #0x200                 	// #512
  40d40c:	add	x5, x5, w26, sxtw
  40d410:	add	x26, x23, #0xda8
  40d414:	csel	x3, x3, x5, ge  // ge = tcont
  40d418:	add	x2, x2, #0xb60
  40d41c:	mov	x0, x26
  40d420:	bl	4028f0 <snprintf@plt>
  40d424:	ldr	w4, [sp, #128]
  40d428:	cmp	w0, w4
  40d42c:	b.le	40d458 <ferror@plt+0xa668>
  40d430:	sub	w1, w4, #0x1
  40d434:	mov	w0, #0x1fe                 	// #510
  40d438:	cmp	w1, w0
  40d43c:	mov	w2, #0x1ff                 	// #511
  40d440:	csel	w0, w1, w0, ls  // ls = plast
  40d444:	cmp	w1, #0x1fe
  40d448:	csel	w4, w4, w2, ls  // ls = plast
  40d44c:	mov	w1, #0x2b                  	// #43
  40d450:	strb	w1, [x26, w0, sxtw]
  40d454:	strb	wzr, [x26, w4, sxtw]
  40d458:	cmp	w28, #0x0
  40d45c:	b	40cff8 <ferror@plt+0xa208>
  40d460:	ldr	w5, [x21, #204]
  40d464:	mov	x1, #0x80                  	// #128
  40d468:	ldr	w4, [x22, #2120]
  40d46c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d470:	ldrb	w3, [x24, #28]
  40d474:	and	w26, w5, #0x40000
  40d478:	ldr	x0, [sp, #104]
  40d47c:	add	x2, x2, #0xa40
  40d480:	str	w4, [sp, #120]
  40d484:	add	x28, x0, #0x298
  40d488:	mov	x0, x28
  40d48c:	bl	4028f0 <snprintf@plt>
  40d490:	ldr	w4, [sp, #120]
  40d494:	cmp	w26, #0x0
  40d498:	adrp	x0, 429000 <ferror@plt+0x26210>
  40d49c:	add	x0, x0, #0x328
  40d4a0:	add	x1, x22, #0x10
  40d4a4:	add	x2, x22, #0x8
  40d4a8:	add	x0, x0, #0xcd0
  40d4ac:	csel	x2, x2, x1, ne  // ne = any
  40d4b0:	mov	x5, x28
  40d4b4:	mov	x26, x0
  40d4b8:	mov	w3, w4
  40d4bc:	adrp	x6, 411000 <ferror@plt+0xe210>
  40d4c0:	mov	x1, #0x200                 	// #512
  40d4c4:	add	x6, x6, #0x650
  40d4c8:	bl	4028f0 <snprintf@plt>
  40d4cc:	b	40cc94 <ferror@plt+0x9ea4>
  40d4d0:	ldr	w2, [x22, #1960]
  40d4d4:	adrp	x3, 429000 <ferror@plt+0x26210>
  40d4d8:	ldr	w0, [x22, #1964]
  40d4dc:	ldr	x4, [x24, #288]
  40d4e0:	b	40caec <ferror@plt+0x9cfc>
  40d4e4:	ldr	w2, [x22, #1928]
  40d4e8:	adrp	x3, 429000 <ferror@plt+0x26210>
  40d4ec:	ldr	w0, [x22, #1932]
  40d4f0:	ldr	x4, [x24, #272]
  40d4f4:	b	40caec <ferror@plt+0x9cfc>
  40d4f8:	ldr	w2, [x22, #1896]
  40d4fc:	adrp	x3, 429000 <ferror@plt+0x26210>
  40d500:	ldr	w0, [x22, #1900]
  40d504:	ldr	x4, [x24, #256]
  40d508:	b	40caec <ferror@plt+0x9cfc>
  40d50c:	ldr	w1, [x22, #2056]
  40d510:	ldr	x0, [x24, #432]
  40d514:	ldr	w2, [x21, #204]
  40d518:	and	w2, w2, #0x20000
  40d51c:	bl	4045a8 <ferror@plt+0x17b8>
  40d520:	mov	x26, x0
  40d524:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d528:	b	40cc94 <ferror@plt+0x9ea4>
  40d52c:	ldr	w1, [x22, #2024]
  40d530:	ldr	x0, [x24, #440]
  40d534:	ldr	w2, [x21, #204]
  40d538:	and	w2, w2, #0x20000
  40d53c:	bl	4045a8 <ferror@plt+0x17b8>
  40d540:	mov	x26, x0
  40d544:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d548:	b	40cc94 <ferror@plt+0x9ea4>
  40d54c:	ldr	w1, [x22, #2088]
  40d550:	ldr	x0, [x24, #296]
  40d554:	ldr	w2, [x21, #204]
  40d558:	and	w2, w2, #0x20000
  40d55c:	bl	4045a8 <ferror@plt+0x17b8>
  40d560:	mov	x26, x0
  40d564:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d568:	b	40cc94 <ferror@plt+0x9ea4>
  40d56c:	ldr	w1, [x22, #2504]
  40d570:	ldr	x0, [x24, #16]
  40d574:	ldr	w2, [x21, #204]
  40d578:	and	w2, w2, #0x20000
  40d57c:	bl	4045a8 <ferror@plt+0x17b8>
  40d580:	mov	x26, x0
  40d584:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d588:	b	40cc94 <ferror@plt+0x9ea4>
  40d58c:	ldr	w1, [x22, #2472]
  40d590:	ldr	x0, [x24, #8]
  40d594:	ldr	w2, [x21, #204]
  40d598:	and	w2, w2, #0x20000
  40d59c:	bl	4045a8 <ferror@plt+0x17b8>
  40d5a0:	mov	x26, x0
  40d5a4:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d5a8:	b	40cc94 <ferror@plt+0x9ea4>
  40d5ac:	ldr	x0, [x24, #464]
  40d5b0:	add	x6, x23, #0xda8
  40d5b4:	ldr	w1, [x21, #368]
  40d5b8:	ldr	w4, [x21, #372]
  40d5bc:	ldr	x28, [x0]
  40d5c0:	str	w4, [sp, #128]
  40d5c4:	ldr	w5, [x21, #204]
  40d5c8:	mov	x3, x28
  40d5cc:	and	w26, w5, #0x40000
  40d5d0:	cbz	w1, 40d5fc <ferror@plt+0xa80c>
  40d5d4:	mov	x0, x28
  40d5d8:	str	w1, [sp, #120]
  40d5dc:	bl	402780 <strlen@plt>
  40d5e0:	ldr	w1, [sp, #120]
  40d5e4:	adrp	x3, 415000 <ferror@plt+0x12210>
  40d5e8:	add	x3, x3, #0x3d0
  40d5ec:	add	x6, x23, #0xda8
  40d5f0:	cmp	w1, w0
  40d5f4:	add	x28, x28, w1, sxtw
  40d5f8:	csel	x3, x3, x28, ge  // ge = tcont
  40d5fc:	mov	x0, x6
  40d600:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d604:	mov	x1, #0x200                 	// #512
  40d608:	add	x2, x2, #0xb60
  40d60c:	str	x6, [sp, #120]
  40d610:	bl	4028f0 <snprintf@plt>
  40d614:	ldr	w4, [sp, #128]
  40d618:	cmp	w4, w0
  40d61c:	b.ge	40cff4 <ferror@plt+0xa204>  // b.tcont
  40d620:	b	40cfc8 <ferror@plt+0xa1d8>
  40d624:	ldr	w0, [x22, #624]
  40d628:	add	x5, x23, #0xfa8
  40d62c:	ldrsw	x3, [x24, #920]
  40d630:	ldr	w4, [x21, #204]
  40d634:	cmp	w0, #0x0
  40d638:	strb	wzr, [x23, #4008]
  40d63c:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40d640:	ldr	w28, [x22, #2408]
  40d644:	and	w26, w4, #0x20000
  40d648:	b.ne	40d07c <ferror@plt+0xa28c>  // b.any
  40d64c:	b	40cc58 <ferror@plt+0x9e68>
  40d650:	add	x5, x23, #0xfa8
  40d654:	ldrsw	x3, [x24]
  40d658:	ldr	w4, [x21, #204]
  40d65c:	mov	x0, x5
  40d660:	ldr	w28, [x22, #1128]
  40d664:	str	x5, [sp, #120]
  40d668:	and	w26, w4, #0x20000
  40d66c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d670:	mov	x1, #0x80                  	// #128
  40d674:	add	x2, x2, #0xa20
  40d678:	strb	wzr, [x23, #4008]
  40d67c:	bl	4028f0 <snprintf@plt>
  40d680:	cmp	w28, w0
  40d684:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40d688:	b	40d09c <ferror@plt+0xa2ac>
  40d68c:	ldr	w2, [x22, #1864]
  40d690:	ldr	w0, [x22, #1868]
  40d694:	ldr	x1, [x24, #368]
  40d698:	ldr	w3, [x21, #204]
  40d69c:	and	w3, w3, #0x20000
  40d6a0:	bl	404800 <ferror@plt+0x1a10>
  40d6a4:	mov	x26, x0
  40d6a8:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d6ac:	b	40cc94 <ferror@plt+0x9ea4>
  40d6b0:	ldr	w2, [x22, #1832]
  40d6b4:	adrp	x3, 429000 <ferror@plt+0x26210>
  40d6b8:	ldr	w0, [x22, #1836]
  40d6bc:	ldr	x4, [x24, #248]
  40d6c0:	b	40caec <ferror@plt+0x9cfc>
  40d6c4:	ldr	s0, [x24, #24]
  40d6c8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40d6cc:	fmov	d2, x0
  40d6d0:	ldr	w0, [x24, #864]
  40d6d4:	ldr	s3, [x23, #216]
  40d6d8:	ucvtf	s0, s0
  40d6dc:	scvtf	d1, w0
  40d6e0:	fmul	s0, s0, s3
  40d6e4:	fmul	d1, d1, d2
  40d6e8:	fcvt	d2, s0
  40d6ec:	fcmpe	d2, d1
  40d6f0:	b.le	40d6f8 <ferror@plt+0xa908>
  40d6f4:	fcvt	s0, d1
  40d6f8:	ldr	s1, [x23, #2172]
  40d6fc:	ldr	w0, [x22, #1704]
  40d700:	ldr	w1, [x21, #204]
  40d704:	fcmp	s1, s0
  40d708:	and	w1, w1, #0x20000
  40d70c:	fcsel	s0, s0, s1, pl  // pl = nfrst
  40d710:	bl	404708 <ferror@plt+0x1918>
  40d714:	mov	x26, x0
  40d718:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40d71c:	b	40cc94 <ferror@plt+0x9ea4>
  40d720:	add	x5, x23, #0xfa8
  40d724:	ldrsw	x3, [x24, #916]
  40d728:	ldr	w4, [x21, #204]
  40d72c:	mov	x0, x5
  40d730:	ldr	w28, [x22, #1672]
  40d734:	str	x5, [sp, #120]
  40d738:	b	40d0e8 <ferror@plt+0xa2f8>
  40d73c:	add	x5, x23, #0xfa8
  40d740:	ldrsw	x3, [x24, #864]
  40d744:	ldr	w4, [x21, #204]
  40d748:	mov	x0, x5
  40d74c:	ldr	w28, [x22, #1640]
  40d750:	str	x5, [sp, #120]
  40d754:	b	40d0e8 <ferror@plt+0xa2f8>
  40d758:	ldr	w0, [x22, #624]
  40d75c:	add	x5, x23, #0xfa8
  40d760:	ldr	x3, [x24, #224]
  40d764:	strb	wzr, [x23, #4008]
  40d768:	ldr	w4, [x21, #204]
  40d76c:	cmp	w0, #0x0
  40d770:	ldr	w28, [x22, #1608]
  40d774:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  40d778:	and	w26, w4, #0x20000
  40d77c:	b.ne	40d07c <ferror@plt+0xa28c>  // b.any
  40d780:	b	40cc58 <ferror@plt+0x9e68>
  40d784:	ldr	x3, [x24, #216]
  40d788:	ldr	w0, [x21, #204]
  40d78c:	add	x1, x3, #0x63
  40d790:	ldr	w28, [x22, #1576]
  40d794:	and	w26, w0, #0x20000
  40d798:	cmp	x1, #0x44a
  40d79c:	b.ls	40dfa8 <ferror@plt+0xb1b8>  // b.plast
  40d7a0:	adrp	x0, 411000 <ferror@plt+0xe210>
  40d7a4:	add	x0, x0, #0xa38
  40d7a8:	add	x1, x23, #0xda8
  40d7ac:	cmp	w28, #0x1
  40d7b0:	ldrh	w2, [x0]
  40d7b4:	ldrb	w0, [x0, #2]
  40d7b8:	strh	w2, [x23, #3496]
  40d7bc:	strb	w0, [x23, #3498]
  40d7c0:	b.gt	40d2d4 <ferror@plt+0xa4e4>
  40d7c4:	sub	w28, w28, #0x1
  40d7c8:	mov	w0, #0x1fe                 	// #510
  40d7cc:	cmp	w28, w0
  40d7d0:	mov	w2, #0x1ff                 	// #511
  40d7d4:	csel	w0, w0, wzr, hi  // hi = pmore
  40d7d8:	cmp	w28, #0x1fe
  40d7dc:	csinc	w28, w2, wzr, hi  // hi = pmore
  40d7e0:	mov	w2, #0x2b                  	// #43
  40d7e4:	strb	w2, [x1, w0, sxtw]
  40d7e8:	strb	wzr, [x1, w28, sxtw]
  40d7ec:	b	40d2d4 <ferror@plt+0xa4e4>
  40d7f0:	add	x5, x23, #0xfa8
  40d7f4:	ldrsw	x3, [x24, #860]
  40d7f8:	ldr	w4, [x21, #204]
  40d7fc:	mov	x0, x5
  40d800:	ldr	w28, [x22, #1544]
  40d804:	str	x5, [sp, #120]
  40d808:	b	40d0e8 <ferror@plt+0xa2f8>
  40d80c:	add	x5, x23, #0xfa8
  40d810:	ldrsw	x3, [x24, #908]
  40d814:	ldr	w4, [x21, #204]
  40d818:	mov	x0, x5
  40d81c:	ldr	w28, [x22, #1512]
  40d820:	str	x5, [sp, #120]
  40d824:	b	40d0e8 <ferror@plt+0xa2f8>
  40d828:	ldr	w1, [x22, #1480]
  40d82c:	add	x5, x22, #0x468
  40d830:	ldrsw	x2, [x24, #872]
  40d834:	mov	x26, x5
  40d838:	ldr	w3, [x24]
  40d83c:	mov	w4, #0x1                   	// #1
  40d840:	add	x0, sp, #0x90
  40d844:	add	x28, x23, #0xda8
  40d848:	bl	402710 <dev_to_tty@plt>
  40d84c:	ldr	w4, [x26, #352]
  40d850:	mov	x0, x28
  40d854:	ldr	w1, [x21, #204]
  40d858:	add	x3, sp, #0x90
  40d85c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d860:	add	x2, x2, #0xb60
  40d864:	and	w26, w1, #0x40000
  40d868:	mov	x1, #0x200                 	// #512
  40d86c:	str	w4, [sp, #120]
  40d870:	bl	4028f0 <snprintf@plt>
  40d874:	ldr	w4, [sp, #120]
  40d878:	cmp	w4, w0
  40d87c:	b.ge	40cff4 <ferror@plt+0xa204>  // b.tcont
  40d880:	sub	w1, w4, #0x1
  40d884:	mov	w0, #0x1fe                 	// #510
  40d888:	cmp	w1, w0
  40d88c:	mov	w2, #0x1ff                 	// #511
  40d890:	csel	w0, w1, w0, ls  // ls = plast
  40d894:	cmp	w1, #0x1fe
  40d898:	ldr	x3, [sp, #104]
  40d89c:	csel	w4, w4, w2, ls  // ls = plast
  40d8a0:	mov	w2, #0x2b                  	// #43
  40d8a4:	strb	w2, [x28, w0, sxtw]
  40d8a8:	mov	w1, #0x1                   	// #1
  40d8ac:	stur	w1, [x3, #-88]
  40d8b0:	stur	w1, [x3, #-36]
  40d8b4:	strb	wzr, [x28, w4, sxtw]
  40d8b8:	b	40cff4 <ferror@plt+0xa204>
  40d8bc:	add	x5, x23, #0xfa8
  40d8c0:	ldrsw	x3, [x24, #856]
  40d8c4:	ldr	w4, [x21, #204]
  40d8c8:	mov	x0, x5
  40d8cc:	ldr	w28, [x22, #1448]
  40d8d0:	str	x5, [sp, #120]
  40d8d4:	b	40d0e8 <ferror@plt+0xa2f8>
  40d8d8:	ldr	w1, [x21, #204]
  40d8dc:	add	x26, x24, #0x2a5
  40d8e0:	ldr	w0, [x22, #1416]
  40d8e4:	and	w2, w1, #0x40000
  40d8e8:	str	w2, [sp, #128]
  40d8ec:	ldr	x2, [sp, #104]
  40d8f0:	str	w0, [sp, #120]
  40d8f4:	mov	x0, x26
  40d8f8:	add	x28, x2, #0x98
  40d8fc:	bl	407920 <ferror@plt+0x4b30>
  40d900:	ldr	w1, [sp, #120]
  40d904:	mov	x3, x26
  40d908:	adrp	x2, 412000 <ferror@plt+0xf210>
  40d90c:	add	x2, x2, #0xb60
  40d910:	add	w4, w1, w0
  40d914:	mov	x0, x28
  40d918:	mov	x1, #0x200                 	// #512
  40d91c:	str	w4, [sp, #136]
  40d920:	bl	4028f0 <snprintf@plt>
  40d924:	ldr	w4, [sp, #136]
  40d928:	cmp	w4, w0
  40d92c:	b.lt	40e060 <ferror@plt+0xb270>  // b.tstop
  40d930:	ldr	w0, [sp, #128]
  40d934:	add	x1, x22, #0x10
  40d938:	add	x2, x22, #0x8
  40d93c:	mov	w3, w4
  40d940:	cmp	w0, #0x0
  40d944:	adrp	x0, 429000 <ferror@plt+0x26210>
  40d948:	csel	x2, x2, x1, ne  // ne = any
  40d94c:	add	x0, x0, #0x328
  40d950:	ldr	x1, [sp, #104]
  40d954:	add	x0, x0, #0xcd0
  40d958:	mov	x26, x0
  40d95c:	adrp	x6, 411000 <ferror@plt+0xe210>
  40d960:	add	x5, x1, #0x98
  40d964:	add	x6, x6, #0x650
  40d968:	mov	x1, #0x200                 	// #512
  40d96c:	bl	4028f0 <snprintf@plt>
  40d970:	b	40cc94 <ferror@plt+0x9ea4>
  40d974:	ldr	w4, [x21, #204]
  40d978:	add	x5, x23, #0xfa8
  40d97c:	ldrsw	x3, [x24, #880]
  40d980:	mov	x0, x5
  40d984:	ldr	w28, [x22, #1384]
  40d988:	and	w26, w4, #0x20000
  40d98c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40d990:	mov	x1, #0x80                  	// #128
  40d994:	add	x2, x2, #0xa20
  40d998:	str	x5, [sp, #120]
  40d99c:	strb	wzr, [x23, #4008]
  40d9a0:	bl	4028f0 <snprintf@plt>
  40d9a4:	cmp	w28, w0
  40d9a8:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40d9ac:	sub	w1, w28, #0x1
  40d9b0:	mov	w0, #0x7e                  	// #126
  40d9b4:	cmp	w1, w0
  40d9b8:	mov	w2, #0x7f                  	// #127
  40d9bc:	ldr	x5, [sp, #120]
  40d9c0:	csel	w0, w1, w0, ls  // ls = plast
  40d9c4:	cmp	w1, #0x7e
  40d9c8:	mov	w1, #0x1                   	// #1
  40d9cc:	ldr	x3, [sp, #104]
  40d9d0:	csel	w28, w28, w2, ls  // ls = plast
  40d9d4:	mov	w2, #0x2b                  	// #43
  40d9d8:	strb	w2, [x5, w0, sxtw]
  40d9dc:	stur	w1, [x3, #-88]
  40d9e0:	stur	w1, [x3, #-48]
  40d9e4:	strb	wzr, [x5, w28, sxtw]
  40d9e8:	b	40cc58 <ferror@plt+0x9e68>
  40d9ec:	ldr	w1, [x21, #204]
  40d9f0:	add	x26, x24, #0x242
  40d9f4:	ldr	w0, [x22, #1352]
  40d9f8:	and	w2, w1, #0x40000
  40d9fc:	str	w2, [sp, #128]
  40da00:	ldr	x2, [sp, #104]
  40da04:	str	w0, [sp, #120]
  40da08:	mov	x0, x26
  40da0c:	add	x28, x2, #0x98
  40da10:	bl	407920 <ferror@plt+0x4b30>
  40da14:	ldr	w1, [sp, #120]
  40da18:	mov	x3, x26
  40da1c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40da20:	add	x2, x2, #0xb60
  40da24:	add	w4, w1, w0
  40da28:	mov	x0, x28
  40da2c:	mov	x1, #0x200                 	// #512
  40da30:	str	w4, [sp, #136]
  40da34:	bl	4028f0 <snprintf@plt>
  40da38:	ldr	w4, [sp, #136]
  40da3c:	cmp	w4, w0
  40da40:	b.ge	40d930 <ferror@plt+0xab40>  // b.tcont
  40da44:	ldr	w0, [sp, #120]
  40da48:	sub	w1, w0, #0x1
  40da4c:	mov	x0, x26
  40da50:	bl	4079b8 <ferror@plt+0x4bc8>
  40da54:	mov	w3, w0
  40da58:	mov	x4, x26
  40da5c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40da60:	add	x2, x2, #0xa30
  40da64:	mov	x1, #0x200                 	// #512
  40da68:	mov	w5, #0x2b                  	// #43
  40da6c:	mov	x0, x28
  40da70:	bl	4028f0 <snprintf@plt>
  40da74:	mov	x0, x28
  40da78:	bl	407920 <ferror@plt+0x4b30>
  40da7c:	ldr	w2, [sp, #120]
  40da80:	mov	w1, #0x1                   	// #1
  40da84:	add	w4, w2, w0
  40da88:	ldr	x0, [sp, #104]
  40da8c:	stur	w1, [x0, #-88]
  40da90:	stur	w1, [x0, #-52]
  40da94:	b	40d930 <ferror@plt+0xab40>
  40da98:	ldr	w2, [x22, #2536]
  40da9c:	ldr	w0, [x22, #2540]
  40daa0:	ldr	x4, [x24, #368]
  40daa4:	ldr	x1, [x24, #320]
  40daa8:	ldr	w3, [x21, #204]
  40daac:	add	x1, x4, x1
  40dab0:	and	w3, w3, #0x20000
  40dab4:	bl	404800 <ferror@plt+0x1a10>
  40dab8:	mov	x26, x0
  40dabc:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40dac0:	b	40cc94 <ferror@plt+0x9ea4>
  40dac4:	adrp	x1, 429000 <ferror@plt+0x26210>
  40dac8:	adrp	x4, 429000 <ferror@plt+0x26210>
  40dacc:	ldr	x2, [x24, #256]
  40dad0:	mov	w0, #0x42c80000            	// #1120403456
  40dad4:	ldr	w3, [x1, #872]
  40dad8:	fmov	s2, w0
  40dadc:	ldr	x1, [x4, #792]
  40dae0:	lsl	x2, x2, x3
  40dae4:	ldr	w0, [x22, #1800]
  40dae8:	ucvtf	s1, x1
  40daec:	ldr	w1, [x21, #204]
  40daf0:	ucvtf	s0, x2
  40daf4:	and	w1, w1, #0x20000
  40daf8:	fmul	s0, s0, s2
  40dafc:	fdiv	s0, s0, s1
  40db00:	bl	404708 <ferror@plt+0x1918>
  40db04:	mov	x26, x0
  40db08:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40db0c:	b	40cc94 <ferror@plt+0x9ea4>
  40db10:	ldr	w4, [x21, #204]
  40db14:	add	x5, x23, #0xfa8
  40db18:	ldrsw	x3, [x24, #876]
  40db1c:	mov	x0, x5
  40db20:	ldr	w28, [x22, #1192]
  40db24:	and	w26, w4, #0x20000
  40db28:	adrp	x2, 411000 <ferror@plt+0xe210>
  40db2c:	mov	x1, #0x80                  	// #128
  40db30:	add	x2, x2, #0xa20
  40db34:	str	x5, [sp, #120]
  40db38:	strb	wzr, [x23, #4008]
  40db3c:	bl	4028f0 <snprintf@plt>
  40db40:	cmp	w28, w0
  40db44:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40db48:	sub	w1, w28, #0x1
  40db4c:	mov	w0, #0x7e                  	// #126
  40db50:	cmp	w1, w0
  40db54:	mov	w2, #0x7f                  	// #127
  40db58:	ldr	x5, [sp, #120]
  40db5c:	csel	w0, w1, w0, ls  // ls = plast
  40db60:	cmp	w1, #0x7e
  40db64:	mov	w1, #0x1                   	// #1
  40db68:	ldr	x3, [sp, #104]
  40db6c:	csel	w28, w28, w2, ls  // ls = plast
  40db70:	mov	w2, #0x2b                  	// #43
  40db74:	strb	w2, [x5, w0, sxtw]
  40db78:	stur	w1, [x3, #-88]
  40db7c:	stur	w1, [x3, #-72]
  40db80:	strb	wzr, [x5, w28, sxtw]
  40db84:	b	40cc58 <ferror@plt+0x9e68>
  40db88:	add	x5, x23, #0xfa8
  40db8c:	ldrsw	x3, [x24, #4]
  40db90:	ldr	w4, [x21, #204]
  40db94:	mov	x0, x5
  40db98:	ldr	w28, [x22, #1160]
  40db9c:	str	x5, [sp, #120]
  40dba0:	b	40d668 <ferror@plt+0xa878>
  40dba4:	ldr	w4, [x21, #204]
  40dba8:	add	x5, x23, #0xfa8
  40dbac:	ldrsw	x3, [x24, #892]
  40dbb0:	mov	x0, x5
  40dbb4:	ldr	w28, [x22, #1320]
  40dbb8:	and	w26, w4, #0x20000
  40dbbc:	adrp	x2, 411000 <ferror@plt+0xe210>
  40dbc0:	mov	x1, #0x80                  	// #128
  40dbc4:	add	x2, x2, #0xa20
  40dbc8:	str	x5, [sp, #120]
  40dbcc:	strb	wzr, [x23, #4008]
  40dbd0:	bl	4028f0 <snprintf@plt>
  40dbd4:	cmp	w28, w0
  40dbd8:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40dbdc:	sub	w1, w28, #0x1
  40dbe0:	mov	w0, #0x7e                  	// #126
  40dbe4:	cmp	w1, w0
  40dbe8:	mov	w2, #0x7f                  	// #127
  40dbec:	ldr	x5, [sp, #120]
  40dbf0:	csel	w0, w1, w0, ls  // ls = plast
  40dbf4:	cmp	w1, #0x7e
  40dbf8:	mov	w1, #0x1                   	// #1
  40dbfc:	ldr	x3, [sp, #104]
  40dc00:	csel	w28, w28, w2, ls  // ls = plast
  40dc04:	mov	w2, #0x2b                  	// #43
  40dc08:	strb	w2, [x5, w0, sxtw]
  40dc0c:	stur	w1, [x3, #-88]
  40dc10:	stur	w1, [x3, #-56]
  40dc14:	strb	wzr, [x5, w28, sxtw]
  40dc18:	b	40cc58 <ferror@plt+0x9e68>
  40dc1c:	ldr	w1, [x21, #204]
  40dc20:	add	x26, x24, #0x221
  40dc24:	ldr	w0, [x22, #1288]
  40dc28:	and	w2, w1, #0x40000
  40dc2c:	str	w2, [sp, #128]
  40dc30:	ldr	x2, [sp, #104]
  40dc34:	str	w0, [sp, #120]
  40dc38:	mov	x0, x26
  40dc3c:	add	x28, x2, #0x98
  40dc40:	bl	407920 <ferror@plt+0x4b30>
  40dc44:	ldr	w1, [sp, #120]
  40dc48:	mov	x3, x26
  40dc4c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40dc50:	add	x2, x2, #0xb60
  40dc54:	add	w4, w1, w0
  40dc58:	mov	x0, x28
  40dc5c:	mov	x1, #0x200                 	// #512
  40dc60:	str	w4, [sp, #136]
  40dc64:	bl	4028f0 <snprintf@plt>
  40dc68:	ldr	w4, [sp, #136]
  40dc6c:	cmp	w4, w0
  40dc70:	b.ge	40d930 <ferror@plt+0xab40>  // b.tcont
  40dc74:	ldr	w0, [sp, #120]
  40dc78:	sub	w1, w0, #0x1
  40dc7c:	mov	x0, x26
  40dc80:	bl	4079b8 <ferror@plt+0x4bc8>
  40dc84:	mov	w3, w0
  40dc88:	mov	x4, x26
  40dc8c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40dc90:	add	x2, x2, #0xa30
  40dc94:	mov	x1, #0x200                 	// #512
  40dc98:	mov	w5, #0x2b                  	// #43
  40dc9c:	mov	x0, x28
  40dca0:	bl	4028f0 <snprintf@plt>
  40dca4:	mov	x0, x28
  40dca8:	bl	407920 <ferror@plt+0x4b30>
  40dcac:	ldr	w2, [sp, #120]
  40dcb0:	mov	w1, #0x1                   	// #1
  40dcb4:	add	w4, w2, w0
  40dcb8:	ldr	x0, [sp, #104]
  40dcbc:	stur	w1, [x0, #-88]
  40dcc0:	stur	w1, [x0, #-60]
  40dcc4:	b	40d930 <ferror@plt+0xab40>
  40dcc8:	ldr	w4, [x21, #204]
  40dccc:	add	x5, x23, #0xfa8
  40dcd0:	ldrsw	x3, [x24, #884]
  40dcd4:	mov	x0, x5
  40dcd8:	ldr	w28, [x22, #1256]
  40dcdc:	and	w26, w4, #0x20000
  40dce0:	adrp	x2, 411000 <ferror@plt+0xe210>
  40dce4:	mov	x1, #0x80                  	// #128
  40dce8:	add	x2, x2, #0xa20
  40dcec:	str	x5, [sp, #120]
  40dcf0:	strb	wzr, [x23, #4008]
  40dcf4:	bl	4028f0 <snprintf@plt>
  40dcf8:	cmp	w28, w0
  40dcfc:	b.ge	40cc58 <ferror@plt+0x9e68>  // b.tcont
  40dd00:	sub	w1, w28, #0x1
  40dd04:	mov	w0, #0x7e                  	// #126
  40dd08:	cmp	w1, w0
  40dd0c:	mov	w2, #0x7f                  	// #127
  40dd10:	ldr	x5, [sp, #120]
  40dd14:	csel	w0, w1, w0, ls  // ls = plast
  40dd18:	cmp	w1, #0x7e
  40dd1c:	mov	w1, #0x1                   	// #1
  40dd20:	ldr	x3, [sp, #104]
  40dd24:	csel	w28, w28, w2, ls  // ls = plast
  40dd28:	mov	w2, #0x2b                  	// #43
  40dd2c:	strb	w2, [x5, w0, sxtw]
  40dd30:	stur	w1, [x3, #-88]
  40dd34:	stur	w1, [x3, #-64]
  40dd38:	strb	wzr, [x5, w28, sxtw]
  40dd3c:	b	40cc58 <ferror@plt+0x9e68>
  40dd40:	ldr	w1, [x21, #204]
  40dd44:	add	x26, x24, #0x200
  40dd48:	ldr	w0, [x22, #1224]
  40dd4c:	and	w2, w1, #0x40000
  40dd50:	str	w2, [sp, #128]
  40dd54:	ldr	x2, [sp, #104]
  40dd58:	str	w0, [sp, #120]
  40dd5c:	mov	x0, x26
  40dd60:	add	x28, x2, #0x98
  40dd64:	bl	407920 <ferror@plt+0x4b30>
  40dd68:	ldr	w1, [sp, #120]
  40dd6c:	mov	x3, x26
  40dd70:	adrp	x2, 412000 <ferror@plt+0xf210>
  40dd74:	add	x2, x2, #0xb60
  40dd78:	add	w4, w1, w0
  40dd7c:	mov	x0, x28
  40dd80:	mov	x1, #0x200                 	// #512
  40dd84:	str	w4, [sp, #136]
  40dd88:	bl	4028f0 <snprintf@plt>
  40dd8c:	ldr	w4, [sp, #136]
  40dd90:	cmp	w4, w0
  40dd94:	b.ge	40d930 <ferror@plt+0xab40>  // b.tcont
  40dd98:	ldr	w0, [sp, #120]
  40dd9c:	sub	w1, w0, #0x1
  40dda0:	mov	x0, x26
  40dda4:	bl	4079b8 <ferror@plt+0x4bc8>
  40dda8:	mov	w3, w0
  40ddac:	mov	x4, x26
  40ddb0:	adrp	x2, 411000 <ferror@plt+0xe210>
  40ddb4:	add	x2, x2, #0xa30
  40ddb8:	mov	x1, #0x200                 	// #512
  40ddbc:	mov	w5, #0x2b                  	// #43
  40ddc0:	mov	x0, x28
  40ddc4:	bl	4028f0 <snprintf@plt>
  40ddc8:	mov	x0, x28
  40ddcc:	bl	407920 <ferror@plt+0x4b30>
  40ddd0:	ldr	w2, [sp, #120]
  40ddd4:	mov	w1, #0x1                   	// #1
  40ddd8:	add	w4, w2, w0
  40dddc:	ldr	x0, [sp, #104]
  40dde0:	stur	w1, [x0, #-88]
  40dde4:	stur	w1, [x0, #-68]
  40dde8:	b	40d930 <ferror@plt+0xab40>
  40ddec:	ldr	w2, [x22, #2856]
  40ddf0:	ldr	w0, [x22, #2860]
  40ddf4:	ldr	x1, [x24, #312]
  40ddf8:	ldr	w3, [x21, #204]
  40ddfc:	and	w3, w3, #0x20000
  40de00:	bl	404800 <ferror@plt+0x1a10>
  40de04:	mov	x26, x0
  40de08:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40de0c:	b	40cc94 <ferror@plt+0x9ea4>
  40de10:	ldr	w2, [x22, #2824]
  40de14:	ldr	w0, [x22, #2828]
  40de18:	ldr	x1, [x24, #336]
  40de1c:	ldr	w3, [x21, #204]
  40de20:	and	w3, w3, #0x20000
  40de24:	bl	404800 <ferror@plt+0x1a10>
  40de28:	mov	x26, x0
  40de2c:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40de30:	b	40cc94 <ferror@plt+0x9ea4>
  40de34:	ldr	w2, [x22, #2792]
  40de38:	ldr	w0, [x22, #2796]
  40de3c:	ldr	x1, [x24, #328]
  40de40:	ldr	w3, [x21, #204]
  40de44:	and	w3, w3, #0x20000
  40de48:	bl	404800 <ferror@plt+0x1a10>
  40de4c:	mov	x26, x0
  40de50:	cbz	x26, 40cb08 <ferror@plt+0x9d18>
  40de54:	b	40cc94 <ferror@plt+0x9ea4>
  40de58:	ldr	w4, [x21, #204]
  40de5c:	add	x5, x23, #0xda8
  40de60:	ldr	x3, [x24, #1032]
  40de64:	mov	x0, x5
  40de68:	ldr	w28, [x22, #2760]
  40de6c:	and	w26, w4, #0x40000
  40de70:	adrp	x2, 412000 <ferror@plt+0xf210>
  40de74:	mov	x1, #0x200                 	// #512
  40de78:	add	x2, x2, #0xb60
  40de7c:	str	x5, [sp, #120]
  40de80:	bl	4028f0 <snprintf@plt>
  40de84:	cmp	w28, w0
  40de88:	b.ge	40d2d4 <ferror@plt+0xa4e4>  // b.tcont
  40de8c:	sub	w1, w28, #0x1
  40de90:	mov	w0, #0x1fe                 	// #510
  40de94:	cmp	w1, w0
  40de98:	mov	w2, #0x1ff                 	// #511
  40de9c:	ldr	x5, [sp, #120]
  40dea0:	csel	w0, w1, w0, ls  // ls = plast
  40dea4:	cmp	w1, #0x1fe
  40dea8:	mov	w1, #0x1                   	// #1
  40deac:	ldr	x3, [sp, #104]
  40deb0:	csel	w28, w28, w2, ls  // ls = plast
  40deb4:	mov	w2, #0x2b                  	// #43
  40deb8:	strb	w2, [x5, w0, sxtw]
  40debc:	stur	w1, [x3, #-88]
  40dec0:	strb	wzr, [x5, w28, sxtw]
  40dec4:	str	w1, [x3, #124]
  40dec8:	b	40d2d4 <ferror@plt+0xa4e4>
  40decc:	ldr	x2, [x28, #8]
  40ded0:	mov	x0, x26
  40ded4:	blr	x2
  40ded8:	tbnz	w0, #31, 40ce80 <ferror@plt+0xa090>
  40dedc:	ldr	w0, [x28, #44]
  40dee0:	cbz	w0, 40ce44 <ferror@plt+0xa054>
  40dee4:	adrp	x0, 415000 <ferror@plt+0x12210>
  40dee8:	add	x0, x0, #0x3d0
  40deec:	b	40ce90 <ferror@plt+0xa0a0>
  40def0:	ldr	x2, [x28, #8]
  40def4:	mov	x0, x26
  40def8:	blr	x2
  40defc:	cmp	w0, #0x0
  40df00:	b.gt	40ce80 <ferror@plt+0xa090>
  40df04:	ldr	w0, [x28, #44]
  40df08:	cbz	w0, 40ce44 <ferror@plt+0xa054>
  40df0c:	b	40dee4 <ferror@plt+0xb0f4>
  40df10:	ldr	x3, [sp, #104]
  40df14:	mov	x0, x26
  40df18:	ldr	w1, [x21, #204]
  40df1c:	ldr	w2, [x21, #372]
  40df20:	add	x28, x3, #0x98
  40df24:	and	w3, w1, #0x40000
  40df28:	str	w2, [sp, #120]
  40df2c:	str	w3, [sp, #128]
  40df30:	bl	407920 <ferror@plt+0x4b30>
  40df34:	ldr	w1, [sp, #120]
  40df38:	mov	x3, x26
  40df3c:	adrp	x2, 412000 <ferror@plt+0xf210>
  40df40:	add	x2, x2, #0xb60
  40df44:	add	w4, w1, w0
  40df48:	mov	x0, x28
  40df4c:	mov	x1, #0x200                 	// #512
  40df50:	str	w4, [sp, #136]
  40df54:	bl	4028f0 <snprintf@plt>
  40df58:	ldr	w4, [sp, #136]
  40df5c:	cmp	w4, w0
  40df60:	b.ge	40d930 <ferror@plt+0xab40>  // b.tcont
  40df64:	ldr	w0, [sp, #120]
  40df68:	sub	w1, w0, #0x1
  40df6c:	mov	x0, x26
  40df70:	bl	4079b8 <ferror@plt+0x4bc8>
  40df74:	mov	w3, w0
  40df78:	mov	x4, x26
  40df7c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40df80:	add	x2, x2, #0xa30
  40df84:	mov	x1, #0x200                 	// #512
  40df88:	mov	w5, #0x2b                  	// #43
  40df8c:	mov	x0, x28
  40df90:	bl	4028f0 <snprintf@plt>
  40df94:	mov	x0, x28
  40df98:	bl	407920 <ferror@plt+0x4b30>
  40df9c:	ldr	w1, [sp, #120]
  40dfa0:	add	w4, w1, w0
  40dfa4:	b	40d930 <ferror@plt+0xab40>
  40dfa8:	add	x5, x23, #0xfa8
  40dfac:	adrp	x2, 411000 <ferror@plt+0xe210>
  40dfb0:	mov	x0, x5
  40dfb4:	add	x2, x2, #0xa20
  40dfb8:	mov	x1, #0x80                  	// #128
  40dfbc:	str	x5, [sp, #120]
  40dfc0:	strb	wzr, [x23, #4008]
  40dfc4:	bl	4028f0 <snprintf@plt>
  40dfc8:	cmp	w0, w28
  40dfcc:	b.le	40cc58 <ferror@plt+0x9e68>
  40dfd0:	b	40d09c <ferror@plt+0xa2ac>
  40dfd4:	ldr	w0, [x22, #2988]
  40dfd8:	tbnz	w0, #31, 40cbd4 <ferror@plt+0x9de4>
  40dfdc:	ldur	w1, [x23, #-216]
  40dfe0:	cmp	w0, w1
  40dfe4:	b.ge	40cbd4 <ferror@plt+0x9de4>  // b.tcont
  40dfe8:	ldr	x2, [x23, #184]
  40dfec:	lsl	w19, w0, #11
  40dff0:	add	w0, w0, #0x1
  40dff4:	mov	x1, x20
  40dff8:	str	w0, [x22, #2988]
  40dffc:	add	x19, x2, w19, sxtw
  40e000:	mov	x0, x19
  40e004:	bl	402b60 <strcmp@plt>
  40e008:	cbnz	w0, 40e35c <ferror@plt+0xb56c>
  40e00c:	adrp	x0, 411000 <ferror@plt+0xe210>
  40e010:	add	x0, x0, #0xac0
  40e014:	bl	402840 <putp@plt>
  40e018:	b	40cbd4 <ferror@plt+0x9de4>
  40e01c:	ldp	x6, x5, [sp, #120]
  40e020:	sub	w0, w28, #0x1
  40e024:	ldr	x4, [sp, #104]
  40e028:	mov	w1, #0x7e                  	// #126
  40e02c:	cmp	w0, w1
  40e030:	mov	w2, #0x7f                  	// #127
  40e034:	csel	w1, w0, w1, ls  // ls = plast
  40e038:	cmp	w0, #0x7e
  40e03c:	csel	w28, w28, w2, ls  // ls = plast
  40e040:	sub	x0, x4, #0x50
  40e044:	mov	w3, #0x2b                  	// #43
  40e048:	mov	w2, #0x1                   	// #1
  40e04c:	strb	w3, [x5, w1, sxtw]
  40e050:	stur	w2, [x4, #-88]
  40e054:	strb	wzr, [x5, w28, sxtw]
  40e058:	str	w2, [x0, x6, lsl #2]
  40e05c:	b	40cc58 <ferror@plt+0x9e68>
  40e060:	ldr	w0, [sp, #120]
  40e064:	sub	w1, w0, #0x1
  40e068:	mov	x0, x26
  40e06c:	bl	4079b8 <ferror@plt+0x4bc8>
  40e070:	mov	w3, w0
  40e074:	mov	x4, x26
  40e078:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e07c:	add	x2, x2, #0xa30
  40e080:	mov	x1, #0x200                 	// #512
  40e084:	mov	w5, #0x2b                  	// #43
  40e088:	mov	x0, x28
  40e08c:	bl	4028f0 <snprintf@plt>
  40e090:	mov	x0, x28
  40e094:	bl	407920 <ferror@plt+0x4b30>
  40e098:	ldr	w2, [sp, #120]
  40e09c:	mov	w1, #0x1                   	// #1
  40e0a0:	add	w4, w2, w0
  40e0a4:	ldr	x0, [sp, #104]
  40e0a8:	stur	w1, [x0, #-88]
  40e0ac:	stur	w1, [x0, #-44]
  40e0b0:	b	40d930 <ferror@plt+0xab40>
  40e0b4:	add	x26, x23, #0xda8
  40e0b8:	mov	x3, x5
  40e0bc:	mov	x0, x26
  40e0c0:	adrp	x2, 412000 <ferror@plt+0xf210>
  40e0c4:	mov	x1, #0x200                 	// #512
  40e0c8:	add	x2, x2, #0xb60
  40e0cc:	str	w4, [sp, #120]
  40e0d0:	bl	4028f0 <snprintf@plt>
  40e0d4:	ldr	w4, [sp, #120]
  40e0d8:	cmp	w0, w4
  40e0dc:	b.gt	40d430 <ferror@plt+0xa640>
  40e0e0:	cmp	w28, #0x0
  40e0e4:	b	40cff8 <ferror@plt+0xa208>
  40e0e8:	adrp	x0, 411000 <ferror@plt+0xe210>
  40e0ec:	add	x0, x0, #0xac0
  40e0f0:	bl	402840 <putp@plt>
  40e0f4:	mov	x0, x24
  40e0f8:	bl	402840 <putp@plt>
  40e0fc:	ldr	w0, [x22, #2988]
  40e100:	ldr	x2, [x23, #184]
  40e104:	add	w1, w0, #0x1
  40e108:	lsl	w0, w0, #11
  40e10c:	ldur	w3, [x23, #-216]
  40e110:	cmp	w1, w3
  40e114:	strb	wzr, [x2, w0, sxtw]
  40e118:	b.ge	40e120 <ferror@plt+0xb330>  // b.tcont
  40e11c:	str	w1, [x22, #2988]
  40e120:	adrp	x22, 411000 <ferror@plt+0xe210>
  40e124:	add	x25, x21, #0x248
  40e128:	add	x22, x22, #0xa90
  40e12c:	add	x19, x23, #0xa28
  40e130:	add	x20, sp, #0x90
  40e134:	nop
  40e138:	strb	wzr, [x19, w26, sxtw]
  40e13c:	mov	x3, x19
  40e140:	mov	x6, x24
  40e144:	mov	x4, x25
  40e148:	ldr	x5, [x21, #1424]
  40e14c:	mov	x2, x22
  40e150:	mov	x1, #0x800                 	// #2048
  40e154:	mov	x0, x20
  40e158:	bl	4028f0 <snprintf@plt>
  40e15c:	mov	x0, x20
  40e160:	bl	402840 <putp@plt>
  40e164:	ldr	x1, [x21, #1424]
  40e168:	ldr	w0, [x21, #1432]
  40e16c:	add	w26, w26, w0
  40e170:	ldrb	w0, [x1]
  40e174:	add	x19, x19, w26, sxtw
  40e178:	cbz	w0, 40e194 <ferror@plt+0xb3a4>
  40e17c:	mov	x0, x19
  40e180:	bl	402cc0 <strstr@plt>
  40e184:	cbz	x0, 40e194 <ferror@plt+0xb3a4>
  40e188:	sub	x0, x0, x19
  40e18c:	mov	w26, w0
  40e190:	tbz	w0, #31, 40e138 <ferror@plt+0xb348>
  40e194:	mov	x3, x19
  40e198:	add	x4, x23, #0x450
  40e19c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e1a0:	add	x2, x2, #0x808
  40e1a4:	mov	x1, #0x800                 	// #2048
  40e1a8:	mov	x0, x20
  40e1ac:	bl	4028f0 <snprintf@plt>
  40e1b0:	mov	x0, x20
  40e1b4:	bl	402840 <putp@plt>
  40e1b8:	mov	w1, #0x21                  	// #33
  40e1bc:	strb	w1, [x23, #2600]
  40e1c0:	add	x0, x23, #0xa28
  40e1c4:	ldp	x29, x30, [sp]
  40e1c8:	ldp	x19, x20, [sp, #16]
  40e1cc:	ldp	x21, x22, [sp, #32]
  40e1d0:	ldp	x23, x24, [sp, #48]
  40e1d4:	ldp	x25, x26, [sp, #64]
  40e1d8:	ldp	x27, x28, [sp, #80]
  40e1dc:	add	sp, sp, #0x890
  40e1e0:	ret
  40e1e4:	adrp	x28, 42c000 <kb_main_total@@LIBPROCPS_0+0x2ce8>
  40e1e8:	add	x28, x28, #0xd0
  40e1ec:	lsl	w3, w3, #2
  40e1f0:	mov	x0, x28
  40e1f4:	adrp	x4, 411000 <ferror@plt+0xe210>
  40e1f8:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e1fc:	add	x4, x4, #0xa10
  40e200:	add	x2, x2, #0xa18
  40e204:	mov	x1, #0x20000               	// #131072
  40e208:	bl	4028f0 <snprintf@plt>
  40e20c:	ldr	w0, [x21, #204]
  40e210:	mov	x5, x28
  40e214:	b	40d3d4 <ferror@plt+0xa5e4>
  40e218:	ldr	x10, [sp, #128]
  40e21c:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  40e220:	movk	x0, #0x8889
  40e224:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e228:	mov	x1, #0x80                  	// #128
  40e22c:	add	x2, x2, #0xa68
  40e230:	umulh	x5, x10, x0
  40e234:	mov	x0, x26
  40e238:	lsr	x5, x5, #5
  40e23c:	str	x5, [sp, #128]
  40e240:	mov	x3, x5
  40e244:	lsl	x4, x5, #4
  40e248:	sub	x4, x4, x5
  40e24c:	sub	w4, w10, w4, lsl #2
  40e250:	bl	4028f0 <snprintf@plt>
  40e254:	cmp	w28, w0
  40e258:	b.ge	40cdcc <ferror@plt+0x9fdc>  // b.tcont
  40e25c:	ldr	x5, [sp, #128]
  40e260:	mov	x0, x26
  40e264:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e268:	mov	x1, #0x80                  	// #128
  40e26c:	add	x2, x2, #0xa78
  40e270:	mov	w3, w5
  40e274:	bl	4028f0 <snprintf@plt>
  40e278:	cmp	w28, w0
  40e27c:	b.ge	40cdcc <ferror@plt+0x9fdc>  // b.tcont
  40e280:	ldr	x5, [sp, #128]
  40e284:	mov	w3, #0xaaab                	// #43691
  40e288:	movk	w3, #0xaaaa, lsl #16
  40e28c:	mov	x0, x26
  40e290:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e294:	mov	x1, #0x80                  	// #128
  40e298:	umull	x3, w5, w3
  40e29c:	add	x2, x2, #0xa80
  40e2a0:	lsr	x3, x3, #36
  40e2a4:	bl	4028f0 <snprintf@plt>
  40e2a8:	cmp	w28, w0
  40e2ac:	b.ge	40cdcc <ferror@plt+0x9fdc>  // b.tcont
  40e2b0:	ldr	x5, [sp, #128]
  40e2b4:	mov	w3, #0x8619                	// #34329
  40e2b8:	movk	w3, #0x1861, lsl #16
  40e2bc:	mov	x0, x26
  40e2c0:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e2c4:	mov	x1, #0x80                  	// #128
  40e2c8:	lsr	w5, w5, #3
  40e2cc:	add	x2, x2, #0xa88
  40e2d0:	umull	x3, w5, w3
  40e2d4:	lsr	x3, x3, #33
  40e2d8:	bl	4028f0 <snprintf@plt>
  40e2dc:	cmp	w28, w0
  40e2e0:	b.ge	40cdcc <ferror@plt+0x9fdc>  // b.tcont
  40e2e4:	ldr	x5, [sp, #104]
  40e2e8:	mov	w0, #0x3f                  	// #63
  40e2ec:	strh	w0, [x5, #792]
  40e2f0:	b	40cdcc <ferror@plt+0x9fdc>
  40e2f4:	add	x1, x20, #0x7ff
  40e2f8:	b	40cbbc <ferror@plt+0x9dcc>
  40e2fc:	ldr	w0, [sp, #120]
  40e300:	sub	w1, w0, #0x1
  40e304:	mov	x0, x4
  40e308:	bl	4079b8 <ferror@plt+0x4bc8>
  40e30c:	mov	w3, w0
  40e310:	ldr	x4, [sp, #128]
  40e314:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e318:	add	x2, x2, #0xa30
  40e31c:	mov	x1, #0x200                 	// #512
  40e320:	mov	w5, #0x2b                  	// #43
  40e324:	mov	x0, x28
  40e328:	bl	4028f0 <snprintf@plt>
  40e32c:	mov	x0, x28
  40e330:	bl	407920 <ferror@plt+0x4b30>
  40e334:	ldr	w1, [sp, #120]
  40e338:	add	w9, w1, w0
  40e33c:	b	40d1a4 <ferror@plt+0xa3b4>
  40e340:	ldr	w1, [x21, #368]
  40e344:	mov	x0, x26
  40e348:	bl	4079b8 <ferror@plt+0x4bc8>
  40e34c:	add	x4, x26, w0, sxtw
  40e350:	b	40d148 <ferror@plt+0xa358>
  40e354:	tbnz	w1, #8, 40cb10 <ferror@plt+0x9d20>
  40e358:	b	40ce1c <ferror@plt+0xa02c>
  40e35c:	mov	x1, x20
  40e360:	mov	x0, x19
  40e364:	bl	402c50 <strcpy@plt>
  40e368:	mov	x0, x19
  40e36c:	bl	402840 <putp@plt>
  40e370:	b	40cbd4 <ferror@plt+0x9de4>
  40e374:	nop
  40e378:	sub	sp, sp, #0x850
  40e37c:	add	x4, x0, #0x32e
  40e380:	add	x3, x0, #0x248
  40e384:	adrp	x2, 411000 <ferror@plt+0xe210>
  40e388:	add	x2, x2, #0xaa0
  40e38c:	stp	x29, x30, [sp]
  40e390:	mov	x29, sp
  40e394:	stp	x21, x22, [sp, #32]
  40e398:	adrp	x21, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40e39c:	add	x21, x21, #0x428
  40e3a0:	stp	x19, x20, [sp, #16]
  40e3a4:	add	x20, sp, #0x50
  40e3a8:	mov	x19, x0
  40e3ac:	add	x5, x21, #0x450
  40e3b0:	mov	x0, x20
  40e3b4:	stp	x23, x24, [sp, #48]
  40e3b8:	mov	w23, w1
  40e3bc:	mov	x1, #0x800                 	// #2048
  40e3c0:	str	x25, [sp, #64]
  40e3c4:	bl	4028f0 <snprintf@plt>
  40e3c8:	ldur	w1, [x21, #-112]
  40e3cc:	cbz	w1, 40e5b4 <ferror@plt+0xb7c4>
  40e3d0:	mov	x2, x20
  40e3d4:	tbnz	w0, #31, 40e408 <ferror@plt+0xb618>
  40e3d8:	cmp	w0, #0x7ff
  40e3dc:	b.gt	40e6fc <ferror@plt+0xb90c>
  40e3e0:	add	x2, x20, w0, sxtw
  40e3e4:	cmp	x2, x20
  40e3e8:	b.hi	40e3fc <ferror@plt+0xb60c>  // b.pmore
  40e3ec:	b	40e408 <ferror@plt+0xb618>
  40e3f0:	sub	x2, x2, #0x1
  40e3f4:	cmp	x2, x20
  40e3f8:	b.ls	40e408 <ferror@plt+0xb618>  // b.plast
  40e3fc:	ldurb	w0, [x2, #-1]
  40e400:	cmp	w0, #0x20
  40e404:	b.eq	40e3f0 <ferror@plt+0xb600>  // b.none
  40e408:	strb	wzr, [x2]
  40e40c:	mov	x0, x20
  40e410:	bl	402840 <putp@plt>
  40e414:	adrp	x6, 429000 <ferror@plt+0x26210>
  40e418:	add	x24, x6, #0x328
  40e41c:	ldr	w3, [x19, #204]
  40e420:	ldr	x20, [x19, #1440]
  40e424:	ldr	w22, [x24, #20]
  40e428:	sxtw	x25, w22
  40e42c:	tbnz	w3, #1, 40e664 <ferror@plt+0xb874>
  40e430:	ldrsw	x4, [x19, #200]
  40e434:	adrp	x5, 428000 <ferror@plt+0x25210>
  40e438:	add	x5, x5, #0x390
  40e43c:	tst	x3, #0x4
  40e440:	and	w7, w3, #0x40
  40e444:	mov	w2, #0x1                   	// #1
  40e448:	add	x5, x5, x4, lsl #5
  40e44c:	and	w4, w3, #0x80
  40e450:	cneg	w2, w2, eq  // eq = none
  40e454:	mov	x1, x25
  40e458:	str	w2, [x6, #808]
  40e45c:	mov	x0, x20
  40e460:	ldr	x3, [x5, #1144]
  40e464:	mov	x2, #0x8                   	// #8
  40e468:	str	w4, [x21, #800]
  40e46c:	str	w7, [x24, #4064]
  40e470:	bl	402880 <qsort@plt>
  40e474:	ldr	w22, [x24, #20]
  40e478:	ldr	w1, [x19, #344]
  40e47c:	ldr	w20, [x19, #364]
  40e480:	cmp	w1, w23
  40e484:	ldr	w0, [x19, #204]
  40e488:	csinc	w23, w23, w1, ge  // ge = tcont
  40e48c:	cmp	w20, w22
  40e490:	cset	w1, lt  // lt = tstop
  40e494:	cmp	w23, #0x1
  40e498:	cset	w3, gt
  40e49c:	and	w2, w0, #0x20
  40e4a0:	and	w1, w1, w3
  40e4a4:	tbz	w0, #5, 40e4b0 <ferror@plt+0xb6c0>
  40e4a8:	ldr	w0, [x19, #380]
  40e4ac:	cbz	w0, 40e604 <ferror@plt+0xb814>
  40e4b0:	cbz	w1, 40e704 <ferror@plt+0xb914>
  40e4b4:	sbfiz	x21, x20, #3, #32
  40e4b8:	mov	w22, #0x1                   	// #1
  40e4bc:	nop
  40e4c0:	ldr	x0, [x19, #1440]
  40e4c4:	ldr	x1, [x0, x21]
  40e4c8:	cbnz	w2, 40e4d4 <ferror@plt+0xb6e4>
  40e4cc:	ldr	w0, [x1, #24]
  40e4d0:	cbz	w0, 40e4fc <ferror@plt+0xb70c>
  40e4d4:	ldr	w0, [x19, #380]
  40e4d8:	cmp	w0, #0x55
  40e4dc:	b.eq	40e584 <ferror@plt+0xb794>  // b.none
  40e4e0:	cmp	w0, #0x75
  40e4e4:	b.eq	40e56c <ferror@plt+0xb77c>  // b.none
  40e4e8:	cbz	w0, 40e520 <ferror@plt+0xb730>
  40e4ec:	ldr	w0, [x19, #384]
  40e4f0:	cmp	w0, #0x0
  40e4f4:	cset	w0, eq  // eq = none
  40e4f8:	cbnz	w0, 40e520 <ferror@plt+0xb730>
  40e4fc:	ldr	w0, [x24, #20]
  40e500:	add	w20, w20, #0x1
  40e504:	add	x21, x21, #0x8
  40e508:	cmp	w0, w20
  40e50c:	ccmp	w22, w23, #0x0, gt
  40e510:	b.ge	40e54c <ferror@plt+0xb75c>  // b.tcont
  40e514:	ldr	w0, [x19, #204]
  40e518:	and	w2, w0, #0x20
  40e51c:	b	40e4c0 <ferror@plt+0xb6d0>
  40e520:	mov	x0, x19
  40e524:	bl	40ca20 <ferror@plt+0x9c30>
  40e528:	ldrb	w0, [x0]
  40e52c:	add	w20, w20, #0x1
  40e530:	add	x21, x21, #0x8
  40e534:	cmp	w0, #0x0
  40e538:	ldr	w0, [x24, #20]
  40e53c:	cinc	w22, w22, ne  // ne = any
  40e540:	cmp	w0, w20
  40e544:	ccmp	w22, w23, #0x0, gt
  40e548:	b.lt	40e514 <ferror@plt+0xb724>  // b.tstop
  40e54c:	mov	w0, w22
  40e550:	ldp	x29, x30, [sp]
  40e554:	ldp	x19, x20, [sp, #16]
  40e558:	ldp	x21, x22, [sp, #32]
  40e55c:	ldp	x23, x24, [sp, #48]
  40e560:	ldr	x25, [sp, #64]
  40e564:	add	sp, sp, #0x850
  40e568:	ret
  40e56c:	ldr	w2, [x19, #376]
  40e570:	ldr	w0, [x19, #384]
  40e574:	ldr	w3, [x1, #876]
  40e578:	cmp	w3, w2
  40e57c:	b.ne	40e4f0 <ferror@plt+0xb700>  // b.any
  40e580:	b	40e4f8 <ferror@plt+0xb708>
  40e584:	ldr	w3, [x1, #884]
  40e588:	ldr	w2, [x19, #376]
  40e58c:	ldr	w0, [x19, #384]
  40e590:	cmp	w3, w2
  40e594:	b.eq	40e4f8 <ferror@plt+0xb708>  // b.none
  40e598:	ldr	w3, [x1, #892]
  40e59c:	cmp	w2, w3
  40e5a0:	b.eq	40e4f8 <ferror@plt+0xb708>  // b.none
  40e5a4:	ldr	w3, [x1, #900]
  40e5a8:	cmp	w2, w3
  40e5ac:	b.ne	40e574 <ferror@plt+0xb784>  // b.any
  40e5b0:	b	40e4f8 <ferror@plt+0xb708>
  40e5b4:	adrp	x0, 428000 <ferror@plt+0x25210>
  40e5b8:	add	x0, x0, #0x390
  40e5bc:	ldr	w1, [x0, #2988]
  40e5c0:	tbnz	w1, #31, 40e414 <ferror@plt+0xb624>
  40e5c4:	ldur	w2, [x21, #-216]
  40e5c8:	cmp	w1, w2
  40e5cc:	b.ge	40e414 <ferror@plt+0xb624>  // b.tcont
  40e5d0:	ldr	x3, [x21, #184]
  40e5d4:	lsl	w22, w1, #11
  40e5d8:	add	w2, w1, #0x1
  40e5dc:	mov	x1, x20
  40e5e0:	str	w2, [x0, #2988]
  40e5e4:	add	x22, x3, w22, sxtw
  40e5e8:	mov	x0, x22
  40e5ec:	bl	402b60 <strcmp@plt>
  40e5f0:	cbnz	w0, 40e728 <ferror@plt+0xb938>
  40e5f4:	adrp	x0, 411000 <ferror@plt+0xe210>
  40e5f8:	add	x0, x0, #0xac0
  40e5fc:	bl	402840 <putp@plt>
  40e600:	b	40e414 <ferror@plt+0xb624>
  40e604:	cbz	w1, 40e704 <ferror@plt+0xb914>
  40e608:	sbfiz	x21, x20, #3, #32
  40e60c:	mov	w22, #0x1                   	// #1
  40e610:	ldr	x1, [x19, #1440]
  40e614:	mov	x0, x19
  40e618:	add	w20, w20, #0x1
  40e61c:	ldr	x1, [x1, x21]
  40e620:	add	x21, x21, #0x8
  40e624:	bl	40ca20 <ferror@plt+0x9c30>
  40e628:	ldrb	w0, [x0]
  40e62c:	ldr	w1, [x24, #20]
  40e630:	cmp	w0, #0x0
  40e634:	cinc	w22, w22, ne  // ne = any
  40e638:	cmp	w1, w20
  40e63c:	ccmp	w23, w22, #0x4, gt
  40e640:	b.gt	40e610 <ferror@plt+0xb820>
  40e644:	mov	w0, w22
  40e648:	ldp	x29, x30, [sp]
  40e64c:	ldp	x19, x20, [sp, #16]
  40e650:	ldp	x21, x22, [sp, #32]
  40e654:	ldp	x23, x24, [sp, #48]
  40e658:	ldr	x25, [sp, #64]
  40e65c:	add	sp, sp, #0x850
  40e660:	ret
  40e664:	ldr	w0, [x24, #16]
  40e668:	str	x20, [x24, #24]
  40e66c:	cbnz	w0, 40e6e8 <ferror@plt+0xb8f8>
  40e670:	adrp	x2, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  40e674:	add	x2, x2, #0x528
  40e678:	ldr	w0, [x2, #920]
  40e67c:	cmp	w0, w22
  40e680:	b.lt	40e740 <ferror@plt+0xb950>  // b.tstop
  40e684:	mov	x1, x25
  40e688:	mov	x0, x20
  40e68c:	adrp	x3, 404000 <ferror@plt+0x1210>
  40e690:	mov	x2, #0x8                   	// #8
  40e694:	add	x3, x3, #0x128
  40e698:	bl	402880 <qsort@plt>
  40e69c:	ldr	w22, [x24, #20]
  40e6a0:	cmp	w22, #0x0
  40e6a4:	b.le	40e758 <ferror@plt+0xb968>
  40e6a8:	mov	x7, #0x0                   	// #0
  40e6ac:	ldr	x20, [x24, #24]
  40e6b0:	b	40e6c0 <ferror@plt+0xb8d0>
  40e6b4:	add	x7, x7, #0x1
  40e6b8:	cmp	w22, w7
  40e6bc:	b.le	40e6e4 <ferror@plt+0xb8f4>
  40e6c0:	ldr	x0, [x20, x7, lsl #3]
  40e6c4:	ldrb	w0, [x0, #31]
  40e6c8:	cbnz	w0, 40e6b4 <ferror@plt+0xb8c4>
  40e6cc:	mov	w0, w7
  40e6d0:	mov	w1, #0x0                   	// #0
  40e6d4:	bl	404060 <ferror@plt+0x1270>
  40e6d8:	add	x7, x7, #0x1
  40e6dc:	cmp	w22, w7
  40e6e0:	b.gt	40e6c0 <ferror@plt+0xb8d0>
  40e6e4:	sxtw	x25, w22
  40e6e8:	ldr	x1, [x24, #32]
  40e6ec:	lsl	x2, x25, #3
  40e6f0:	mov	x0, x20
  40e6f4:	bl	402700 <memcpy@plt>
  40e6f8:	b	40e478 <ferror@plt+0xb688>
  40e6fc:	add	x2, x20, #0x7ff
  40e700:	b	40e3fc <ferror@plt+0xb60c>
  40e704:	mov	w22, #0x1                   	// #1
  40e708:	mov	w0, w22
  40e70c:	ldp	x29, x30, [sp]
  40e710:	ldp	x19, x20, [sp, #16]
  40e714:	ldp	x21, x22, [sp, #32]
  40e718:	ldp	x23, x24, [sp, #48]
  40e71c:	ldr	x25, [sp, #64]
  40e720:	add	sp, sp, #0x850
  40e724:	ret
  40e728:	mov	x1, x20
  40e72c:	mov	x0, x22
  40e730:	bl	402c50 <strcpy@plt>
  40e734:	mov	x0, x22
  40e738:	bl	402840 <putp@plt>
  40e73c:	b	40e414 <ferror@plt+0xb624>
  40e740:	ldr	x0, [x24, #32]
  40e744:	lsl	x1, x25, #3
  40e748:	str	w22, [x2, #920]
  40e74c:	bl	405808 <ferror@plt+0x2a18>
  40e750:	str	x0, [x24, #32]
  40e754:	b	40e684 <ferror@plt+0xb894>
  40e758:	sxtw	x25, w22
  40e75c:	ldr	x20, [x24, #24]
  40e760:	b	40e6e8 <ferror@plt+0xb8f8>
  40e764:	nop
  40e768:	sub	sp, sp, #0xb10
  40e76c:	stp	x29, x30, [sp, #48]
  40e770:	add	x29, sp, #0x30
  40e774:	stp	x21, x22, [sp, #80]
  40e778:	adrp	x21, 429000 <ferror@plt+0x26210>
  40e77c:	add	x21, x21, #0x328
  40e780:	stp	x19, x20, [sp, #64]
  40e784:	ldr	w0, [x21, #72]
  40e788:	stp	x23, x24, [sp, #96]
  40e78c:	stp	x25, x26, [sp, #112]
  40e790:	ldr	x23, [x21, #8]
  40e794:	cbnz	w0, 40eef8 <ferror@plt+0xc108>
  40e798:	adrp	x20, 428000 <ferror@plt+0x25210>
  40e79c:	add	x20, x20, #0x390
  40e7a0:	ldr	w0, [x20, #2988]
  40e7a4:	cmn	w0, #0x1
  40e7a8:	b.eq	40ef10 <ferror@plt+0xc120>  // b.none
  40e7ac:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40e7b0:	add	x19, x19, #0x428
  40e7b4:	add	x1, x19, #0x410
  40e7b8:	adrp	x0, 411000 <ferror@plt+0xe210>
  40e7bc:	add	x0, x0, #0xaa8
  40e7c0:	ldur	w2, [x19, #-112]
  40e7c4:	cmp	w2, #0x0
  40e7c8:	csel	x0, x0, x1, ne  // ne = any
  40e7cc:	bl	402840 <putp@plt>
  40e7d0:	mov	w0, #0x0                   	// #0
  40e7d4:	bl	404d38 <ferror@plt+0x1f48>
  40e7d8:	bl	406870 <ferror@plt+0x3a80>
  40e7dc:	str	wzr, [x21, #16]
  40e7e0:	ldr	x25, [x21, #8]
  40e7e4:	str	wzr, [x19, #2204]
  40e7e8:	str	wzr, [x20, #2988]
  40e7ec:	ldur	w2, [x19, #-216]
  40e7f0:	ldr	w4, [x25, #204]
  40e7f4:	and	w3, w4, #0x4000
  40e7f8:	tbz	w4, #14, 40e808 <ferror@plt+0xba18>
  40e7fc:	cmp	w2, #0x2
  40e800:	mov	w3, #0x0                   	// #0
  40e804:	b.gt	40ee24 <ferror@plt+0xc034>
  40e808:	tbz	w4, #13, 40ea00 <ferror@plt+0xbc10>
  40e80c:	add	w0, w3, #0x2
  40e810:	sub	w1, w2, #0x1
  40e814:	cmp	w0, w1
  40e818:	b.lt	40ecd8 <ferror@plt+0xbee8>  // b.tstop
  40e81c:	adrp	x22, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  40e820:	add	x22, x22, #0x528
  40e824:	ldr	w0, [x23, #204]
  40e828:	sub	w2, w2, w3
  40e82c:	ldr	w1, [x20, #36]
  40e830:	sub	w2, w2, #0x1
  40e834:	str	w2, [x22, #924]
  40e838:	and	w2, w0, #0xfffeffff
  40e83c:	str	w2, [x23, #204]
  40e840:	cbz	w1, 40e8b8 <ferror@plt+0xbac8>
  40e844:	tbnz	w0, #4, 40e8b8 <ferror@plt+0xbac8>
  40e848:	sub	x0, x19, #0xb0
  40e84c:	bl	402840 <putp@plt>
  40e850:	ldr	w0, [x20, #36]
  40e854:	ldr	w1, [x22, #924]
  40e858:	cbnz	w0, 40e8e4 <ferror@plt+0xbaf4>
  40e85c:	ldr	w2, [x23, #208]
  40e860:	mov	x0, x23
  40e864:	cmp	w2, #0x0
  40e868:	csel	w2, w2, w1, ne  // ne = any
  40e86c:	str	w2, [x23, #344]
  40e870:	bl	40e378 <ferror@plt+0xb588>
  40e874:	ldr	w1, [x22, #924]
  40e878:	cmp	w1, w0
  40e87c:	b.gt	40e91c <ferror@plt+0xbb2c>
  40e880:	adrp	x0, 429000 <ferror@plt+0x26210>
  40e884:	ldr	x0, [x0, #688]
  40e888:	bl	402c40 <fflush@plt>
  40e88c:	ldur	w0, [x19, #-220]
  40e890:	cbz	w0, 40e958 <ferror@plt+0xbb68>
  40e894:	ldr	w0, [x20, #612]
  40e898:	tbnz	w0, #31, 40e96c <ferror@plt+0xbb7c>
  40e89c:	ldp	x29, x30, [sp, #48]
  40e8a0:	ldp	x19, x20, [sp, #64]
  40e8a4:	ldp	x21, x22, [sp, #80]
  40e8a8:	ldp	x23, x24, [sp, #96]
  40e8ac:	ldp	x25, x26, [sp, #112]
  40e8b0:	add	sp, sp, #0xb10
  40e8b4:	ret
  40e8b8:	tbz	w0, #19, 40e848 <ferror@plt+0xba58>
  40e8bc:	ldr	w3, [x21, #20]
  40e8c0:	add	x2, x19, #0x7f8
  40e8c4:	mov	x1, #0x800                 	// #2048
  40e8c8:	add	x0, sp, #0x310
  40e8cc:	bl	4028f0 <snprintf@plt>
  40e8d0:	add	x0, sp, #0x310
  40e8d4:	bl	402840 <putp@plt>
  40e8d8:	ldr	w0, [x20, #36]
  40e8dc:	ldr	w1, [x22, #924]
  40e8e0:	cbz	w0, 40e85c <ferror@plt+0xba6c>
  40e8e4:	adrp	x21, 44f000 <kb_main_total@@LIBPROCPS_0+0x25ce8>
  40e8e8:	add	x21, x21, #0xd0
  40e8ec:	mov	w24, #0x0                   	// #0
  40e8f0:	mov	w23, #0x0                   	// #0
  40e8f4:	mov	w25, #0x1                   	// #1
  40e8f8:	ldr	w0, [x21, #204]
  40e8fc:	and	w5, w0, #0x10
  40e900:	tbnz	w0, #4, 40ee80 <ferror@plt+0xc090>
  40e904:	cmp	w24, w1
  40e908:	b.ge	40e880 <ferror@plt+0xba90>  // b.tcont
  40e90c:	add	w23, w23, #0x1
  40e910:	add	x21, x21, #0x5b8
  40e914:	cmp	w23, #0x4
  40e918:	b.ne	40e8f8 <ferror@plt+0xbb08>  // b.any
  40e91c:	add	x0, x19, #0x3b0
  40e920:	bl	402840 <putp@plt>
  40e924:	ldr	w0, [x20, #2988]
  40e928:	mov	w1, #0x0                   	// #0
  40e92c:	ldp	x2, x3, [x19, #176]
  40e930:	lsl	w0, w0, #11
  40e934:	sxtw	x0, w0
  40e938:	sub	x2, x2, x0
  40e93c:	add	x0, x3, x0
  40e940:	bl	402a20 <memset@plt>
  40e944:	adrp	x0, 429000 <ferror@plt+0x26210>
  40e948:	ldr	x0, [x0, #688]
  40e94c:	bl	402c40 <fflush@plt>
  40e950:	ldur	w0, [x19, #-220]
  40e954:	cbnz	w0, 40e894 <ferror@plt+0xbaa4>
  40e958:	ldp	x2, x0, [x19, #176]
  40e95c:	mov	w1, #0x0                   	// #0
  40e960:	bl	402a20 <memset@plt>
  40e964:	ldr	w0, [x20, #612]
  40e968:	tbz	w0, #31, 40e89c <ferror@plt+0xbaac>
  40e96c:	ldur	w0, [x22, #-88]
  40e970:	cbz	w0, 40e89c <ferror@plt+0xbaac>
  40e974:	add	x0, x20, #0x468
  40e978:	sub	x1, x22, #0x50
  40e97c:	add	x20, x20, #0xba8
  40e980:	mov	w3, #0x0                   	// #0
  40e984:	mov	w4, #0x0                   	// #0
  40e988:	stur	wzr, [x22, #-88]
  40e98c:	nop
  40e990:	ldr	w2, [x1]
  40e994:	cbz	w2, 40e9b0 <ferror@plt+0xbbc0>
  40e998:	ldr	w2, [x0]
  40e99c:	mov	w3, #0x1                   	// #1
  40e9a0:	mov	w4, w3
  40e9a4:	str	wzr, [x1]
  40e9a8:	add	w2, w2, w3
  40e9ac:	str	w2, [x0]
  40e9b0:	add	x0, x0, #0x20
  40e9b4:	add	x1, x1, #0x4
  40e9b8:	cmp	x20, x0
  40e9bc:	b.ne	40e990 <ferror@plt+0xbba0>  // b.any
  40e9c0:	cbz	w3, 40e89c <ferror@plt+0xbaac>
  40e9c4:	stur	w4, [x22, #-88]
  40e9c8:	cbz	w4, 40e89c <ferror@plt+0xbaac>
  40e9cc:	bl	407b20 <ferror@plt+0x4d30>
  40e9d0:	b	40e89c <ferror@plt+0xbaac>
  40e9d4:	ldr	x0, [x19, #2184]
  40e9d8:	mov	w3, #0xa0                  	// #160
  40e9dc:	ldr	x1, [x22, #624]
  40e9e0:	smaddl	x0, w2, w3, x0
  40e9e4:	bl	408cc8 <ferror@plt+0x5ed8>
  40e9e8:	ldr	w3, [x19, #2204]
  40e9ec:	ldur	w2, [x19, #-216]
  40e9f0:	add	w3, w3, #0x1
  40e9f4:	str	w3, [x19, #2204]
  40e9f8:	ldp	x27, x28, [sp, #128]
  40e9fc:	ldr	w4, [x25, #204]
  40ea00:	tbz	w4, #12, 40e81c <ferror@plt+0xba2c>
  40ea04:	add	w0, w3, #0x2
  40ea08:	sub	w1, w2, #0x1
  40ea0c:	cmp	w0, w1
  40ea10:	b.ge	40e81c <ferror@plt+0xba2c>  // b.tcont
  40ea14:	ldr	x2, [x20, #3016]
  40ea18:	stp	x27, x28, [sp, #128]
  40ea1c:	adrp	x1, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40ea20:	add	x22, x1, #0x818
  40ea24:	cbz	x2, 40f24c <ferror@plt+0xc45c>
  40ea28:	adrp	x28, 429000 <ferror@plt+0x26210>
  40ea2c:	ldr	w1, [x25, #216]
  40ea30:	ldr	x0, [x28, #792]
  40ea34:	ucvtf	s1, x0
  40ea38:	cbz	w1, 40ef6c <ferror@plt+0xc17c>
  40ea3c:	fcvt	d2, s1
  40ea40:	mov	x2, #0x4059000000000000    	// #4636737291354636288
  40ea44:	fmov	d1, x2
  40ea48:	adrp	x4, 429000 <ferror@plt+0x26210>
  40ea4c:	adrp	x2, 429000 <ferror@plt+0x26210>
  40ea50:	mov	w3, #0x42c80000            	// #1120403456
  40ea54:	fmov	s3, w3
  40ea58:	stp	d8, d9, [sp, #144]
  40ea5c:	fdiv	d2, d1, d2
  40ea60:	str	d10, [sp, #160]
  40ea64:	ldr	x2, [x2, #728]
  40ea68:	ldr	x3, [x4, #704]
  40ea6c:	ucvtf	s0, x2
  40ea70:	add	x2, x2, x3
  40ea74:	sub	x0, x0, x2
  40ea78:	fcvt	d0, s0
  40ea7c:	ucvtf	s1, x0
  40ea80:	fcvt	d1, s1
  40ea84:	fmul	d0, d0, d2
  40ea88:	fmul	d1, d1, d2
  40ea8c:	fcvt	s0, d0
  40ea90:	fcvt	s1, d1
  40ea94:	fadd	s9, s0, s1
  40ea98:	fcmpe	s9, s3
  40ea9c:	b.gt	40f280 <ferror@plt+0xc490>
  40eaa0:	fcmpe	s1, #0.0
  40eaa4:	b.mi	40f280 <ferror@plt+0xc490>  // b.first
  40eaa8:	adrp	x6, 429000 <ferror@plt+0x26210>
  40eaac:	movi	v8.2s, #0x0
  40eab0:	ldr	x0, [x6, #768]
  40eab4:	cbz	x0, 40eae4 <ferror@plt+0xbcf4>
  40eab8:	ucvtf	s2, x0
  40eabc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40eac0:	fmov	d3, x0
  40eac4:	adrp	x0, 429000 <ferror@plt+0x26210>
  40eac8:	ldr	x0, [x0, #712]
  40eacc:	fcvt	d2, s2
  40ead0:	ucvtf	s8, x0
  40ead4:	fdiv	d2, d3, d2
  40ead8:	fcvt	d8, s8
  40eadc:	fmul	d8, d8, d2
  40eae0:	fcvt	s8, d8
  40eae4:	ldr	s2, [x19, #204]
  40eae8:	fmov	d10, #5.000000000000000000e-01
  40eaec:	sub	w1, w1, #0x1
  40eaf0:	adrp	x3, 412000 <ferror@plt+0xf210>
  40eaf4:	add	x3, x3, #0xf8
  40eaf8:	ldr	w5, [x19, #200]
  40eafc:	fmul	s0, s0, s2
  40eb00:	fmul	s1, s2, s1
  40eb04:	sbfiz	x2, x1, #5, #32
  40eb08:	add	x3, x3, #0x1c0
  40eb0c:	add	x27, x3, x2
  40eb10:	mov	x1, #0x80                  	// #128
  40eb14:	add	x0, sp, #0x110
  40eb18:	add	x26, sp, #0x190
  40eb1c:	fcvt	d0, s0
  40eb20:	fcvt	d1, s1
  40eb24:	ldr	x2, [x3, x2]
  40eb28:	add	x25, sp, #0xc0
  40eb2c:	ldr	x7, [x27, #24]
  40eb30:	fadd	d0, d0, d10
  40eb34:	fadd	d1, d1, d10
  40eb38:	str	x7, [sp, #184]
  40eb3c:	mov	x4, x7
  40eb40:	fcvtzs	w3, d0
  40eb44:	fcvtzs	w24, d1
  40eb48:	add	w8, w3, w24
  40eb4c:	cmp	w8, w5
  40eb50:	sub	w5, w5, w3
  40eb54:	csel	w24, w5, w24, gt
  40eb58:	bl	4028f0 <snprintf@plt>
  40eb5c:	ldr	x2, [x27, #8]
  40eb60:	mov	w3, w24
  40eb64:	ldr	x7, [sp, #184]
  40eb68:	mov	x1, #0x80                  	// #128
  40eb6c:	mov	x0, x26
  40eb70:	mov	x4, x7
  40eb74:	bl	4028f0 <snprintf@plt>
  40eb78:	add	x3, sp, #0x110
  40eb7c:	mov	x4, x26
  40eb80:	mov	x1, #0x100                 	// #256
  40eb84:	add	x0, sp, #0x310
  40eb88:	adrp	x2, 411000 <ferror@plt+0xe210>
  40eb8c:	add	x2, x2, #0x808
  40eb90:	bl	4028f0 <snprintf@plt>
  40eb94:	ldr	s0, [x19, #204]
  40eb98:	mov	x1, #0x80                  	// #128
  40eb9c:	ldr	x2, [x27, #16]
  40eba0:	mov	x0, x26
  40eba4:	fmul	s0, s8, s0
  40eba8:	ldr	x7, [sp, #184]
  40ebac:	fcvt	d0, s0
  40ebb0:	mov	x4, x7
  40ebb4:	fadd	d0, d0, d10
  40ebb8:	fcvtzs	w3, d0
  40ebbc:	bl	4028f0 <snprintf@plt>
  40ebc0:	ldrsw	x2, [x20, #616]
  40ebc4:	add	x3, x20, #0xbb8
  40ebc8:	ldr	x1, [x28, #792]
  40ebcc:	mov	x0, x25
  40ebd0:	add	x2, x2, x2, lsl #1
  40ebd4:	ucvtf	s0, x1
  40ebd8:	mov	x1, #0xa                   	// #10
  40ebdc:	lsl	x2, x2, #3
  40ebe0:	add	x4, x3, x2
  40ebe4:	ldr	s1, [x3, x2]
  40ebe8:	ldr	x2, [x4, #8]
  40ebec:	fdiv	s0, s0, s1
  40ebf0:	fcvt	d0, s0
  40ebf4:	bl	4028f0 <snprintf@plt>
  40ebf8:	cmp	w0, #0x9
  40ebfc:	adrp	x6, 429000 <ferror@plt+0x26210>
  40ec00:	b.le	40ec0c <ferror@plt+0xbe1c>
  40ec04:	mov	w0, #0x2b                  	// #43
  40ec08:	strb	w0, [sp, #200]
  40ec0c:	ldrsw	x2, [x20, #616]
  40ec10:	add	x4, x20, #0xbb8
  40ec14:	ldr	x3, [x6, #768]
  40ec18:	mov	x1, #0xa                   	// #10
  40ec1c:	add	x2, x2, x2, lsl #1
  40ec20:	add	x0, x25, x1
  40ec24:	ucvtf	s0, x3
  40ec28:	mov	x3, x4
  40ec2c:	lsl	x2, x2, #3
  40ec30:	add	x4, x4, x2
  40ec34:	ldr	s1, [x3, x2]
  40ec38:	ldr	x2, [x4, #8]
  40ec3c:	fdiv	s0, s0, s1
  40ec40:	fcvt	d0, s0
  40ec44:	bl	4028f0 <snprintf@plt>
  40ec48:	cmp	w0, #0x9
  40ec4c:	b.le	40ec58 <ferror@plt+0xbe68>
  40ec50:	mov	w0, #0x2b                  	// #43
  40ec54:	strb	w0, [sp, #210]
  40ec58:	ldrsw	x0, [x20, #616]
  40ec5c:	fcvt	d1, s8
  40ec60:	fcvt	d0, s9
  40ec64:	ldr	w4, [x19, #200]
  40ec68:	ldr	x2, [x22, #608]
  40ec6c:	add	x0, x0, x0, lsl #1
  40ec70:	ldr	x7, [x22, #616]
  40ec74:	add	x0, x20, x0, lsl #3
  40ec78:	add	x8, x25, #0xa
  40ec7c:	add	w1, w4, #0x2
  40ec80:	add	x5, sp, #0x310
  40ec84:	mov	x3, x25
  40ec88:	ldr	x6, [x0, #3016]
  40ec8c:	add	w4, w4, #0x4
  40ec90:	str	x8, [sp]
  40ec94:	adrp	x0, 411000 <ferror@plt+0xe210>
  40ec98:	str	w1, [sp, #8]
  40ec9c:	add	x0, x0, #0xac8
  40eca0:	str	x26, [sp, #16]
  40eca4:	mov	x1, x6
  40eca8:	bl	404408 <ferror@plt+0x1618>
  40ecac:	mov	x1, x0
  40ecb0:	mov	w0, #0x0                   	// #0
  40ecb4:	bl	4089d0 <ferror@plt+0x5be0>
  40ecb8:	ldp	d8, d9, [sp, #144]
  40ecbc:	ldr	d10, [sp, #160]
  40ecc0:	ldr	w3, [x19, #2204]
  40ecc4:	ldur	w2, [x19, #-216]
  40ecc8:	add	w3, w3, #0x2
  40eccc:	str	w3, [x19, #2204]
  40ecd0:	ldp	x27, x28, [sp, #128]
  40ecd4:	b	40e81c <ferror@plt+0xba2c>
  40ecd8:	ldr	w1, [x19, #420]
  40ecdc:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40ece0:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40ece4:	add	x22, x22, #0x818
  40ece8:	ldr	x0, [x0, #2040]
  40ecec:	cbz	w1, 40ef38 <ferror@plt+0xc148>
  40ecf0:	ldr	x1, [x22, #680]
  40ecf4:	ldp	w6, w5, [x19, #220]
  40ecf8:	ldp	w4, w3, [x19, #228]
  40ecfc:	ldr	w2, [x21, #20]
  40ed00:	bl	404408 <ferror@plt+0x1618>
  40ed04:	mov	x1, x0
  40ed08:	mov	w0, #0x0                   	// #0
  40ed0c:	bl	4089d0 <ferror@plt+0x5be0>
  40ed10:	ldr	w0, [x19, #2204]
  40ed14:	add	w0, w0, #0x1
  40ed18:	str	w0, [x19, #2204]
  40ed1c:	bl	4084e8 <ferror@plt+0x56f8>
  40ed20:	ldr	w0, [x21, #68]
  40ed24:	cbz	w0, 40f28c <ferror@plt+0xc49c>
  40ed28:	ldr	w4, [x25, #204]
  40ed2c:	tbz	w4, #22, 40f32c <ferror@plt+0xc53c>
  40ed30:	ldr	w3, [x20, #2992]
  40ed34:	tbnz	w3, #31, 40f334 <ferror@plt+0xc544>
  40ed38:	ldr	x2, [x22, #448]
  40ed3c:	add	x24, sp, #0x210
  40ed40:	mov	x1, #0x100                 	// #256
  40ed44:	mov	x0, x24
  40ed48:	bl	4028f0 <snprintf@plt>
  40ed4c:	adrp	x0, 429000 <ferror@plt+0x26210>
  40ed50:	ldrsw	x3, [x20, #2992]
  40ed54:	mov	x1, x24
  40ed58:	ldr	x2, [x0, #776]
  40ed5c:	ldr	x0, [x19, #2184]
  40ed60:	add	x2, x2, #0x1
  40ed64:	add	x2, x2, x3
  40ed68:	add	x2, x2, x2, lsl #2
  40ed6c:	add	x0, x0, x2, lsl #5
  40ed70:	bl	408cc8 <ferror@plt+0x5ed8>
  40ed74:	ldr	w2, [x19, #2204]
  40ed78:	ldr	w0, [x21, #48]
  40ed7c:	add	w3, w2, #0x1
  40ed80:	str	w3, [x19, #2204]
  40ed84:	cmp	w0, #0x0
  40ed88:	b.le	40f414 <ferror@plt+0xc624>
  40ed8c:	ldur	w2, [x19, #-216]
  40ed90:	mov	x26, #0x0                   	// #0
  40ed94:	ldr	w4, [x25, #204]
  40ed98:	stp	x27, x28, [sp, #128]
  40ed9c:	mov	w27, #0x0                   	// #0
  40eda0:	b	40edb4 <ferror@plt+0xbfc4>
  40eda4:	ldr	w0, [x21, #48]
  40eda8:	add	x26, x26, #0xa0
  40edac:	cmp	w27, w0
  40edb0:	b.ge	40f320 <ferror@plt+0xc530>  // b.tcont
  40edb4:	ldr	x5, [x19, #2184]
  40edb8:	add	w27, w27, #0x1
  40edbc:	ldr	w0, [x20, #2992]
  40edc0:	add	x5, x5, x26
  40edc4:	ldr	w1, [x5, #156]
  40edc8:	cmp	w1, w0
  40edcc:	b.ne	40eda4 <ferror@plt+0xbfb4>  // b.any
  40edd0:	mov	x0, x24
  40edd4:	add	w7, w3, #0x1
  40edd8:	sub	w6, w2, #0x1
  40eddc:	tst	x4, #0xffffff
  40ede0:	mov	x1, #0x100                 	// #256
  40ede4:	b.eq	40f320 <ferror@plt+0xc530>  // b.none
  40ede8:	cmp	w7, w6
  40edec:	b.ge	40f320 <ferror@plt+0xc530>  // b.tcont
  40edf0:	ldr	w3, [x5, #152]
  40edf4:	ldr	x2, [x22, #640]
  40edf8:	bl	4028f0 <snprintf@plt>
  40edfc:	ldr	x0, [x19, #2184]
  40ee00:	mov	x1, x24
  40ee04:	add	x0, x0, x26
  40ee08:	bl	408cc8 <ferror@plt+0x5ed8>
  40ee0c:	ldr	w3, [x19, #2204]
  40ee10:	ldur	w2, [x19, #-216]
  40ee14:	add	w3, w3, #0x1
  40ee18:	ldr	w4, [x25, #204]
  40ee1c:	str	w3, [x19, #2204]
  40ee20:	b	40eda4 <ferror@plt+0xbfb4>
  40ee24:	ldr	w0, [x20, #36]
  40ee28:	cbz	w0, 40ef40 <ferror@plt+0xc150>
  40ee2c:	tst	x4, #0x10
  40ee30:	adrp	x1, 411000 <ferror@plt+0xe210>
  40ee34:	add	x1, x1, #0xab8
  40ee38:	adrp	x22, 411000 <ferror@plt+0xe210>
  40ee3c:	add	x22, x22, #0xab0
  40ee40:	mov	w0, #0x0                   	// #0
  40ee44:	csel	x22, x22, x1, eq  // eq = none
  40ee48:	bl	402cb0 <sprint_uptime@plt>
  40ee4c:	mov	x2, x0
  40ee50:	add	x1, x25, #0x328
  40ee54:	mov	x0, x22
  40ee58:	bl	404408 <ferror@plt+0x1618>
  40ee5c:	mov	x1, x0
  40ee60:	mov	w0, #0x0                   	// #0
  40ee64:	bl	4089d0 <ferror@plt+0x5be0>
  40ee68:	ldr	w3, [x19, #2204]
  40ee6c:	ldur	w2, [x19, #-216]
  40ee70:	add	w3, w3, #0x1
  40ee74:	ldr	w4, [x25, #204]
  40ee78:	str	w3, [x19, #2204]
  40ee7c:	b	40e808 <ferror@plt+0xba18>
  40ee80:	mov	w3, w23
  40ee84:	cmp	w5, #0x0
  40ee88:	mov	x4, x21
  40ee8c:	add	w3, w3, #0x1
  40ee90:	mov	w2, #0x0                   	// #0
  40ee94:	sub	w1, w1, w24
  40ee98:	cinc	w2, w2, ne  // ne = any
  40ee9c:	add	x4, x4, #0x5b8
  40eea0:	cmp	w3, #0x4
  40eea4:	b.eq	40eec8 <ferror@plt+0xc0d8>  // b.none
  40eea8:	ldr	w0, [x4, #204]
  40eeac:	add	w3, w3, #0x1
  40eeb0:	add	x4, x4, #0x5b8
  40eeb4:	and	w5, w0, #0x10
  40eeb8:	cmp	w5, #0x0
  40eebc:	cinc	w2, w2, ne  // ne = any
  40eec0:	cmp	w3, #0x4
  40eec4:	b.ne	40eea8 <ferror@plt+0xc0b8>  // b.any
  40eec8:	ldr	w3, [x21, #208]
  40eecc:	cmp	w2, #0x0
  40eed0:	csel	w2, w2, w25, ne  // ne = any
  40eed4:	cbnz	w3, 40eee0 <ferror@plt+0xc0f0>
  40eed8:	sub	w3, w1, w2
  40eedc:	sdiv	w3, w3, w2
  40eee0:	str	w3, [x21, #344]
  40eee4:	mov	x0, x21
  40eee8:	bl	40e378 <ferror@plt+0xb588>
  40eeec:	add	w24, w24, w0
  40eef0:	ldr	w1, [x22, #924]
  40eef4:	b	40e904 <ferror@plt+0xbb14>
  40eef8:	adrp	x20, 428000 <ferror@plt+0x25210>
  40eefc:	add	x20, x20, #0x390
  40ef00:	bl	408290 <ferror@plt+0x54a0>
  40ef04:	ldr	w0, [x20, #2988]
  40ef08:	cmn	w0, #0x1
  40ef0c:	b.ne	40e7ac <ferror@plt+0xb9bc>  // b.any
  40ef10:	bl	4084e8 <ferror@plt+0x56f8>
  40ef14:	adrp	x19, 42a000 <kb_main_total@@LIBPROCPS_0+0xce8>
  40ef18:	bl	406870 <ferror@plt+0x3a80>
  40ef1c:	add	x19, x19, #0x428
  40ef20:	mov	w0, #0x49f0                	// #18928
  40ef24:	movk	w0, #0x2, lsl #16
  40ef28:	bl	402cd0 <usleep@plt>
  40ef2c:	add	x0, x19, #0x390
  40ef30:	bl	402840 <putp@plt>
  40ef34:	b	40e7d0 <ferror@plt+0xb9e0>
  40ef38:	ldr	x1, [x22, #672]
  40ef3c:	b	40ecf4 <ferror@plt+0xbf04>
  40ef40:	ldr	x22, [x21, #40]
  40ef44:	bl	402cb0 <sprint_uptime@plt>
  40ef48:	adrp	x3, 411000 <ferror@plt+0xe210>
  40ef4c:	mov	x2, x0
  40ef50:	mov	x1, x22
  40ef54:	add	x0, x3, #0xab0
  40ef58:	bl	404408 <ferror@plt+0x1618>
  40ef5c:	mov	x1, x0
  40ef60:	mov	w0, #0x0                   	// #0
  40ef64:	bl	4089d0 <ferror@plt+0x5be0>
  40ef68:	b	40ee68 <ferror@plt+0xc078>
  40ef6c:	ldrsw	x2, [x20, #616]
  40ef70:	add	x3, x20, #0xbb8
  40ef74:	adrp	x5, 429000 <ferror@plt+0x26210>
  40ef78:	adrp	x4, 429000 <ferror@plt+0x26210>
  40ef7c:	add	x25, sp, #0xc0
  40ef80:	mov	x1, #0xa                   	// #10
  40ef84:	add	x2, x2, x2, lsl #1
  40ef88:	mov	x0, x25
  40ef8c:	ldr	x24, [x5, #696]
  40ef90:	lsl	x2, x2, #3
  40ef94:	add	x5, x3, x2
  40ef98:	ldr	x4, [x4, #720]
  40ef9c:	ldr	s0, [x3, x2]
  40efa0:	ldr	x2, [x5, #8]
  40efa4:	add	x24, x24, x4
  40efa8:	fdiv	s0, s1, s0
  40efac:	fcvt	d0, s0
  40efb0:	bl	4028f0 <snprintf@plt>
  40efb4:	cmp	w0, #0x9
  40efb8:	b.le	40efc4 <ferror@plt+0xc1d4>
  40efbc:	mov	w0, #0x2b                  	// #43
  40efc0:	strb	w0, [sp, #200]
  40efc4:	ldrsw	x2, [x20, #616]
  40efc8:	adrp	x0, 429000 <ferror@plt+0x26210>
  40efcc:	add	x4, x20, #0xbb8
  40efd0:	mov	x1, #0xa                   	// #10
  40efd4:	ldr	x3, [x0, #752]
  40efd8:	add	x2, x2, x2, lsl #1
  40efdc:	add	x0, x25, x1
  40efe0:	lsl	x2, x2, #3
  40efe4:	ucvtf	s0, x3
  40efe8:	mov	x3, x4
  40efec:	add	x4, x4, x2
  40eff0:	ldr	s1, [x3, x2]
  40eff4:	ldr	x2, [x4, #8]
  40eff8:	fdiv	s0, s0, s1
  40effc:	fcvt	d0, s0
  40f000:	bl	4028f0 <snprintf@plt>
  40f004:	cmp	w0, #0x9
  40f008:	b.le	40f014 <ferror@plt+0xc224>
  40f00c:	mov	w0, #0x2b                  	// #43
  40f010:	strb	w0, [sp, #210]
  40f014:	ldrsw	x2, [x20, #616]
  40f018:	adrp	x0, 429000 <ferror@plt+0x26210>
  40f01c:	add	x4, x20, #0xbb8
  40f020:	mov	x1, #0xa                   	// #10
  40f024:	ldr	x3, [x0, #728]
  40f028:	add	x2, x2, x2, lsl #1
  40f02c:	add	x0, x25, #0x14
  40f030:	lsl	x2, x2, #3
  40f034:	ucvtf	s0, x3
  40f038:	mov	x3, x4
  40f03c:	add	x4, x4, x2
  40f040:	ldr	s1, [x3, x2]
  40f044:	ldr	x2, [x4, #8]
  40f048:	fdiv	s0, s0, s1
  40f04c:	fcvt	d0, s0
  40f050:	bl	4028f0 <snprintf@plt>
  40f054:	cmp	w0, #0x9
  40f058:	b.le	40f064 <ferror@plt+0xc274>
  40f05c:	mov	w0, #0x2b                  	// #43
  40f060:	strb	w0, [sp, #220]
  40f064:	ldrsw	x2, [x20, #616]
  40f068:	add	x3, x20, #0xbb8
  40f06c:	ucvtf	s0, x24
  40f070:	add	x0, x25, #0x1e
  40f074:	mov	x1, #0xa                   	// #10
  40f078:	add	x2, x2, x2, lsl #1
  40f07c:	lsl	x2, x2, #3
  40f080:	add	x4, x3, x2
  40f084:	ldr	s1, [x3, x2]
  40f088:	ldr	x2, [x4, #8]
  40f08c:	fdiv	s0, s0, s1
  40f090:	fcvt	d0, s0
  40f094:	bl	4028f0 <snprintf@plt>
  40f098:	cmp	w0, #0x9
  40f09c:	b.le	40f0a8 <ferror@plt+0xc2b8>
  40f0a0:	mov	w0, #0x2b                  	// #43
  40f0a4:	strb	w0, [sp, #230]
  40f0a8:	ldrsw	x2, [x20, #616]
  40f0ac:	adrp	x0, 429000 <ferror@plt+0x26210>
  40f0b0:	add	x4, x20, #0xbb8
  40f0b4:	mov	x1, #0xa                   	// #10
  40f0b8:	ldr	x3, [x0, #768]
  40f0bc:	add	x2, x2, x2, lsl #1
  40f0c0:	add	x0, x25, #0x28
  40f0c4:	lsl	x2, x2, #3
  40f0c8:	ucvtf	s0, x3
  40f0cc:	mov	x3, x4
  40f0d0:	add	x4, x4, x2
  40f0d4:	ldr	s1, [x3, x2]
  40f0d8:	ldr	x2, [x4, #8]
  40f0dc:	fdiv	s0, s0, s1
  40f0e0:	fcvt	d0, s0
  40f0e4:	bl	4028f0 <snprintf@plt>
  40f0e8:	cmp	w0, #0x9
  40f0ec:	b.le	40f0f8 <ferror@plt+0xc308>
  40f0f0:	mov	w0, #0x2b                  	// #43
  40f0f4:	strb	w0, [sp, #240]
  40f0f8:	ldrsw	x2, [x20, #616]
  40f0fc:	adrp	x0, 429000 <ferror@plt+0x26210>
  40f100:	add	x4, x20, #0xbb8
  40f104:	mov	x1, #0xa                   	// #10
  40f108:	ldr	x3, [x0, #744]
  40f10c:	add	x2, x2, x2, lsl #1
  40f110:	add	x0, x25, #0x32
  40f114:	lsl	x2, x2, #3
  40f118:	ucvtf	s0, x3
  40f11c:	mov	x3, x4
  40f120:	add	x4, x4, x2
  40f124:	ldr	s1, [x3, x2]
  40f128:	ldr	x2, [x4, #8]
  40f12c:	fdiv	s0, s0, s1
  40f130:	fcvt	d0, s0
  40f134:	bl	4028f0 <snprintf@plt>
  40f138:	cmp	w0, #0x9
  40f13c:	b.le	40f148 <ferror@plt+0xc358>
  40f140:	mov	w0, #0x2b                  	// #43
  40f144:	strb	w0, [sp, #250]
  40f148:	ldrsw	x2, [x20, #616]
  40f14c:	adrp	x0, 429000 <ferror@plt+0x26210>
  40f150:	add	x4, x20, #0xbb8
  40f154:	mov	x1, #0xa                   	// #10
  40f158:	ldr	x3, [x0, #712]
  40f15c:	add	x2, x2, x2, lsl #1
  40f160:	add	x0, x25, #0x3c
  40f164:	lsl	x2, x2, #3
  40f168:	ucvtf	s0, x3
  40f16c:	mov	x3, x4
  40f170:	add	x4, x4, x2
  40f174:	ldr	s1, [x3, x2]
  40f178:	ldr	x2, [x4, #8]
  40f17c:	fdiv	s0, s0, s1
  40f180:	fcvt	d0, s0
  40f184:	bl	4028f0 <snprintf@plt>
  40f188:	cmp	w0, #0x9
  40f18c:	b.le	40f198 <ferror@plt+0xc3a8>
  40f190:	mov	w0, #0x2b                  	// #43
  40f194:	strb	w0, [sp, #260]
  40f198:	ldrsw	x2, [x20, #616]
  40f19c:	adrp	x0, 429000 <ferror@plt+0x26210>
  40f1a0:	add	x4, x20, #0xbb8
  40f1a4:	mov	x1, #0xa                   	// #10
  40f1a8:	ldr	x3, [x0, #704]
  40f1ac:	add	x2, x2, x2, lsl #1
  40f1b0:	add	x0, x25, #0x46
  40f1b4:	lsl	x2, x2, #3
  40f1b8:	ucvtf	s0, x3
  40f1bc:	mov	x3, x4
  40f1c0:	add	x4, x4, x2
  40f1c4:	ldr	s1, [x3, x2]
  40f1c8:	ldr	x2, [x4, #8]
  40f1cc:	fdiv	s0, s0, s1
  40f1d0:	fcvt	d0, s0
  40f1d4:	bl	4028f0 <snprintf@plt>
  40f1d8:	cmp	w0, #0x9
  40f1dc:	b.le	40f1e8 <ferror@plt+0xc3f8>
  40f1e0:	mov	w0, #0x2b                  	// #43
  40f1e4:	strb	w0, [sp, #270]
  40f1e8:	ldrsw	x0, [x20, #616]
  40f1ec:	adrp	x3, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40f1f0:	ldr	x2, [x22, #608]
  40f1f4:	add	x8, x25, #0x46
  40f1f8:	add	x1, x0, x0, lsl #1
  40f1fc:	add	x9, x25, #0x3c
  40f200:	ldr	x0, [x3, #2000]
  40f204:	add	x1, x20, x1, lsl #3
  40f208:	ldr	x12, [x22, #616]
  40f20c:	add	x10, x25, #0x32
  40f210:	ldr	x7, [x1, #3016]
  40f214:	add	x11, x25, #0x28
  40f218:	add	x6, x25, #0x1e
  40f21c:	add	x5, x25, #0x14
  40f220:	add	x4, x25, #0xa
  40f224:	mov	x3, x25
  40f228:	stp	x12, x11, [sp]
  40f22c:	mov	x1, x7
  40f230:	stp	x10, x9, [sp, #16]
  40f234:	stp	x8, x2, [sp, #32]
  40f238:	bl	404408 <ferror@plt+0x1618>
  40f23c:	mov	x1, x0
  40f240:	mov	w0, #0x0                   	// #0
  40f244:	bl	4089d0 <ferror@plt+0x5be0>
  40f248:	b	40ecc0 <ferror@plt+0xbed0>
  40f24c:	ldr	x1, [x1, #2072]
  40f250:	str	x1, [x20, #3136]
  40f254:	ldr	x1, [x22, #8]
  40f258:	str	x1, [x20, #3064]
  40f25c:	ldr	x1, [x22, #16]
  40f260:	str	x1, [x20, #3016]
  40f264:	ldr	x1, [x22, #24]
  40f268:	str	x1, [x20, #3040]
  40f26c:	ldr	x1, [x22, #32]
  40f270:	str	x1, [x20, #3112]
  40f274:	ldr	x1, [x22, #40]
  40f278:	str	x1, [x20, #3088]
  40f27c:	b	40ea28 <ferror@plt+0xbc38>
  40f280:	movi	v1.2s, #0x0
  40f284:	fadd	s9, s0, s1
  40f288:	b	40eaa8 <ferror@plt+0xbcb8>
  40f28c:	ldr	w4, [x25, #204]
  40f290:	stp	x27, x28, [sp, #128]
  40f294:	ldr	w2, [x21, #48]
  40f298:	and	w27, w4, #0x8000
  40f29c:	tbnz	w4, #15, 40e9d4 <ferror@plt+0xbbe4>
  40f2a0:	cmp	w2, #0x0
  40f2a4:	add	x24, sp, #0x210
  40f2a8:	mov	x26, #0x0                   	// #0
  40f2ac:	b.gt	40f2cc <ferror@plt+0xc4dc>
  40f2b0:	b	40f400 <ferror@plt+0xc610>
  40f2b4:	sub	w1, w2, #0x1
  40f2b8:	cmp	w0, w1
  40f2bc:	b.ge	40f320 <ferror@plt+0xc530>  // b.tcont
  40f2c0:	ldr	w0, [x21, #48]
  40f2c4:	cmp	w27, w0
  40f2c8:	b.ge	40f320 <ferror@plt+0xc530>  // b.tcont
  40f2cc:	ldr	x3, [x19, #2184]
  40f2d0:	mov	x1, #0x100                 	// #256
  40f2d4:	ldr	x2, [x22, #640]
  40f2d8:	add	x3, x3, x26
  40f2dc:	mov	x0, x24
  40f2e0:	add	w27, w27, #0x1
  40f2e4:	ldr	w3, [x3, #152]
  40f2e8:	bl	4028f0 <snprintf@plt>
  40f2ec:	ldr	x0, [x19, #2184]
  40f2f0:	mov	x1, x24
  40f2f4:	add	x0, x0, x26
  40f2f8:	bl	408cc8 <ferror@plt+0x5ed8>
  40f2fc:	ldr	w0, [x19, #2204]
  40f300:	add	x26, x26, #0xa0
  40f304:	ldr	w4, [x25, #204]
  40f308:	add	w3, w0, #0x1
  40f30c:	str	w3, [x19, #2204]
  40f310:	ldur	w2, [x19, #-216]
  40f314:	add	w0, w0, #0x2
  40f318:	tst	x4, #0xffffff
  40f31c:	b.ne	40f2b4 <ferror@plt+0xc4c4>  // b.any
  40f320:	ldp	x27, x28, [sp, #128]
  40f324:	tbz	w4, #12, 40e81c <ferror@plt+0xba2c>
  40f328:	b	40ea04 <ferror@plt+0xbc14>
  40f32c:	stp	x27, x28, [sp, #128]
  40f330:	b	40f294 <ferror@plt+0xc4a4>
  40f334:	stp	x27, x28, [sp, #128]
  40f338:	adrp	x27, 429000 <ferror@plt+0x26210>
  40f33c:	ldr	x2, [x27, #776]
  40f340:	ldr	x1, [x22, #624]
  40f344:	ldr	x0, [x19, #2184]
  40f348:	add	x2, x2, x2, lsl #2
  40f34c:	add	x0, x0, x2, lsl #5
  40f350:	bl	408cc8 <ferror@plt+0x5ed8>
  40f354:	ldr	w2, [x19, #2204]
  40f358:	ldr	w0, [x21, #68]
  40f35c:	add	w3, w2, #0x1
  40f360:	str	w3, [x19, #2204]
  40f364:	ldur	w2, [x19, #-216]
  40f368:	cmp	w0, #0x0
  40f36c:	b.le	40e9f8 <ferror@plt+0xbc08>
  40f370:	ldr	w4, [x25, #204]
  40f374:	add	x27, x27, #0x308
  40f378:	mov	x26, #0x0                   	// #0
  40f37c:	b	40f390 <ferror@plt+0xc5a0>
  40f380:	ldr	w0, [x21, #68]
  40f384:	add	x26, x26, #0x1
  40f388:	cmp	w0, w26
  40f38c:	b.le	40f320 <ferror@plt+0xc530>
  40f390:	ldr	x1, [x27]
  40f394:	add	w5, w3, #0x1
  40f398:	ldr	x24, [x19, #2184]
  40f39c:	add	x1, x1, #0x1
  40f3a0:	add	x1, x1, x26
  40f3a4:	sub	w0, w2, #0x1
  40f3a8:	tst	x4, #0xffffff
  40f3ac:	add	x1, x1, x1, lsl #2
  40f3b0:	add	x24, x24, x1, lsl #5
  40f3b4:	b.eq	40f320 <ferror@plt+0xc530>  // b.none
  40f3b8:	cmp	w5, w0
  40f3bc:	b.ge	40f320 <ferror@plt+0xc530>  // b.tcont
  40f3c0:	ldr	w0, [x24, #152]
  40f3c4:	cbz	w0, 40f380 <ferror@plt+0xc590>
  40f3c8:	ldr	x2, [x22, #448]
  40f3cc:	mov	w3, w26
  40f3d0:	mov	x1, #0x100                 	// #256
  40f3d4:	add	x0, sp, #0x210
  40f3d8:	bl	4028f0 <snprintf@plt>
  40f3dc:	add	x1, sp, #0x210
  40f3e0:	mov	x0, x24
  40f3e4:	bl	408cc8 <ferror@plt+0x5ed8>
  40f3e8:	ldr	w3, [x19, #2204]
  40f3ec:	ldur	w2, [x19, #-216]
  40f3f0:	add	w3, w3, #0x1
  40f3f4:	ldr	w4, [x25, #204]
  40f3f8:	str	w3, [x19, #2204]
  40f3fc:	b	40f380 <ferror@plt+0xc590>
  40f400:	ldur	w2, [x19, #-216]
  40f404:	ldr	w3, [x19, #2204]
  40f408:	ldp	x27, x28, [sp, #128]
  40f40c:	tbz	w4, #12, 40e81c <ferror@plt+0xba2c>
  40f410:	b	40ea04 <ferror@plt+0xbc14>
  40f414:	ldr	w4, [x25, #204]
  40f418:	ldur	w2, [x19, #-216]
  40f41c:	tbz	w4, #12, 40e81c <ferror@plt+0xba2c>
  40f420:	b	40ea04 <ferror@plt+0xbc14>
  40f424:	nop
  40f428:	stp	x29, x30, [sp, #-208]!
  40f42c:	sub	w1, w0, #0x26
  40f430:	cmp	w1, #0x62
  40f434:	mov	x29, sp
  40f438:	stp	x19, x20, [sp, #16]
  40f43c:	adrp	x19, 429000 <ferror@plt+0x26210>
  40f440:	add	x19, x19, #0x328
  40f444:	ldr	x20, [x19, #8]
  40f448:	b.hi	40f530 <ferror@plt+0xc740>  // b.pmore
  40f44c:	adrp	x2, 411000 <ferror@plt+0xe210>
  40f450:	add	x2, x2, #0xf94
  40f454:	ldrh	w1, [x2, w1, uxtw #1]
  40f458:	adr	x2, 40f464 <ferror@plt+0xc674>
  40f45c:	add	x1, x2, w1, sxth #2
  40f460:	br	x1
  40f464:	adrp	x1, 428000 <ferror@plt+0x25210>
  40f468:	ldr	w1, [x1, #948]
  40f46c:	cbz	w1, 40f478 <ferror@plt+0xc688>
  40f470:	ldr	w1, [x20, #204]
  40f474:	tbz	w1, #4, 40f824 <ferror@plt+0xca34>
  40f478:	stp	x21, x22, [sp, #32]
  40f47c:	cmp	w0, #0x26
  40f480:	b.eq	40f94c <ferror@plt+0xcb5c>  // b.none
  40f484:	cmp	w0, #0x4c
  40f488:	b.eq	40f9a0 <ferror@plt+0xcbb0>  // b.none
  40f48c:	ldr	x21, [x20, #1424]
  40f490:	ldrb	w0, [x21]
  40f494:	cbz	w0, 40f8d4 <ferror@plt+0xcae4>
  40f498:	ldr	w0, [x20, #204]
  40f49c:	stp	x23, x24, [sp, #48]
  40f4a0:	adrp	x24, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  40f4a4:	ldr	w1, [x19, #20]
  40f4a8:	ldr	w22, [x20, #364]
  40f4ac:	orr	w0, w0, #0x10000
  40f4b0:	str	w0, [x20, #204]
  40f4b4:	add	x24, x24, #0x528
  40f4b8:	cmp	w22, w1
  40f4bc:	b.ge	40f8f4 <ferror@plt+0xcb04>  // b.tcont
  40f4c0:	adrp	x24, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  40f4c4:	sbfiz	x23, x22, #3, #32
  40f4c8:	add	x24, x24, #0x528
  40f4cc:	str	x25, [sp, #64]
  40f4d0:	mov	w25, #0x1                   	// #1
  40f4d4:	ldr	x1, [x20, #1440]
  40f4d8:	mov	x0, x20
  40f4dc:	ldr	x1, [x1, x23]
  40f4e0:	bl	40ca20 <ferror@plt+0x9c30>
  40f4e4:	ldrb	w1, [x0]
  40f4e8:	mov	x21, x0
  40f4ec:	ldr	x20, [x19, #8]
  40f4f0:	cbz	w1, 40f8dc <ferror@plt+0xcaec>
  40f4f4:	ldr	x1, [x20, #1424]
  40f4f8:	ldrb	w2, [x1]
  40f4fc:	cbz	w2, 40f8dc <ferror@plt+0xcaec>
  40f500:	bl	402cc0 <strstr@plt>
  40f504:	cbz	x0, 40f8dc <ferror@plt+0xcaec>
  40f508:	cmp	w0, w21
  40f50c:	b.mi	40f8dc <ferror@plt+0xcaec>  // b.first
  40f510:	ldr	w0, [x20, #364]
  40f514:	str	w25, [x24, #928]
  40f518:	cmp	w0, w22
  40f51c:	b.eq	40f8dc <ferror@plt+0xcaec>  // b.none
  40f520:	ldp	x23, x24, [sp, #48]
  40f524:	ldr	x25, [sp, #64]
  40f528:	str	w22, [x20, #364]
  40f52c:	ldp	x21, x22, [sp, #32]
  40f530:	ldp	x19, x20, [sp, #16]
  40f534:	ldp	x29, x30, [sp], #208
  40f538:	ret
  40f53c:	adrp	x1, 428000 <ferror@plt+0x25210>
  40f540:	ldr	w1, [x1, #948]
  40f544:	cbz	w1, 40f55c <ferror@plt+0xc76c>
  40f548:	bl	4090a0 <ferror@plt+0x62b0>
  40f54c:	b	40f530 <ferror@plt+0xc740>
  40f550:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f554:	ldr	w0, [x0, #948]
  40f558:	cbnz	w0, 40f874 <ferror@plt+0xca84>
  40f55c:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40f560:	ldr	x0, [x0, #2240]
  40f564:	bl	409968 <ferror@plt+0x6b78>
  40f568:	ldp	x19, x20, [sp, #16]
  40f56c:	ldp	x29, x30, [sp], #208
  40f570:	ret
  40f574:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f578:	ldr	w1, [x20, #204]
  40f57c:	ldr	w0, [x0, #948]
  40f580:	cbnz	w0, 40f8c8 <ferror@plt+0xcad8>
  40f584:	tbz	w1, #5, 40f530 <ferror@plt+0xc740>
  40f588:	ldr	w0, [x19, #20]
  40f58c:	ldr	w1, [x20, #364]
  40f590:	sub	w0, w0, #0x1
  40f594:	cmp	w1, w0
  40f598:	b.ge	40f530 <ferror@plt+0xc740>  // b.tcont
  40f59c:	add	w1, w1, #0x1
  40f5a0:	str	w1, [x20, #364]
  40f5a4:	b	40f530 <ferror@plt+0xc740>
  40f5a8:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f5ac:	add	x0, x0, #0x390
  40f5b0:	ldr	w1, [x0, #36]
  40f5b4:	cbnz	w1, 40f864 <ferror@plt+0xca74>
  40f5b8:	ldr	w1, [x20, #368]
  40f5bc:	cbz	w1, 40f5d8 <ferror@plt+0xc7e8>
  40f5c0:	ldr	w2, [x20, #348]
  40f5c4:	cmp	w2, #0x1
  40f5c8:	b.eq	40fa10 <ferror@plt+0xcc20>  // b.none
  40f5cc:	cmp	w2, #0x3
  40f5d0:	b.eq	40fa30 <ferror@plt+0xcc40>  // b.none
  40f5d4:	nop
  40f5d8:	ldr	w0, [x20, #356]
  40f5dc:	cmp	w0, #0x0
  40f5e0:	b.le	40f530 <ferror@plt+0xc740>
  40f5e4:	sub	w1, w0, #0x1
  40f5e8:	str	w1, [x20, #356]
  40f5ec:	sub	w0, w0, #0x3
  40f5f0:	ldrb	w2, [x20, w1, sxtw]
  40f5f4:	cmp	w2, #0x3a
  40f5f8:	csel	w0, w0, w1, hi  // hi = pmore
  40f5fc:	str	w0, [x20, #356]
  40f600:	b	40f530 <ferror@plt+0xc740>
  40f604:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f608:	add	x0, x0, #0x390
  40f60c:	ldr	w1, [x0, #36]
  40f610:	cbnz	w1, 40f82c <ferror@plt+0xca3c>
  40f614:	ldr	w1, [x20, #348]
  40f618:	cmp	w1, #0x1
  40f61c:	b.eq	40f924 <ferror@plt+0xcb34>  // b.none
  40f620:	cmp	w1, #0x3
  40f624:	b.eq	40f96c <ferror@plt+0xcb7c>  // b.none
  40f628:	ldr	w0, [x20, #356]
  40f62c:	ldr	w2, [x20, #352]
  40f630:	add	w1, w0, #0x1
  40f634:	cmp	w1, w2
  40f638:	b.ge	40f530 <ferror@plt+0xc740>  // b.tcont
  40f63c:	ldrb	w3, [x20, w0, sxtw]
  40f640:	cmp	w3, #0x3a
  40f644:	b.ls	40f998 <ferror@plt+0xcba8>  // b.plast
  40f648:	add	w1, w0, #0x3
  40f64c:	cmp	w2, w1
  40f650:	csel	w0, w0, w1, le
  40f654:	str	w0, [x20, #356]
  40f658:	b	40f530 <ferror@plt+0xc740>
  40f65c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f660:	ldr	w0, [x0, #948]
  40f664:	cbnz	w0, 40f81c <ferror@plt+0xca2c>
  40f668:	ldr	w0, [x20, #364]
  40f66c:	cmp	w0, #0x0
  40f670:	b.le	40f530 <ferror@plt+0xc740>
  40f674:	ldr	w1, [x20, #344]
  40f678:	sub	w1, w1, #0x1
  40f67c:	subs	w0, w0, w1
  40f680:	csel	w0, w0, wzr, pl  // pl = nfrst
  40f684:	str	w0, [x20, #364]
  40f688:	b	40f530 <ferror@plt+0xc740>
  40f68c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f690:	ldr	w0, [x0, #948]
  40f694:	cbnz	w0, 40f848 <ferror@plt+0xca58>
  40f698:	ldr	w2, [x19, #20]
  40f69c:	ldr	w3, [x20, #364]
  40f6a0:	sub	w1, w2, #0x1
  40f6a4:	cmp	w3, w1
  40f6a8:	b.ge	40f530 <ferror@plt+0xc740>  // b.tcont
  40f6ac:	ldr	w0, [x20, #344]
  40f6b0:	sub	w0, w0, #0x1
  40f6b4:	add	w0, w0, w3
  40f6b8:	cmp	w2, w0
  40f6bc:	b.le	40f990 <ferror@plt+0xcba0>
  40f6c0:	mov	w1, w0
  40f6c4:	str	w0, [x20, #364]
  40f6c8:	tbz	w1, #31, 40f530 <ferror@plt+0xc740>
  40f6cc:	str	wzr, [x20, #364]
  40f6d0:	b	40f530 <ferror@plt+0xc740>
  40f6d4:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f6d8:	ldr	w0, [x0, #948]
  40f6dc:	cbnz	w0, 40f83c <ferror@plt+0xca4c>
  40f6e0:	add	x0, x20, #0x200
  40f6e4:	str	wzr, [x20, #356]
  40f6e8:	stur	xzr, [x0, #-148]
  40f6ec:	b	40f530 <ferror@plt+0xc740>
  40f6f0:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f6f4:	ldr	w1, [x20, #204]
  40f6f8:	ldr	w0, [x0, #948]
  40f6fc:	cbnz	w0, 40f8bc <ferror@plt+0xcacc>
  40f700:	tbz	w1, #5, 40f530 <ferror@plt+0xc740>
  40f704:	ldr	w0, [x20, #364]
  40f708:	cmp	w0, #0x0
  40f70c:	b.le	40f530 <ferror@plt+0xc740>
  40f710:	sub	w0, w0, #0x1
  40f714:	str	w0, [x20, #364]
  40f718:	b	40f530 <ferror@plt+0xc740>
  40f71c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f720:	ldr	w0, [x0, #948]
  40f724:	cbz	w0, 40f55c <ferror@plt+0xc76c>
  40f728:	mov	x0, x20
  40f72c:	nop
  40f730:	ldr	w1, [x0, #204]
  40f734:	eor	w1, w1, #0x10
  40f738:	str	w1, [x0, #204]
  40f73c:	ldr	x0, [x0, #1448]
  40f740:	cmp	x20, x0
  40f744:	b.ne	40f730 <ferror@plt+0xc940>  // b.any
  40f748:	b	40f530 <ferror@plt+0xc740>
  40f74c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f750:	add	x0, x0, #0x390
  40f754:	ldr	w1, [x0, #36]
  40f758:	cmp	w1, #0x0
  40f75c:	cset	w1, eq  // eq = none
  40f760:	str	w1, [x0, #36]
  40f764:	b	40f530 <ferror@plt+0xc740>
  40f768:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f76c:	ldr	w0, [x0, #948]
  40f770:	cbnz	w0, 40f858 <ferror@plt+0xca68>
  40f774:	ldr	w0, [x19, #20]
  40f778:	ldr	w2, [x20, #344]
  40f77c:	ldr	w1, [x20, #360]
  40f780:	sub	w0, w0, w2
  40f784:	str	w1, [x20, #356]
  40f788:	adds	w0, w0, #0x1
  40f78c:	str	wzr, [x20, #368]
  40f790:	csel	w0, w0, wzr, pl  // pl = nfrst
  40f794:	str	w0, [x20, #364]
  40f798:	b	40f530 <ferror@plt+0xc740>
  40f79c:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f7a0:	ldr	w0, [x0, #948]
  40f7a4:	cbz	w0, 40f55c <ferror@plt+0xc76c>
  40f7a8:	ldr	w0, [x20, #204]
  40f7ac:	eor	w0, w0, #0x10
  40f7b0:	str	w0, [x20, #204]
  40f7b4:	b	40f530 <ferror@plt+0xc740>
  40f7b8:	mov	x0, x20
  40f7bc:	bl	404c80 <ferror@plt+0x1e90>
  40f7c0:	b	40f530 <ferror@plt+0xc740>
  40f7c4:	adrp	x0, 428000 <ferror@plt+0x25210>
  40f7c8:	mov	x19, x20
  40f7cc:	ldr	w0, [x0, #948]
  40f7d0:	cbz	w0, 40f55c <ferror@plt+0xc76c>
  40f7d4:	nop
  40f7d8:	ldr	w1, [x19, #204]
  40f7dc:	mov	x0, x19
  40f7e0:	and	w1, w1, #0xfffffffe
  40f7e4:	str	w1, [x19, #204]
  40f7e8:	bl	404c80 <ferror@plt+0x1e90>
  40f7ec:	ldr	x19, [x19, #1448]
  40f7f0:	cmp	x20, x19
  40f7f4:	b.eq	40f530 <ferror@plt+0xc740>  // b.none
  40f7f8:	ldr	w1, [x19, #204]
  40f7fc:	mov	x0, x19
  40f800:	and	w1, w1, #0xfffffffe
  40f804:	str	w1, [x19, #204]
  40f808:	bl	404c80 <ferror@plt+0x1e90>
  40f80c:	ldr	x19, [x19, #1448]
  40f810:	cmp	x20, x19
  40f814:	b.ne	40f7d8 <ferror@plt+0xc9e8>  // b.any
  40f818:	b	40f530 <ferror@plt+0xc740>
  40f81c:	ldr	w0, [x20, #204]
  40f820:	tbnz	w0, #4, 40f668 <ferror@plt+0xc878>
  40f824:	bl	409a30 <ferror@plt+0x6c40>
  40f828:	b	40f530 <ferror@plt+0xc740>
  40f82c:	ldr	w1, [x20, #204]
  40f830:	tbnz	w1, #4, 40f614 <ferror@plt+0xc824>
  40f834:	bl	409a30 <ferror@plt+0x6c40>
  40f838:	b	40f530 <ferror@plt+0xc740>
  40f83c:	ldr	w0, [x20, #204]
  40f840:	tbnz	w0, #4, 40f6e0 <ferror@plt+0xc8f0>
  40f844:	b	40f824 <ferror@plt+0xca34>
  40f848:	ldr	w0, [x20, #204]
  40f84c:	tbnz	w0, #4, 40f698 <ferror@plt+0xc8a8>
  40f850:	bl	409a30 <ferror@plt+0x6c40>
  40f854:	b	40f530 <ferror@plt+0xc740>
  40f858:	ldr	w0, [x20, #204]
  40f85c:	tbnz	w0, #4, 40f774 <ferror@plt+0xc984>
  40f860:	b	40f824 <ferror@plt+0xca34>
  40f864:	ldr	w1, [x20, #204]
  40f868:	tbnz	w1, #4, 40f5b8 <ferror@plt+0xc7c8>
  40f86c:	bl	409a30 <ferror@plt+0x6c40>
  40f870:	b	40f530 <ferror@plt+0xc740>
  40f874:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40f878:	add	x1, x20, #0xec
  40f87c:	ldr	x0, [x0, #2480]
  40f880:	bl	404408 <ferror@plt+0x1618>
  40f884:	bl	409138 <ferror@plt+0x6348>
  40f888:	mov	x1, x0
  40f88c:	mov	x2, #0x80                  	// #128
  40f890:	add	x0, sp, #0x50
  40f894:	bl	402d20 <strncpy@plt>
  40f898:	strb	wzr, [sp, #207]
  40f89c:	ldrb	w0, [sp, #80]
  40f8a0:	cmp	w0, #0x0
  40f8a4:	ccmp	w0, #0x1b, #0x4, ne  // ne = any
  40f8a8:	b.eq	40f530 <ferror@plt+0xc740>  // b.none
  40f8ac:	add	x1, sp, #0x50
  40f8b0:	mov	x0, x20
  40f8b4:	bl	404550 <ferror@plt+0x1760>
  40f8b8:	b	40f530 <ferror@plt+0xc740>
  40f8bc:	tbnz	w1, #4, 40f700 <ferror@plt+0xc910>
  40f8c0:	bl	409a30 <ferror@plt+0x6c40>
  40f8c4:	b	40f530 <ferror@plt+0xc740>
  40f8c8:	tbnz	w1, #4, 40f584 <ferror@plt+0xc794>
  40f8cc:	bl	409a30 <ferror@plt+0x6c40>
  40f8d0:	b	40f530 <ferror@plt+0xc740>
  40f8d4:	ldp	x21, x22, [sp, #32]
  40f8d8:	b	40f530 <ferror@plt+0xc740>
  40f8dc:	ldr	w0, [x19, #20]
  40f8e0:	add	w22, w22, #0x1
  40f8e4:	add	x23, x23, #0x8
  40f8e8:	cmp	w22, w0
  40f8ec:	b.lt	40f4d4 <ferror@plt+0xc6e4>  // b.tstop
  40f8f0:	ldr	x25, [sp, #64]
  40f8f4:	adrp	x1, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40f8f8:	ldr	w2, [x24, #928]
  40f8fc:	add	x1, x1, #0x818
  40f900:	ldr	x0, [x1, #288]
  40f904:	cbz	w2, 40fa68 <ferror@plt+0xcc78>
  40f908:	ldr	x1, [x1, #632]
  40f90c:	ldr	x2, [x20, #1424]
  40f910:	bl	404408 <ferror@plt+0x1618>
  40f914:	bl	409968 <ferror@plt+0x6b78>
  40f918:	ldp	x21, x22, [sp, #32]
  40f91c:	ldp	x23, x24, [sp, #48]
  40f920:	b	40f530 <ferror@plt+0xc740>
  40f924:	ldrb	w1, [x20, #100]
  40f928:	add	x0, x0, x1, lsl #5
  40f92c:	ldr	w0, [x0, #1128]
  40f930:	cmn	w0, #0x1
  40f934:	b.ne	40f628 <ferror@plt+0xc838>  // b.any
  40f938:	ldr	w0, [x20, #368]
  40f93c:	adds	w0, w0, #0x8
  40f940:	csel	w0, w0, wzr, pl  // pl = nfrst
  40f944:	str	w0, [x20, #368]
  40f948:	b	40f530 <ferror@plt+0xc740>
  40f94c:	ldr	x0, [x20, #1424]
  40f950:	ldrb	w0, [x0]
  40f954:	cbnz	w0, 40f498 <ferror@plt+0xc6a8>
  40f958:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40f95c:	ldr	x0, [x0, #2368]
  40f960:	bl	409968 <ferror@plt+0x6b78>
  40f964:	ldp	x21, x22, [sp, #32]
  40f968:	b	40f530 <ferror@plt+0xc740>
  40f96c:	ldrb	w1, [x20, #100]
  40f970:	cmp	w1, #0x3b
  40f974:	b.ne	40f628 <ferror@plt+0xc838>  // b.any
  40f978:	ldrb	w1, [x20, #101]
  40f97c:	add	x0, x0, x1, lsl #5
  40f980:	ldr	w0, [x0, #1128]
  40f984:	cmn	w0, #0x1
  40f988:	b.ne	40f628 <ferror@plt+0xc838>  // b.any
  40f98c:	b	40f938 <ferror@plt+0xcb48>
  40f990:	str	w1, [x20, #364]
  40f994:	b	40f6c8 <ferror@plt+0xc8d8>
  40f998:	str	w1, [x20, #356]
  40f99c:	b	40f530 <ferror@plt+0xc740>
  40f9a0:	adrp	x0, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40f9a4:	ldr	x0, [x0, #2392]
  40f9a8:	bl	409138 <ferror@plt+0x6348>
  40f9ac:	mov	x3, x0
  40f9b0:	ldrb	w0, [x0]
  40f9b4:	cmp	w0, #0x1b
  40f9b8:	b.eq	40f8d4 <ferror@plt+0xcae4>  // b.none
  40f9bc:	ldr	x0, [x19, #8]
  40f9c0:	mov	x1, #0x100                 	// #256
  40f9c4:	adrp	x2, 412000 <ferror@plt+0xf210>
  40f9c8:	add	x2, x2, #0xb60
  40f9cc:	stp	x23, x24, [sp, #48]
  40f9d0:	adrp	x24, 42b000 <kb_main_total@@LIBPROCPS_0+0x1ce8>
  40f9d4:	ldr	x0, [x0, #1424]
  40f9d8:	bl	4028f0 <snprintf@plt>
  40f9dc:	ldr	x20, [x19, #8]
  40f9e0:	ldr	x21, [x20, #1424]
  40f9e4:	mov	x0, x21
  40f9e8:	bl	402780 <strlen@plt>
  40f9ec:	str	w0, [x20, #1432]
  40f9f0:	str	wzr, [x24, #2248]
  40f9f4:	ldrb	w0, [x21]
  40f9f8:	cbz	w0, 40fa54 <ferror@plt+0xcc64>
  40f9fc:	ldr	w0, [x20, #204]
  40fa00:	ldp	x23, x24, [sp, #48]
  40fa04:	orr	w0, w0, #0x100000
  40fa08:	str	w0, [x20, #204]
  40fa0c:	b	40f490 <ferror@plt+0xc6a0>
  40fa10:	ldrb	w2, [x20, #100]
  40fa14:	add	x0, x0, x2, lsl #5
  40fa18:	ldr	w0, [x0, #1128]
  40fa1c:	cmn	w0, #0x1
  40fa20:	b.ne	40f5d8 <ferror@plt+0xc7e8>  // b.any
  40fa24:	sub	w1, w1, #0x8
  40fa28:	str	w1, [x20, #368]
  40fa2c:	b	40f530 <ferror@plt+0xc740>
  40fa30:	ldrb	w2, [x20, #100]
  40fa34:	cmp	w2, #0x3b
  40fa38:	b.ne	40f5d8 <ferror@plt+0xc7e8>  // b.any
  40fa3c:	ldrb	w2, [x20, #101]
  40fa40:	add	x0, x0, x2, lsl #5
  40fa44:	ldr	w0, [x0, #1128]
  40fa48:	cmn	w0, #0x1
  40fa4c:	b.ne	40f5d8 <ferror@plt+0xc7e8>  // b.any
  40fa50:	b	40fa24 <ferror@plt+0xcc34>
  40fa54:	ldr	w0, [x20, #204]
  40fa58:	ldp	x23, x24, [sp, #48]
  40fa5c:	and	w0, w0, #0xffefffff
  40fa60:	str	w0, [x20, #204]
  40fa64:	b	40f490 <ferror@plt+0xc6a0>
  40fa68:	adrp	x1, 415000 <ferror@plt+0x12210>
  40fa6c:	add	x1, x1, #0x3d0
  40fa70:	b	40f90c <ferror@plt+0xcb1c>
  40fa74:	nop
  40fa78:	stp	x29, x30, [sp, #-48]!
  40fa7c:	adrp	x1, 415000 <ferror@plt+0x12210>
  40fa80:	mov	w0, #0x6                   	// #6
  40fa84:	mov	x29, sp
  40fa88:	add	x1, x1, #0x3d0
  40fa8c:	stp	x19, x20, [sp, #16]
  40fa90:	adrp	x19, 412000 <ferror@plt+0xf210>
  40fa94:	stp	x21, x22, [sp, #32]
  40fa98:	bl	402de0 <setlocale@plt>
  40fa9c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40faa0:	add	x1, x1, #0x3e8
  40faa4:	add	x19, x19, #0x400
  40faa8:	mov	x0, x19
  40faac:	bl	4029d0 <bindtextdomain@plt>
  40fab0:	mov	x0, x19
  40fab4:	adrp	x22, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40fab8:	bl	402b50 <textdomain@plt>
  40fabc:	add	x19, x22, #0x818
  40fac0:	mov	w2, #0x5                   	// #5
  40fac4:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fac8:	mov	x0, #0x0                   	// #0
  40facc:	add	x1, x1, #0x410
  40fad0:	bl	402ce0 <dcgettext@plt>
  40fad4:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40fad8:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fadc:	add	x21, x2, #0xd28
  40fae0:	add	x1, x1, #0x418
  40fae4:	str	x0, [x2, #3368]
  40fae8:	mov	w2, #0x5                   	// #5
  40faec:	mov	x0, #0x0                   	// #0
  40faf0:	bl	402ce0 <dcgettext@plt>
  40faf4:	adrp	x2, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  40faf8:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fafc:	add	x20, x2, #0xb58
  40fb00:	add	x1, x1, #0x428
  40fb04:	str	x0, [x2, #2904]
  40fb08:	mov	w2, #0x5                   	// #5
  40fb0c:	mov	x0, #0x0                   	// #0
  40fb10:	bl	402ce0 <dcgettext@plt>
  40fb14:	mov	x3, x0
  40fb18:	mov	w2, #0x5                   	// #5
  40fb1c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fb20:	mov	x0, #0x0                   	// #0
  40fb24:	add	x1, x1, #0x430
  40fb28:	str	x3, [x21, #8]
  40fb2c:	bl	402ce0 <dcgettext@plt>
  40fb30:	mov	x3, x0
  40fb34:	mov	w2, #0x5                   	// #5
  40fb38:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fb3c:	mov	x0, #0x0                   	// #0
  40fb40:	add	x1, x1, #0x448
  40fb44:	str	x3, [x20, #8]
  40fb48:	bl	402ce0 <dcgettext@plt>
  40fb4c:	mov	x3, x0
  40fb50:	mov	w2, #0x5                   	// #5
  40fb54:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fb58:	mov	x0, #0x0                   	// #0
  40fb5c:	add	x1, x1, #0x450
  40fb60:	str	x3, [x21, #16]
  40fb64:	bl	402ce0 <dcgettext@plt>
  40fb68:	mov	x3, x0
  40fb6c:	mov	w2, #0x5                   	// #5
  40fb70:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fb74:	mov	x0, #0x0                   	// #0
  40fb78:	add	x1, x1, #0x468
  40fb7c:	str	x3, [x20, #16]
  40fb80:	bl	402ce0 <dcgettext@plt>
  40fb84:	mov	x3, x0
  40fb88:	mov	w2, #0x5                   	// #5
  40fb8c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fb90:	mov	x0, #0x0                   	// #0
  40fb94:	add	x1, x1, #0x470
  40fb98:	str	x3, [x21, #24]
  40fb9c:	bl	402ce0 <dcgettext@plt>
  40fba0:	mov	x3, x0
  40fba4:	mov	w2, #0x5                   	// #5
  40fba8:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fbac:	mov	x0, #0x0                   	// #0
  40fbb0:	add	x1, x1, #0x488
  40fbb4:	str	x3, [x20, #24]
  40fbb8:	bl	402ce0 <dcgettext@plt>
  40fbbc:	mov	x3, x0
  40fbc0:	mov	w2, #0x5                   	// #5
  40fbc4:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fbc8:	mov	x0, #0x0                   	// #0
  40fbcc:	add	x1, x1, #0x490
  40fbd0:	str	x3, [x21, #32]
  40fbd4:	bl	402ce0 <dcgettext@plt>
  40fbd8:	mov	x3, x0
  40fbdc:	mov	w2, #0x5                   	// #5
  40fbe0:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fbe4:	mov	x0, #0x0                   	// #0
  40fbe8:	add	x1, x1, #0x4a0
  40fbec:	str	x3, [x20, #32]
  40fbf0:	bl	402ce0 <dcgettext@plt>
  40fbf4:	mov	x3, x0
  40fbf8:	mov	w2, #0x5                   	// #5
  40fbfc:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fc00:	mov	x0, #0x0                   	// #0
  40fc04:	add	x1, x1, #0x4a8
  40fc08:	str	x3, [x21, #40]
  40fc0c:	bl	402ce0 <dcgettext@plt>
  40fc10:	mov	x3, x0
  40fc14:	mov	w2, #0x5                   	// #5
  40fc18:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fc1c:	mov	x0, #0x0                   	// #0
  40fc20:	add	x1, x1, #0x4b8
  40fc24:	str	x3, [x20, #40]
  40fc28:	bl	402ce0 <dcgettext@plt>
  40fc2c:	mov	x3, x0
  40fc30:	mov	w2, #0x5                   	// #5
  40fc34:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fc38:	mov	x0, #0x0                   	// #0
  40fc3c:	add	x1, x1, #0x4c0
  40fc40:	str	x3, [x21, #48]
  40fc44:	bl	402ce0 <dcgettext@plt>
  40fc48:	mov	x3, x0
  40fc4c:	mov	w2, #0x5                   	// #5
  40fc50:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fc54:	mov	x0, #0x0                   	// #0
  40fc58:	add	x1, x1, #0x4d0
  40fc5c:	str	x3, [x20, #48]
  40fc60:	bl	402ce0 <dcgettext@plt>
  40fc64:	mov	x3, x0
  40fc68:	mov	w2, #0x5                   	// #5
  40fc6c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fc70:	mov	x0, #0x0                   	// #0
  40fc74:	add	x1, x1, #0x4d8
  40fc78:	str	x3, [x21, #56]
  40fc7c:	bl	402ce0 <dcgettext@plt>
  40fc80:	mov	x3, x0
  40fc84:	mov	w2, #0x5                   	// #5
  40fc88:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fc8c:	mov	x0, #0x0                   	// #0
  40fc90:	add	x1, x1, #0x4e8
  40fc94:	str	x3, [x20, #56]
  40fc98:	bl	402ce0 <dcgettext@plt>
  40fc9c:	mov	x3, x0
  40fca0:	mov	w2, #0x5                   	// #5
  40fca4:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fca8:	mov	x0, #0x0                   	// #0
  40fcac:	add	x1, x1, #0x518
  40fcb0:	str	x3, [x21, #64]
  40fcb4:	bl	402ce0 <dcgettext@plt>
  40fcb8:	mov	x3, x0
  40fcbc:	mov	w2, #0x5                   	// #5
  40fcc0:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fcc4:	mov	x0, #0x0                   	// #0
  40fcc8:	add	x1, x1, #0x4f0
  40fccc:	str	x3, [x20, #64]
  40fcd0:	bl	402ce0 <dcgettext@plt>
  40fcd4:	mov	x3, x0
  40fcd8:	mov	w2, #0x5                   	// #5
  40fcdc:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fce0:	mov	x0, #0x0                   	// #0
  40fce4:	add	x1, x1, #0x4f8
  40fce8:	str	x3, [x21, #72]
  40fcec:	bl	402ce0 <dcgettext@plt>
  40fcf0:	mov	x3, x0
  40fcf4:	mov	w2, #0x5                   	// #5
  40fcf8:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fcfc:	mov	x0, #0x0                   	// #0
  40fd00:	add	x1, x1, #0x508
  40fd04:	str	x3, [x20, #72]
  40fd08:	bl	402ce0 <dcgettext@plt>
  40fd0c:	mov	x3, x0
  40fd10:	mov	w2, #0x5                   	// #5
  40fd14:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fd18:	mov	x0, #0x0                   	// #0
  40fd1c:	add	x1, x1, #0x510
  40fd20:	str	x3, [x21, #80]
  40fd24:	bl	402ce0 <dcgettext@plt>
  40fd28:	mov	x3, x0
  40fd2c:	mov	w2, #0x5                   	// #5
  40fd30:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fd34:	mov	x0, #0x0                   	// #0
  40fd38:	add	x1, x1, #0x528
  40fd3c:	str	x3, [x20, #80]
  40fd40:	bl	402ce0 <dcgettext@plt>
  40fd44:	mov	x3, x0
  40fd48:	mov	w2, #0x5                   	// #5
  40fd4c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fd50:	mov	x0, #0x0                   	// #0
  40fd54:	add	x1, x1, #0x530
  40fd58:	str	x3, [x21, #88]
  40fd5c:	bl	402ce0 <dcgettext@plt>
  40fd60:	mov	x3, x0
  40fd64:	mov	w2, #0x5                   	// #5
  40fd68:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fd6c:	mov	x0, #0x0                   	// #0
  40fd70:	add	x1, x1, #0x540
  40fd74:	str	x3, [x20, #88]
  40fd78:	bl	402ce0 <dcgettext@plt>
  40fd7c:	mov	x3, x0
  40fd80:	mov	w2, #0x5                   	// #5
  40fd84:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fd88:	mov	x0, #0x0                   	// #0
  40fd8c:	add	x1, x1, #0x548
  40fd90:	str	x3, [x21, #96]
  40fd94:	bl	402ce0 <dcgettext@plt>
  40fd98:	mov	x3, x0
  40fd9c:	mov	w2, #0x5                   	// #5
  40fda0:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fda4:	mov	x0, #0x0                   	// #0
  40fda8:	add	x1, x1, #0x560
  40fdac:	str	x3, [x20, #96]
  40fdb0:	bl	402ce0 <dcgettext@plt>
  40fdb4:	mov	x3, x0
  40fdb8:	mov	w2, #0x5                   	// #5
  40fdbc:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fdc0:	mov	x0, #0x0                   	// #0
  40fdc4:	add	x1, x1, #0x568
  40fdc8:	str	x3, [x21, #104]
  40fdcc:	bl	402ce0 <dcgettext@plt>
  40fdd0:	mov	x3, x0
  40fdd4:	mov	w2, #0x5                   	// #5
  40fdd8:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fddc:	mov	x0, #0x0                   	// #0
  40fde0:	add	x1, x1, #0x578
  40fde4:	str	x3, [x20, #104]
  40fde8:	bl	402ce0 <dcgettext@plt>
  40fdec:	mov	x3, x0
  40fdf0:	mov	w2, #0x5                   	// #5
  40fdf4:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fdf8:	mov	x0, #0x0                   	// #0
  40fdfc:	add	x1, x1, #0x580
  40fe00:	str	x3, [x21, #112]
  40fe04:	bl	402ce0 <dcgettext@plt>
  40fe08:	mov	x3, x0
  40fe0c:	mov	w2, #0x5                   	// #5
  40fe10:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fe14:	mov	x0, #0x0                   	// #0
  40fe18:	add	x1, x1, #0x590
  40fe1c:	str	x3, [x20, #112]
  40fe20:	bl	402ce0 <dcgettext@plt>
  40fe24:	mov	x3, x0
  40fe28:	mov	w2, #0x5                   	// #5
  40fe2c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fe30:	mov	x0, #0x0                   	// #0
  40fe34:	add	x1, x1, #0x598
  40fe38:	str	x3, [x21, #120]
  40fe3c:	bl	402ce0 <dcgettext@plt>
  40fe40:	mov	x3, x0
  40fe44:	mov	w2, #0x5                   	// #5
  40fe48:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fe4c:	mov	x0, #0x0                   	// #0
  40fe50:	add	x1, x1, #0x5a8
  40fe54:	str	x3, [x20, #120]
  40fe58:	bl	402ce0 <dcgettext@plt>
  40fe5c:	mov	x3, x0
  40fe60:	mov	w2, #0x5                   	// #5
  40fe64:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fe68:	mov	x0, #0x0                   	// #0
  40fe6c:	add	x1, x1, #0x5b0
  40fe70:	str	x3, [x21, #128]
  40fe74:	bl	402ce0 <dcgettext@plt>
  40fe78:	mov	x3, x0
  40fe7c:	mov	w2, #0x5                   	// #5
  40fe80:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fe84:	mov	x0, #0x0                   	// #0
  40fe88:	add	x1, x1, #0x5c8
  40fe8c:	str	x3, [x20, #128]
  40fe90:	bl	402ce0 <dcgettext@plt>
  40fe94:	mov	x3, x0
  40fe98:	mov	w2, #0x5                   	// #5
  40fe9c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fea0:	mov	x0, #0x0                   	// #0
  40fea4:	add	x1, x1, #0x5d0
  40fea8:	str	x3, [x21, #136]
  40feac:	bl	402ce0 <dcgettext@plt>
  40feb0:	mov	x3, x0
  40feb4:	mov	w2, #0x5                   	// #5
  40feb8:	adrp	x1, 412000 <ferror@plt+0xf210>
  40febc:	mov	x0, #0x0                   	// #0
  40fec0:	add	x1, x1, #0x5e8
  40fec4:	str	x3, [x20, #136]
  40fec8:	bl	402ce0 <dcgettext@plt>
  40fecc:	mov	x3, x0
  40fed0:	mov	w2, #0x5                   	// #5
  40fed4:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fed8:	mov	x0, #0x0                   	// #0
  40fedc:	add	x1, x1, #0x5f0
  40fee0:	str	x3, [x21, #144]
  40fee4:	bl	402ce0 <dcgettext@plt>
  40fee8:	mov	x3, x0
  40feec:	mov	w2, #0x5                   	// #5
  40fef0:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fef4:	mov	x0, #0x0                   	// #0
  40fef8:	add	x1, x1, #0x600
  40fefc:	str	x3, [x20, #144]
  40ff00:	bl	402ce0 <dcgettext@plt>
  40ff04:	mov	x3, x0
  40ff08:	mov	w2, #0x5                   	// #5
  40ff0c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ff10:	mov	x0, #0x0                   	// #0
  40ff14:	add	x1, x1, #0x608
  40ff18:	str	x3, [x21, #152]
  40ff1c:	bl	402ce0 <dcgettext@plt>
  40ff20:	mov	x3, x0
  40ff24:	mov	w2, #0x5                   	// #5
  40ff28:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ff2c:	mov	x0, #0x0                   	// #0
  40ff30:	add	x1, x1, #0x618
  40ff34:	str	x3, [x20, #152]
  40ff38:	bl	402ce0 <dcgettext@plt>
  40ff3c:	mov	x3, x0
  40ff40:	mov	w2, #0x5                   	// #5
  40ff44:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ff48:	mov	x0, #0x0                   	// #0
  40ff4c:	add	x1, x1, #0x620
  40ff50:	str	x3, [x21, #160]
  40ff54:	bl	402ce0 <dcgettext@plt>
  40ff58:	mov	x3, x0
  40ff5c:	mov	w2, #0x5                   	// #5
  40ff60:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ff64:	mov	x0, #0x0                   	// #0
  40ff68:	add	x1, x1, #0x638
  40ff6c:	str	x3, [x20, #160]
  40ff70:	bl	402ce0 <dcgettext@plt>
  40ff74:	mov	x3, x0
  40ff78:	mov	w2, #0x5                   	// #5
  40ff7c:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ff80:	mov	x0, #0x0                   	// #0
  40ff84:	add	x1, x1, #0x640
  40ff88:	str	x3, [x21, #168]
  40ff8c:	bl	402ce0 <dcgettext@plt>
  40ff90:	mov	x3, x0
  40ff94:	mov	w2, #0x5                   	// #5
  40ff98:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ff9c:	mov	x0, #0x0                   	// #0
  40ffa0:	add	x1, x1, #0x658
  40ffa4:	str	x3, [x20, #168]
  40ffa8:	bl	402ce0 <dcgettext@plt>
  40ffac:	mov	x3, x0
  40ffb0:	mov	w2, #0x5                   	// #5
  40ffb4:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ffb8:	mov	x0, #0x0                   	// #0
  40ffbc:	add	x1, x1, #0x660
  40ffc0:	str	x3, [x21, #176]
  40ffc4:	bl	402ce0 <dcgettext@plt>
  40ffc8:	mov	x3, x0
  40ffcc:	mov	w2, #0x5                   	// #5
  40ffd0:	adrp	x1, 412000 <ferror@plt+0xf210>
  40ffd4:	mov	x0, #0x0                   	// #0
  40ffd8:	add	x1, x1, #0x678
  40ffdc:	str	x3, [x20, #176]
  40ffe0:	bl	402ce0 <dcgettext@plt>
  40ffe4:	mov	x3, x0
  40ffe8:	mov	w2, #0x5                   	// #5
  40ffec:	adrp	x1, 412000 <ferror@plt+0xf210>
  40fff0:	mov	x0, #0x0                   	// #0
  40fff4:	add	x1, x1, #0x680
  40fff8:	str	x3, [x21, #184]
  40fffc:	bl	402ce0 <dcgettext@plt>
  410000:	mov	x3, x0
  410004:	mov	w2, #0x5                   	// #5
  410008:	adrp	x1, 412000 <ferror@plt+0xf210>
  41000c:	mov	x0, #0x0                   	// #0
  410010:	add	x1, x1, #0x698
  410014:	str	x3, [x20, #184]
  410018:	bl	402ce0 <dcgettext@plt>
  41001c:	mov	x3, x0
  410020:	mov	w2, #0x5                   	// #5
  410024:	adrp	x1, 412000 <ferror@plt+0xf210>
  410028:	mov	x0, #0x0                   	// #0
  41002c:	add	x1, x1, #0x6a0
  410030:	str	x3, [x21, #192]
  410034:	bl	402ce0 <dcgettext@plt>
  410038:	mov	x3, x0
  41003c:	mov	w2, #0x5                   	// #5
  410040:	adrp	x1, 412000 <ferror@plt+0xf210>
  410044:	mov	x0, #0x0                   	// #0
  410048:	add	x1, x1, #0x6b8
  41004c:	str	x3, [x20, #192]
  410050:	bl	402ce0 <dcgettext@plt>
  410054:	mov	x3, x0
  410058:	mov	w2, #0x5                   	// #5
  41005c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410060:	mov	x0, #0x0                   	// #0
  410064:	add	x1, x1, #0x6c0
  410068:	str	x3, [x21, #200]
  41006c:	bl	402ce0 <dcgettext@plt>
  410070:	mov	x3, x0
  410074:	mov	w2, #0x5                   	// #5
  410078:	adrp	x1, 412000 <ferror@plt+0xf210>
  41007c:	mov	x0, #0x0                   	// #0
  410080:	add	x1, x1, #0x6d0
  410084:	str	x3, [x20, #200]
  410088:	bl	402ce0 <dcgettext@plt>
  41008c:	mov	x3, x0
  410090:	mov	w2, #0x5                   	// #5
  410094:	adrp	x1, 412000 <ferror@plt+0xf210>
  410098:	mov	x0, #0x0                   	// #0
  41009c:	add	x1, x1, #0x6d8
  4100a0:	str	x3, [x21, #208]
  4100a4:	bl	402ce0 <dcgettext@plt>
  4100a8:	mov	x3, x0
  4100ac:	mov	w2, #0x5                   	// #5
  4100b0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4100b4:	mov	x0, #0x0                   	// #0
  4100b8:	add	x1, x1, #0x6f0
  4100bc:	str	x3, [x20, #208]
  4100c0:	bl	402ce0 <dcgettext@plt>
  4100c4:	mov	x3, x0
  4100c8:	mov	w2, #0x5                   	// #5
  4100cc:	adrp	x1, 412000 <ferror@plt+0xf210>
  4100d0:	mov	x0, #0x0                   	// #0
  4100d4:	add	x1, x1, #0x6f8
  4100d8:	str	x3, [x21, #216]
  4100dc:	bl	402ce0 <dcgettext@plt>
  4100e0:	mov	x3, x0
  4100e4:	mov	w2, #0x5                   	// #5
  4100e8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4100ec:	mov	x0, #0x0                   	// #0
  4100f0:	add	x1, x1, #0x710
  4100f4:	str	x3, [x20, #216]
  4100f8:	bl	402ce0 <dcgettext@plt>
  4100fc:	mov	x3, x0
  410100:	mov	w2, #0x5                   	// #5
  410104:	adrp	x1, 412000 <ferror@plt+0xf210>
  410108:	mov	x0, #0x0                   	// #0
  41010c:	add	x1, x1, #0x718
  410110:	str	x3, [x21, #224]
  410114:	bl	402ce0 <dcgettext@plt>
  410118:	mov	x3, x0
  41011c:	mov	w2, #0x5                   	// #5
  410120:	adrp	x1, 412000 <ferror@plt+0xf210>
  410124:	mov	x0, #0x0                   	// #0
  410128:	add	x1, x1, #0x730
  41012c:	str	x3, [x20, #224]
  410130:	bl	402ce0 <dcgettext@plt>
  410134:	mov	x3, x0
  410138:	mov	w2, #0x5                   	// #5
  41013c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410140:	mov	x0, #0x0                   	// #0
  410144:	add	x1, x1, #0x738
  410148:	str	x3, [x21, #232]
  41014c:	bl	402ce0 <dcgettext@plt>
  410150:	mov	x3, x0
  410154:	mov	w2, #0x5                   	// #5
  410158:	adrp	x1, 412000 <ferror@plt+0xf210>
  41015c:	mov	x0, #0x0                   	// #0
  410160:	add	x1, x1, #0x750
  410164:	str	x3, [x20, #232]
  410168:	bl	402ce0 <dcgettext@plt>
  41016c:	mov	x3, x0
  410170:	mov	w2, #0x5                   	// #5
  410174:	adrp	x1, 412000 <ferror@plt+0xf210>
  410178:	mov	x0, #0x0                   	// #0
  41017c:	add	x1, x1, #0x758
  410180:	str	x3, [x21, #240]
  410184:	bl	402ce0 <dcgettext@plt>
  410188:	mov	x3, x0
  41018c:	mov	w2, #0x5                   	// #5
  410190:	adrp	x1, 412000 <ferror@plt+0xf210>
  410194:	mov	x0, #0x0                   	// #0
  410198:	add	x1, x1, #0x770
  41019c:	str	x3, [x20, #240]
  4101a0:	bl	402ce0 <dcgettext@plt>
  4101a4:	mov	x3, x0
  4101a8:	mov	w2, #0x5                   	// #5
  4101ac:	adrp	x1, 412000 <ferror@plt+0xf210>
  4101b0:	mov	x0, #0x0                   	// #0
  4101b4:	add	x1, x1, #0x778
  4101b8:	str	x3, [x21, #248]
  4101bc:	bl	402ce0 <dcgettext@plt>
  4101c0:	mov	x3, x0
  4101c4:	mov	w2, #0x5                   	// #5
  4101c8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4101cc:	mov	x0, #0x0                   	// #0
  4101d0:	add	x1, x1, #0x788
  4101d4:	str	x3, [x20, #248]
  4101d8:	bl	402ce0 <dcgettext@plt>
  4101dc:	mov	x3, x0
  4101e0:	mov	w2, #0x5                   	// #5
  4101e4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4101e8:	mov	x0, #0x0                   	// #0
  4101ec:	add	x1, x1, #0x790
  4101f0:	str	x3, [x21, #256]
  4101f4:	bl	402ce0 <dcgettext@plt>
  4101f8:	mov	x3, x0
  4101fc:	mov	w2, #0x5                   	// #5
  410200:	adrp	x1, 412000 <ferror@plt+0xf210>
  410204:	mov	x0, #0x0                   	// #0
  410208:	add	x1, x1, #0x7a8
  41020c:	str	x3, [x20, #256]
  410210:	bl	402ce0 <dcgettext@plt>
  410214:	mov	x3, x0
  410218:	mov	w2, #0x5                   	// #5
  41021c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410220:	mov	x0, #0x0                   	// #0
  410224:	add	x1, x1, #0x7b0
  410228:	str	x3, [x21, #264]
  41022c:	bl	402ce0 <dcgettext@plt>
  410230:	mov	x3, x0
  410234:	mov	w2, #0x5                   	// #5
  410238:	adrp	x1, 412000 <ferror@plt+0xf210>
  41023c:	mov	x0, #0x0                   	// #0
  410240:	add	x1, x1, #0x7c8
  410244:	str	x3, [x20, #264]
  410248:	bl	402ce0 <dcgettext@plt>
  41024c:	mov	x3, x0
  410250:	mov	w2, #0x5                   	// #5
  410254:	adrp	x1, 412000 <ferror@plt+0xf210>
  410258:	mov	x0, #0x0                   	// #0
  41025c:	add	x1, x1, #0x7d0
  410260:	str	x3, [x21, #272]
  410264:	bl	402ce0 <dcgettext@plt>
  410268:	mov	x3, x0
  41026c:	mov	w2, #0x5                   	// #5
  410270:	adrp	x1, 412000 <ferror@plt+0xf210>
  410274:	mov	x0, #0x0                   	// #0
  410278:	add	x1, x1, #0x7e8
  41027c:	str	x3, [x20, #272]
  410280:	bl	402ce0 <dcgettext@plt>
  410284:	mov	x3, x0
  410288:	mov	w2, #0x5                   	// #5
  41028c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410290:	mov	x0, #0x0                   	// #0
  410294:	add	x1, x1, #0x7f0
  410298:	str	x3, [x21, #280]
  41029c:	bl	402ce0 <dcgettext@plt>
  4102a0:	mov	x3, x0
  4102a4:	mov	w2, #0x5                   	// #5
  4102a8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4102ac:	mov	x0, #0x0                   	// #0
  4102b0:	add	x1, x1, #0x800
  4102b4:	str	x3, [x20, #280]
  4102b8:	bl	402ce0 <dcgettext@plt>
  4102bc:	mov	x3, x0
  4102c0:	mov	w2, #0x5                   	// #5
  4102c4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4102c8:	mov	x0, #0x0                   	// #0
  4102cc:	add	x1, x1, #0x808
  4102d0:	str	x3, [x21, #288]
  4102d4:	bl	402ce0 <dcgettext@plt>
  4102d8:	mov	x3, x0
  4102dc:	mov	w2, #0x5                   	// #5
  4102e0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4102e4:	mov	x0, #0x0                   	// #0
  4102e8:	add	x1, x1, #0x818
  4102ec:	str	x3, [x20, #288]
  4102f0:	bl	402ce0 <dcgettext@plt>
  4102f4:	mov	x3, x0
  4102f8:	mov	w2, #0x5                   	// #5
  4102fc:	adrp	x1, 412000 <ferror@plt+0xf210>
  410300:	mov	x0, #0x0                   	// #0
  410304:	add	x1, x1, #0x820
  410308:	str	x3, [x21, #296]
  41030c:	bl	402ce0 <dcgettext@plt>
  410310:	mov	x3, x0
  410314:	mov	w2, #0x5                   	// #5
  410318:	adrp	x1, 412000 <ferror@plt+0xf210>
  41031c:	mov	x0, #0x0                   	// #0
  410320:	add	x1, x1, #0x838
  410324:	str	x3, [x20, #296]
  410328:	bl	402ce0 <dcgettext@plt>
  41032c:	mov	x3, x0
  410330:	mov	w2, #0x5                   	// #5
  410334:	adrp	x1, 412000 <ferror@plt+0xf210>
  410338:	mov	x0, #0x0                   	// #0
  41033c:	add	x1, x1, #0x840
  410340:	str	x3, [x21, #304]
  410344:	bl	402ce0 <dcgettext@plt>
  410348:	mov	x3, x0
  41034c:	mov	w2, #0x5                   	// #5
  410350:	adrp	x1, 412000 <ferror@plt+0xf210>
  410354:	mov	x0, #0x0                   	// #0
  410358:	add	x1, x1, #0x850
  41035c:	str	x3, [x20, #304]
  410360:	bl	402ce0 <dcgettext@plt>
  410364:	mov	x3, x0
  410368:	mov	w2, #0x5                   	// #5
  41036c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410370:	mov	x0, #0x0                   	// #0
  410374:	add	x1, x1, #0x858
  410378:	str	x3, [x21, #312]
  41037c:	bl	402ce0 <dcgettext@plt>
  410380:	mov	x3, x0
  410384:	mov	w2, #0x5                   	// #5
  410388:	adrp	x1, 412000 <ferror@plt+0xf210>
  41038c:	mov	x0, #0x0                   	// #0
  410390:	add	x1, x1, #0x870
  410394:	str	x3, [x20, #312]
  410398:	bl	402ce0 <dcgettext@plt>
  41039c:	mov	x3, x0
  4103a0:	mov	w2, #0x5                   	// #5
  4103a4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4103a8:	mov	x0, #0x0                   	// #0
  4103ac:	add	x1, x1, #0x878
  4103b0:	str	x3, [x21, #320]
  4103b4:	bl	402ce0 <dcgettext@plt>
  4103b8:	mov	x3, x0
  4103bc:	mov	w2, #0x5                   	// #5
  4103c0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4103c4:	mov	x0, #0x0                   	// #0
  4103c8:	add	x1, x1, #0x890
  4103cc:	str	x3, [x20, #320]
  4103d0:	bl	402ce0 <dcgettext@plt>
  4103d4:	mov	x3, x0
  4103d8:	mov	w2, #0x5                   	// #5
  4103dc:	adrp	x1, 412000 <ferror@plt+0xf210>
  4103e0:	mov	x0, #0x0                   	// #0
  4103e4:	add	x1, x1, #0x898
  4103e8:	str	x3, [x21, #328]
  4103ec:	bl	402ce0 <dcgettext@plt>
  4103f0:	mov	x3, x0
  4103f4:	mov	w2, #0x5                   	// #5
  4103f8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4103fc:	mov	x0, #0x0                   	// #0
  410400:	add	x1, x1, #0x8b0
  410404:	str	x3, [x20, #328]
  410408:	bl	402ce0 <dcgettext@plt>
  41040c:	mov	x3, x0
  410410:	mov	w2, #0x5                   	// #5
  410414:	adrp	x1, 412000 <ferror@plt+0xf210>
  410418:	mov	x0, #0x0                   	// #0
  41041c:	add	x1, x1, #0x8b8
  410420:	str	x3, [x21, #336]
  410424:	bl	402ce0 <dcgettext@plt>
  410428:	mov	x3, x0
  41042c:	mov	w2, #0x5                   	// #5
  410430:	adrp	x1, 412000 <ferror@plt+0xf210>
  410434:	mov	x0, #0x0                   	// #0
  410438:	add	x1, x1, #0x8d0
  41043c:	str	x3, [x20, #336]
  410440:	bl	402ce0 <dcgettext@plt>
  410444:	mov	x3, x0
  410448:	mov	w2, #0x5                   	// #5
  41044c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410450:	mov	x0, #0x0                   	// #0
  410454:	add	x1, x1, #0x8d8
  410458:	str	x3, [x21, #344]
  41045c:	bl	402ce0 <dcgettext@plt>
  410460:	mov	x3, x0
  410464:	mov	w2, #0x5                   	// #5
  410468:	adrp	x1, 412000 <ferror@plt+0xf210>
  41046c:	mov	x0, #0x0                   	// #0
  410470:	add	x1, x1, #0x8f0
  410474:	str	x3, [x20, #344]
  410478:	bl	402ce0 <dcgettext@plt>
  41047c:	mov	x3, x0
  410480:	mov	w2, #0x5                   	// #5
  410484:	adrp	x1, 412000 <ferror@plt+0xf210>
  410488:	mov	x0, #0x0                   	// #0
  41048c:	add	x1, x1, #0x8f8
  410490:	str	x3, [x21, #352]
  410494:	bl	402ce0 <dcgettext@plt>
  410498:	mov	x3, x0
  41049c:	mov	w2, #0x5                   	// #5
  4104a0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4104a4:	mov	x0, #0x0                   	// #0
  4104a8:	add	x1, x1, #0x910
  4104ac:	str	x3, [x20, #352]
  4104b0:	bl	402ce0 <dcgettext@plt>
  4104b4:	mov	x3, x0
  4104b8:	mov	w2, #0x5                   	// #5
  4104bc:	adrp	x1, 412000 <ferror@plt+0xf210>
  4104c0:	mov	x0, #0x0                   	// #0
  4104c4:	add	x1, x1, #0x918
  4104c8:	str	x3, [x21, #360]
  4104cc:	bl	402ce0 <dcgettext@plt>
  4104d0:	mov	x3, x0
  4104d4:	mov	w2, #0x5                   	// #5
  4104d8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4104dc:	mov	x0, #0x0                   	// #0
  4104e0:	add	x1, x1, #0x930
  4104e4:	str	x3, [x20, #360]
  4104e8:	bl	402ce0 <dcgettext@plt>
  4104ec:	mov	x3, x0
  4104f0:	mov	w2, #0x5                   	// #5
  4104f4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4104f8:	mov	x0, #0x0                   	// #0
  4104fc:	add	x1, x1, #0x938
  410500:	str	x3, [x21, #368]
  410504:	bl	402ce0 <dcgettext@plt>
  410508:	mov	x3, x0
  41050c:	mov	w2, #0x5                   	// #5
  410510:	adrp	x1, 412000 <ferror@plt+0xf210>
  410514:	mov	x0, #0x0                   	// #0
  410518:	add	x1, x1, #0x950
  41051c:	str	x3, [x20, #368]
  410520:	bl	402ce0 <dcgettext@plt>
  410524:	mov	x3, x0
  410528:	mov	w2, #0x5                   	// #5
  41052c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410530:	mov	x0, #0x0                   	// #0
  410534:	add	x1, x1, #0x958
  410538:	str	x3, [x21, #376]
  41053c:	bl	402ce0 <dcgettext@plt>
  410540:	mov	x3, x0
  410544:	mov	w2, #0x5                   	// #5
  410548:	adrp	x1, 412000 <ferror@plt+0xf210>
  41054c:	mov	x0, #0x0                   	// #0
  410550:	add	x1, x1, #0x970
  410554:	str	x3, [x20, #376]
  410558:	bl	402ce0 <dcgettext@plt>
  41055c:	mov	x3, x0
  410560:	mov	w2, #0x5                   	// #5
  410564:	adrp	x1, 412000 <ferror@plt+0xf210>
  410568:	mov	x0, #0x0                   	// #0
  41056c:	add	x1, x1, #0x978
  410570:	str	x3, [x21, #384]
  410574:	bl	402ce0 <dcgettext@plt>
  410578:	mov	x3, x0
  41057c:	mov	w2, #0x5                   	// #5
  410580:	adrp	x1, 412000 <ferror@plt+0xf210>
  410584:	mov	x0, #0x0                   	// #0
  410588:	add	x1, x1, #0x990
  41058c:	str	x3, [x20, #384]
  410590:	bl	402ce0 <dcgettext@plt>
  410594:	mov	x3, x0
  410598:	mov	w2, #0x5                   	// #5
  41059c:	adrp	x1, 412000 <ferror@plt+0xf210>
  4105a0:	mov	x0, #0x0                   	// #0
  4105a4:	add	x1, x1, #0x998
  4105a8:	str	x3, [x21, #392]
  4105ac:	bl	402ce0 <dcgettext@plt>
  4105b0:	mov	x3, x0
  4105b4:	mov	w2, #0x5                   	// #5
  4105b8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4105bc:	mov	x0, #0x0                   	// #0
  4105c0:	add	x1, x1, #0x9b0
  4105c4:	str	x3, [x20, #392]
  4105c8:	bl	402ce0 <dcgettext@plt>
  4105cc:	mov	x3, x0
  4105d0:	mov	w2, #0x5                   	// #5
  4105d4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4105d8:	mov	x0, #0x0                   	// #0
  4105dc:	add	x1, x1, #0x9b8
  4105e0:	str	x3, [x21, #400]
  4105e4:	bl	402ce0 <dcgettext@plt>
  4105e8:	mov	x3, x0
  4105ec:	mov	w2, #0x5                   	// #5
  4105f0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4105f4:	mov	x0, #0x0                   	// #0
  4105f8:	add	x1, x1, #0x9d0
  4105fc:	str	x3, [x20, #400]
  410600:	bl	402ce0 <dcgettext@plt>
  410604:	mov	x3, x0
  410608:	mov	w2, #0x5                   	// #5
  41060c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410610:	mov	x0, #0x0                   	// #0
  410614:	add	x1, x1, #0x9d8
  410618:	str	x3, [x21, #408]
  41061c:	bl	402ce0 <dcgettext@plt>
  410620:	mov	x3, x0
  410624:	mov	w2, #0x5                   	// #5
  410628:	adrp	x1, 412000 <ferror@plt+0xf210>
  41062c:	mov	x0, #0x0                   	// #0
  410630:	add	x1, x1, #0x9f0
  410634:	str	x3, [x20, #408]
  410638:	bl	402ce0 <dcgettext@plt>
  41063c:	mov	x3, x0
  410640:	mov	w2, #0x5                   	// #5
  410644:	adrp	x1, 412000 <ferror@plt+0xf210>
  410648:	mov	x0, #0x0                   	// #0
  41064c:	add	x1, x1, #0x9f8
  410650:	str	x3, [x21, #416]
  410654:	bl	402ce0 <dcgettext@plt>
  410658:	mov	x3, x0
  41065c:	mov	w2, #0x5                   	// #5
  410660:	adrp	x1, 412000 <ferror@plt+0xf210>
  410664:	mov	x0, #0x0                   	// #0
  410668:	add	x1, x1, #0xa10
  41066c:	str	x3, [x20, #416]
  410670:	bl	402ce0 <dcgettext@plt>
  410674:	mov	x3, x0
  410678:	mov	w2, #0x5                   	// #5
  41067c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410680:	mov	x0, #0x0                   	// #0
  410684:	add	x1, x1, #0xa18
  410688:	str	x3, [x21, #424]
  41068c:	bl	402ce0 <dcgettext@plt>
  410690:	mov	x3, x0
  410694:	mov	w2, #0x5                   	// #5
  410698:	adrp	x1, 412000 <ferror@plt+0xf210>
  41069c:	mov	x0, #0x0                   	// #0
  4106a0:	add	x1, x1, #0xa30
  4106a4:	str	x3, [x20, #424]
  4106a8:	bl	402ce0 <dcgettext@plt>
  4106ac:	mov	x3, x0
  4106b0:	mov	w2, #0x5                   	// #5
  4106b4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4106b8:	mov	x0, #0x0                   	// #0
  4106bc:	add	x1, x1, #0xa38
  4106c0:	str	x3, [x21, #432]
  4106c4:	bl	402ce0 <dcgettext@plt>
  4106c8:	mov	x3, x0
  4106cc:	mov	w2, #0x5                   	// #5
  4106d0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4106d4:	mov	x0, #0x0                   	// #0
  4106d8:	add	x1, x1, #0xa50
  4106dc:	str	x3, [x20, #432]
  4106e0:	bl	402ce0 <dcgettext@plt>
  4106e4:	mov	x3, x0
  4106e8:	mov	w2, #0x5                   	// #5
  4106ec:	adrp	x1, 412000 <ferror@plt+0xf210>
  4106f0:	mov	x0, #0x0                   	// #0
  4106f4:	add	x1, x1, #0xa58
  4106f8:	str	x3, [x21, #440]
  4106fc:	bl	402ce0 <dcgettext@plt>
  410700:	mov	x3, x0
  410704:	mov	w2, #0x5                   	// #5
  410708:	adrp	x1, 412000 <ferror@plt+0xf210>
  41070c:	mov	x0, #0x0                   	// #0
  410710:	add	x1, x1, #0xa70
  410714:	str	x3, [x20, #440]
  410718:	bl	402ce0 <dcgettext@plt>
  41071c:	mov	x3, x0
  410720:	mov	w2, #0x5                   	// #5
  410724:	adrp	x1, 412000 <ferror@plt+0xf210>
  410728:	mov	x0, #0x0                   	// #0
  41072c:	add	x1, x1, #0xa78
  410730:	str	x3, [x21, #448]
  410734:	bl	402ce0 <dcgettext@plt>
  410738:	mov	x3, x0
  41073c:	mov	w2, #0x5                   	// #5
  410740:	adrp	x1, 412000 <ferror@plt+0xf210>
  410744:	mov	x0, #0x0                   	// #0
  410748:	add	x1, x1, #0xa90
  41074c:	str	x3, [x20, #448]
  410750:	bl	402ce0 <dcgettext@plt>
  410754:	mov	x3, x0
  410758:	mov	w2, #0x5                   	// #5
  41075c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410760:	mov	x0, #0x0                   	// #0
  410764:	add	x1, x1, #0xa98
  410768:	str	x3, [x21, #456]
  41076c:	bl	402ce0 <dcgettext@plt>
  410770:	mov	x3, x0
  410774:	mov	w2, #0x5                   	// #5
  410778:	adrp	x1, 412000 <ferror@plt+0xf210>
  41077c:	mov	x0, #0x0                   	// #0
  410780:	add	x1, x1, #0xab0
  410784:	str	x3, [x20, #456]
  410788:	bl	402ce0 <dcgettext@plt>
  41078c:	mov	x3, x0
  410790:	mov	w2, #0x5                   	// #5
  410794:	adrp	x1, 412000 <ferror@plt+0xf210>
  410798:	mov	x0, #0x0                   	// #0
  41079c:	add	x1, x1, #0xb08
  4107a0:	str	x3, [x19, #184]
  4107a4:	bl	402ce0 <dcgettext@plt>
  4107a8:	mov	x3, x0
  4107ac:	mov	w2, #0x5                   	// #5
  4107b0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4107b4:	mov	x0, #0x0                   	// #0
  4107b8:	add	x1, x1, #0xb30
  4107bc:	str	x3, [x19, #696]
  4107c0:	bl	402ce0 <dcgettext@plt>
  4107c4:	mov	x3, x0
  4107c8:	mov	w2, #0x5                   	// #5
  4107cc:	adrp	x1, 412000 <ferror@plt+0xf210>
  4107d0:	mov	x0, #0x0                   	// #0
  4107d4:	add	x1, x1, #0xb48
  4107d8:	str	x3, [x19, #376]
  4107dc:	bl	402ce0 <dcgettext@plt>
  4107e0:	mov	x3, x0
  4107e4:	mov	w2, #0x5                   	// #5
  4107e8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4107ec:	mov	x0, #0x0                   	// #0
  4107f0:	add	x1, x1, #0xb68
  4107f4:	str	x3, [x19, #248]
  4107f8:	bl	402ce0 <dcgettext@plt>
  4107fc:	mov	x3, x0
  410800:	mov	w2, #0x5                   	// #5
  410804:	adrp	x1, 412000 <ferror@plt+0xf210>
  410808:	mov	x0, #0x0                   	// #0
  41080c:	add	x1, x1, #0xb80
  410810:	str	x3, [x19, #208]
  410814:	bl	402ce0 <dcgettext@plt>
  410818:	mov	x3, x0
  41081c:	mov	w2, #0x5                   	// #5
  410820:	adrp	x1, 412000 <ferror@plt+0xf210>
  410824:	mov	x0, #0x0                   	// #0
  410828:	add	x1, x1, #0xb98
  41082c:	str	x3, [x19, #48]
  410830:	bl	402ce0 <dcgettext@plt>
  410834:	mov	x3, x0
  410838:	mov	w2, #0x5                   	// #5
  41083c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410840:	mov	x0, #0x0                   	// #0
  410844:	add	x1, x1, #0xbb8
  410848:	str	x3, [x19, #88]
  41084c:	bl	402ce0 <dcgettext@plt>
  410850:	mov	x3, x0
  410854:	mov	w2, #0x5                   	// #5
  410858:	adrp	x1, 412000 <ferror@plt+0xf210>
  41085c:	mov	x0, #0x0                   	// #0
  410860:	add	x1, x1, #0xbd0
  410864:	str	x3, [x19, #392]
  410868:	bl	402ce0 <dcgettext@plt>
  41086c:	mov	x3, x0
  410870:	mov	w2, #0x5                   	// #5
  410874:	adrp	x1, 412000 <ferror@plt+0xf210>
  410878:	mov	x0, #0x0                   	// #0
  41087c:	add	x1, x1, #0xbe0
  410880:	str	x3, [x19, #80]
  410884:	bl	402ce0 <dcgettext@plt>
  410888:	mov	x3, x0
  41088c:	mov	w2, #0x5                   	// #5
  410890:	adrp	x1, 412000 <ferror@plt+0xf210>
  410894:	mov	x0, #0x0                   	// #0
  410898:	add	x1, x1, #0xbf8
  41089c:	str	x3, [x19, #400]
  4108a0:	bl	402ce0 <dcgettext@plt>
  4108a4:	mov	x3, x0
  4108a8:	mov	w2, #0x5                   	// #5
  4108ac:	adrp	x1, 412000 <ferror@plt+0xf210>
  4108b0:	mov	x0, #0x0                   	// #0
  4108b4:	add	x1, x1, #0xc10
  4108b8:	str	x3, [x19, #120]
  4108bc:	bl	402ce0 <dcgettext@plt>
  4108c0:	mov	x3, x0
  4108c4:	mov	w2, #0x5                   	// #5
  4108c8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4108cc:	mov	x0, #0x0                   	// #0
  4108d0:	add	x1, x1, #0xc38
  4108d4:	str	x3, [x19, #592]
  4108d8:	bl	402ce0 <dcgettext@plt>
  4108dc:	mov	x3, x0
  4108e0:	mov	w2, #0x5                   	// #5
  4108e4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4108e8:	mov	x0, #0x0                   	// #0
  4108ec:	add	x1, x1, #0xc58
  4108f0:	str	x3, [x19, #160]
  4108f4:	bl	402ce0 <dcgettext@plt>
  4108f8:	mov	x3, x0
  4108fc:	mov	w2, #0x5                   	// #5
  410900:	adrp	x1, 412000 <ferror@plt+0xf210>
  410904:	mov	x0, #0x0                   	// #0
  410908:	add	x1, x1, #0xc78
  41090c:	str	x3, [x19, #144]
  410910:	bl	402ce0 <dcgettext@plt>
  410914:	mov	x3, x0
  410918:	mov	w2, #0x5                   	// #5
  41091c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410920:	mov	x0, #0x0                   	// #0
  410924:	add	x1, x1, #0xc80
  410928:	str	x3, [x19, #472]
  41092c:	bl	402ce0 <dcgettext@plt>
  410930:	mov	x3, x0
  410934:	mov	w2, #0x5                   	// #5
  410938:	adrp	x1, 412000 <ferror@plt+0xf210>
  41093c:	mov	x0, #0x0                   	// #0
  410940:	add	x1, x1, #0xc88
  410944:	str	x3, [x19, #464]
  410948:	bl	402ce0 <dcgettext@plt>
  41094c:	mov	x3, x0
  410950:	mov	w2, #0x5                   	// #5
  410954:	adrp	x1, 412000 <ferror@plt+0xf210>
  410958:	mov	x0, #0x0                   	// #0
  41095c:	add	x1, x1, #0xcd0
  410960:	str	x3, [x19, #600]
  410964:	bl	402ce0 <dcgettext@plt>
  410968:	mov	x3, x0
  41096c:	mov	w2, #0x5                   	// #5
  410970:	adrp	x1, 412000 <ferror@plt+0xf210>
  410974:	mov	x0, #0x0                   	// #0
  410978:	add	x1, x1, #0xce8
  41097c:	str	x3, [x19, #240]
  410980:	bl	402ce0 <dcgettext@plt>
  410984:	mov	x3, x0
  410988:	mov	w2, #0x5                   	// #5
  41098c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410990:	mov	x0, #0x0                   	// #0
  410994:	add	x1, x1, #0xcf8
  410998:	str	x3, [x19, #304]
  41099c:	bl	402ce0 <dcgettext@plt>
  4109a0:	mov	x3, x0
  4109a4:	mov	w2, #0x5                   	// #5
  4109a8:	adrp	x1, 412000 <ferror@plt+0xf210>
  4109ac:	mov	x0, #0x0                   	// #0
  4109b0:	add	x1, x1, #0xd08
  4109b4:	str	x3, [x19, #256]
  4109b8:	bl	402ce0 <dcgettext@plt>
  4109bc:	mov	x3, x0
  4109c0:	mov	w2, #0x5                   	// #5
  4109c4:	adrp	x1, 412000 <ferror@plt+0xf210>
  4109c8:	mov	x0, #0x0                   	// #0
  4109cc:	add	x1, x1, #0xd20
  4109d0:	str	x3, [x19, #264]
  4109d4:	bl	402ce0 <dcgettext@plt>
  4109d8:	mov	x3, x0
  4109dc:	mov	w2, #0x5                   	// #5
  4109e0:	adrp	x1, 412000 <ferror@plt+0xf210>
  4109e4:	mov	x0, #0x0                   	// #0
  4109e8:	add	x1, x1, #0xd40
  4109ec:	str	x3, [x19, #128]
  4109f0:	bl	402ce0 <dcgettext@plt>
  4109f4:	mov	x3, x0
  4109f8:	mov	w2, #0x5                   	// #5
  4109fc:	adrp	x1, 412000 <ferror@plt+0xf210>
  410a00:	mov	x0, #0x0                   	// #0
  410a04:	add	x1, x1, #0xd68
  410a08:	str	x3, [x19, #168]
  410a0c:	bl	402ce0 <dcgettext@plt>
  410a10:	mov	x3, x0
  410a14:	mov	w2, #0x5                   	// #5
  410a18:	adrp	x1, 412000 <ferror@plt+0xf210>
  410a1c:	mov	x0, #0x0                   	// #0
  410a20:	add	x1, x1, #0xd98
  410a24:	str	x3, [x19, #176]
  410a28:	bl	402ce0 <dcgettext@plt>
  410a2c:	mov	x3, x0
  410a30:	mov	w2, #0x5                   	// #5
  410a34:	adrp	x1, 412000 <ferror@plt+0xf210>
  410a38:	mov	x0, #0x0                   	// #0
  410a3c:	add	x1, x1, #0xdb0
  410a40:	str	x3, [x19, #136]
  410a44:	bl	402ce0 <dcgettext@plt>
  410a48:	mov	x3, x0
  410a4c:	mov	w2, #0x5                   	// #5
  410a50:	adrp	x1, 412000 <ferror@plt+0xf210>
  410a54:	mov	x0, #0x0                   	// #0
  410a58:	add	x1, x1, #0xdc8
  410a5c:	str	x3, [x19, #216]
  410a60:	bl	402ce0 <dcgettext@plt>
  410a64:	mov	x3, x0
  410a68:	mov	w2, #0x5                   	// #5
  410a6c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410a70:	mov	x0, #0x0                   	// #0
  410a74:	add	x1, x1, #0xde8
  410a78:	str	x3, [x19, #688]
  410a7c:	bl	402ce0 <dcgettext@plt>
  410a80:	mov	x3, x0
  410a84:	mov	w2, #0x5                   	// #5
  410a88:	adrp	x1, 412000 <ferror@plt+0xf210>
  410a8c:	mov	x0, #0x0                   	// #0
  410a90:	add	x1, x1, #0xe08
  410a94:	str	x3, [x19, #152]
  410a98:	bl	402ce0 <dcgettext@plt>
  410a9c:	mov	x3, x0
  410aa0:	mov	w2, #0x5                   	// #5
  410aa4:	adrp	x1, 412000 <ferror@plt+0xf210>
  410aa8:	mov	x0, #0x0                   	// #0
  410aac:	add	x1, x1, #0xe18
  410ab0:	str	x3, [x19, #568]
  410ab4:	bl	402ce0 <dcgettext@plt>
  410ab8:	mov	x3, x0
  410abc:	mov	w2, #0x5                   	// #5
  410ac0:	adrp	x1, 412000 <ferror@plt+0xf210>
  410ac4:	mov	x0, #0x0                   	// #0
  410ac8:	add	x1, x1, #0xe28
  410acc:	str	x3, [x19, #384]
  410ad0:	bl	402ce0 <dcgettext@plt>
  410ad4:	mov	x3, x0
  410ad8:	mov	w2, #0x5                   	// #5
  410adc:	adrp	x1, 412000 <ferror@plt+0xf210>
  410ae0:	mov	x0, #0x0                   	// #0
  410ae4:	add	x1, x1, #0xe50
  410ae8:	str	x3, [x19, #344]
  410aec:	bl	402ce0 <dcgettext@plt>
  410af0:	mov	x3, x0
  410af4:	mov	w2, #0x5                   	// #5
  410af8:	adrp	x1, 412000 <ferror@plt+0xf210>
  410afc:	mov	x0, #0x0                   	// #0
  410b00:	add	x1, x1, #0xe70
  410b04:	str	x3, [x19, #360]
  410b08:	bl	402ce0 <dcgettext@plt>
  410b0c:	mov	x3, x0
  410b10:	mov	w2, #0x5                   	// #5
  410b14:	adrp	x1, 412000 <ferror@plt+0xf210>
  410b18:	mov	x0, #0x0                   	// #0
  410b1c:	add	x1, x1, #0xe98
  410b20:	str	x3, [x19, #232]
  410b24:	bl	402ce0 <dcgettext@plt>
  410b28:	mov	x3, x0
  410b2c:	mov	w2, #0x5                   	// #5
  410b30:	adrp	x1, 412000 <ferror@plt+0xf210>
  410b34:	mov	x0, #0x0                   	// #0
  410b38:	add	x1, x1, #0xea8
  410b3c:	str	x3, [x19, #104]
  410b40:	bl	402ce0 <dcgettext@plt>
  410b44:	mov	x3, x0
  410b48:	mov	w2, #0x5                   	// #5
  410b4c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410b50:	mov	x0, #0x0                   	// #0
  410b54:	add	x1, x1, #0xed0
  410b58:	str	x3, [x19, #352]
  410b5c:	bl	402ce0 <dcgettext@plt>
  410b60:	mov	x3, x0
  410b64:	mov	w2, #0x5                   	// #5
  410b68:	adrp	x1, 412000 <ferror@plt+0xf210>
  410b6c:	mov	x0, #0x0                   	// #0
  410b70:	add	x1, x1, #0xee8
  410b74:	str	x3, [x19, #336]
  410b78:	bl	402ce0 <dcgettext@plt>
  410b7c:	mov	x3, x0
  410b80:	mov	w2, #0x5                   	// #5
  410b84:	adrp	x1, 412000 <ferror@plt+0xf210>
  410b88:	mov	x0, #0x0                   	// #0
  410b8c:	add	x1, x1, #0xf10
  410b90:	str	x3, [x19, #224]
  410b94:	bl	402ce0 <dcgettext@plt>
  410b98:	mov	x3, x0
  410b9c:	mov	w2, #0x5                   	// #5
  410ba0:	adrp	x1, 412000 <ferror@plt+0xf210>
  410ba4:	mov	x0, #0x0                   	// #0
  410ba8:	add	x1, x1, #0xf38
  410bac:	str	x3, [x19, #408]
  410bb0:	bl	402ce0 <dcgettext@plt>
  410bb4:	mov	x3, x0
  410bb8:	mov	w2, #0x5                   	// #5
  410bbc:	adrp	x1, 412000 <ferror@plt+0xf210>
  410bc0:	mov	x0, #0x0                   	// #0
  410bc4:	add	x1, x1, #0xf50
  410bc8:	str	x3, [x19, #576]
  410bcc:	bl	402ce0 <dcgettext@plt>
  410bd0:	mov	x3, x0
  410bd4:	mov	w2, #0x5                   	// #5
  410bd8:	adrp	x1, 412000 <ferror@plt+0xf210>
  410bdc:	mov	x0, #0x0                   	// #0
  410be0:	add	x1, x1, #0xf80
  410be4:	str	x3, [x19, #328]
  410be8:	bl	402ce0 <dcgettext@plt>
  410bec:	mov	x3, x0
  410bf0:	mov	w2, #0x5                   	// #5
  410bf4:	adrp	x1, 412000 <ferror@plt+0xf210>
  410bf8:	mov	x0, #0x0                   	// #0
  410bfc:	add	x1, x1, #0xf90
  410c00:	str	x3, [x19, #64]
  410c04:	bl	402ce0 <dcgettext@plt>
  410c08:	mov	x3, x0
  410c0c:	mov	w2, #0x5                   	// #5
  410c10:	adrp	x1, 412000 <ferror@plt+0xf210>
  410c14:	mov	x0, #0x0                   	// #0
  410c18:	add	x1, x1, #0xfb0
  410c1c:	str	x3, [x19, #368]
  410c20:	bl	402ce0 <dcgettext@plt>
  410c24:	mov	x3, x0
  410c28:	mov	w2, #0x5                   	// #5
  410c2c:	adrp	x1, 412000 <ferror@plt+0xf210>
  410c30:	mov	x0, #0x0                   	// #0
  410c34:	add	x1, x1, #0xfd8
  410c38:	str	x3, [x19, #584]
  410c3c:	bl	402ce0 <dcgettext@plt>
  410c40:	mov	x3, x0
  410c44:	mov	w2, #0x5                   	// #5
  410c48:	adrp	x1, 413000 <ferror@plt+0x10210>
  410c4c:	mov	x0, #0x0                   	// #0
  410c50:	add	x1, x1, #0x18
  410c54:	str	x3, [x19, #552]
  410c58:	bl	402ce0 <dcgettext@plt>
  410c5c:	mov	x3, x0
  410c60:	mov	w2, #0x5                   	// #5
  410c64:	adrp	x1, 413000 <ferror@plt+0x10210>
  410c68:	mov	x0, #0x0                   	// #0
  410c6c:	add	x1, x1, #0x30
  410c70:	str	x3, [x19, #192]
  410c74:	bl	402ce0 <dcgettext@plt>
  410c78:	mov	x3, x0
  410c7c:	mov	w2, #0x5                   	// #5
  410c80:	adrp	x1, 413000 <ferror@plt+0x10210>
  410c84:	mov	x0, #0x0                   	// #0
  410c88:	add	x1, x1, #0x50
  410c8c:	str	x3, [x19, #200]
  410c90:	bl	402ce0 <dcgettext@plt>
  410c94:	mov	x3, x0
  410c98:	mov	w2, #0x5                   	// #5
  410c9c:	adrp	x1, 413000 <ferror@plt+0x10210>
  410ca0:	mov	x0, #0x0                   	// #0
  410ca4:	add	x1, x1, #0x70
  410ca8:	str	x3, [x19, #96]
  410cac:	bl	402ce0 <dcgettext@plt>
  410cb0:	mov	x3, x0
  410cb4:	mov	w2, #0x5                   	// #5
  410cb8:	adrp	x1, 413000 <ferror@plt+0x10210>
  410cbc:	mov	x0, #0x0                   	// #0
  410cc0:	add	x1, x1, #0x80
  410cc4:	str	x3, [x19, #112]
  410cc8:	bl	402ce0 <dcgettext@plt>
  410ccc:	mov	x3, x0
  410cd0:	mov	w2, #0x5                   	// #5
  410cd4:	adrp	x1, 413000 <ferror@plt+0x10210>
  410cd8:	mov	x0, #0x0                   	// #0
  410cdc:	add	x1, x1, #0x90
  410ce0:	str	x3, [x19, #312]
  410ce4:	bl	402ce0 <dcgettext@plt>
  410ce8:	mov	x3, x0
  410cec:	mov	w2, #0x5                   	// #5
  410cf0:	adrp	x1, 413000 <ferror@plt+0x10210>
  410cf4:	mov	x0, #0x0                   	// #0
  410cf8:	add	x1, x1, #0xb0
  410cfc:	str	x3, [x19, #280]
  410d00:	bl	402ce0 <dcgettext@plt>
  410d04:	mov	x3, x0
  410d08:	mov	w2, #0x5                   	// #5
  410d0c:	adrp	x1, 413000 <ferror@plt+0x10210>
  410d10:	mov	x0, #0x0                   	// #0
  410d14:	add	x1, x1, #0xd0
  410d18:	str	x3, [x19, #272]
  410d1c:	bl	402ce0 <dcgettext@plt>
  410d20:	mov	x3, x0
  410d24:	mov	w2, #0x5                   	// #5
  410d28:	adrp	x1, 413000 <ferror@plt+0x10210>
  410d2c:	mov	x0, #0x0                   	// #0
  410d30:	add	x1, x1, #0x100
  410d34:	str	x3, [x19, #544]
  410d38:	bl	402ce0 <dcgettext@plt>
  410d3c:	mov	x3, x0
  410d40:	mov	w2, #0x5                   	// #5
  410d44:	adrp	x1, 413000 <ferror@plt+0x10210>
  410d48:	mov	x0, #0x0                   	// #0
  410d4c:	add	x1, x1, #0x130
  410d50:	str	x3, [x19, #536]
  410d54:	bl	402ce0 <dcgettext@plt>
  410d58:	mov	x3, x0
  410d5c:	mov	w2, #0x5                   	// #5
  410d60:	adrp	x1, 413000 <ferror@plt+0x10210>
  410d64:	mov	x0, #0x0                   	// #0
  410d68:	add	x1, x1, #0x150
  410d6c:	str	x3, [x19, #416]
  410d70:	bl	402ce0 <dcgettext@plt>
  410d74:	mov	x3, x0
  410d78:	mov	w2, #0x5                   	// #5
  410d7c:	adrp	x1, 413000 <ferror@plt+0x10210>
  410d80:	mov	x0, #0x0                   	// #0
  410d84:	add	x1, x1, #0x168
  410d88:	str	x3, [x19, #424]
  410d8c:	bl	402ce0 <dcgettext@plt>
  410d90:	mov	x3, x0
  410d94:	mov	w2, #0x5                   	// #5
  410d98:	adrp	x1, 413000 <ferror@plt+0x10210>
  410d9c:	mov	x0, #0x0                   	// #0
  410da0:	add	x1, x1, #0x180
  410da4:	str	x3, [x19, #56]
  410da8:	bl	402ce0 <dcgettext@plt>
  410dac:	mov	x3, x0
  410db0:	mov	w2, #0x5                   	// #5
  410db4:	adrp	x1, 413000 <ferror@plt+0x10210>
  410db8:	mov	x0, #0x0                   	// #0
  410dbc:	add	x1, x1, #0x1a8
  410dc0:	str	x3, [x19, #560]
  410dc4:	bl	402ce0 <dcgettext@plt>
  410dc8:	mov	x3, x0
  410dcc:	mov	w2, #0x5                   	// #5
  410dd0:	adrp	x1, 413000 <ferror@plt+0x10210>
  410dd4:	mov	x0, #0x0                   	// #0
  410dd8:	add	x1, x1, #0x1b0
  410ddc:	str	x3, [x19, #16]
  410de0:	bl	402ce0 <dcgettext@plt>
  410de4:	mov	x3, x0
  410de8:	mov	w2, #0x5                   	// #5
  410dec:	adrp	x1, 413000 <ferror@plt+0x10210>
  410df0:	mov	x0, #0x0                   	// #0
  410df4:	add	x1, x1, #0x1b8
  410df8:	str	x3, [x19, #24]
  410dfc:	bl	402ce0 <dcgettext@plt>
  410e00:	mov	x3, x0
  410e04:	mov	w2, #0x5                   	// #5
  410e08:	adrp	x1, 413000 <ferror@plt+0x10210>
  410e0c:	mov	x0, #0x0                   	// #0
  410e10:	add	x1, x1, #0x1c0
  410e14:	str	x3, [x19, #8]
  410e18:	bl	402ce0 <dcgettext@plt>
  410e1c:	mov	x3, x0
  410e20:	mov	w2, #0x5                   	// #5
  410e24:	adrp	x1, 413000 <ferror@plt+0x10210>
  410e28:	mov	x0, #0x0                   	// #0
  410e2c:	add	x1, x1, #0x1c8
  410e30:	str	x3, [x19, #40]
  410e34:	bl	402ce0 <dcgettext@plt>
  410e38:	mov	x3, x0
  410e3c:	mov	w2, #0x5                   	// #5
  410e40:	adrp	x1, 413000 <ferror@plt+0x10210>
  410e44:	mov	x0, #0x0                   	// #0
  410e48:	add	x1, x1, #0x1d0
  410e4c:	str	x3, [x19, #32]
  410e50:	bl	402ce0 <dcgettext@plt>
  410e54:	mov	w2, #0x5                   	// #5
  410e58:	str	x0, [x22, #2072]
  410e5c:	adrp	x1, 413000 <ferror@plt+0x10210>
  410e60:	mov	x0, #0x0                   	// #0
  410e64:	add	x1, x1, #0x1d8
  410e68:	bl	402ce0 <dcgettext@plt>
  410e6c:	mov	x3, x0
  410e70:	mov	w2, #0x5                   	// #5
  410e74:	adrp	x1, 413000 <ferror@plt+0x10210>
  410e78:	mov	x0, #0x0                   	// #0
  410e7c:	add	x1, x1, #0x1e0
  410e80:	str	x3, [x19, #680]
  410e84:	bl	402ce0 <dcgettext@plt>
  410e88:	mov	x3, x0
  410e8c:	mov	w2, #0x5                   	// #5
  410e90:	adrp	x1, 413000 <ferror@plt+0x10210>
  410e94:	mov	x0, #0x0                   	// #0
  410e98:	add	x1, x1, #0x1e8
  410e9c:	str	x3, [x19, #672]
  410ea0:	bl	402ce0 <dcgettext@plt>
  410ea4:	mov	x3, x0
  410ea8:	mov	w2, #0x5                   	// #5
  410eac:	adrp	x1, 413000 <ferror@plt+0x10210>
  410eb0:	mov	x0, #0x0                   	// #0
  410eb4:	add	x1, x1, #0x1f0
  410eb8:	str	x3, [x19, #624]
  410ebc:	bl	402ce0 <dcgettext@plt>
  410ec0:	mov	x3, x0
  410ec4:	mov	w2, #0x5                   	// #5
  410ec8:	adrp	x1, 413000 <ferror@plt+0x10210>
  410ecc:	mov	x0, #0x0                   	// #0
  410ed0:	add	x1, x1, #0x200
  410ed4:	str	x3, [x19, #640]
  410ed8:	bl	402ce0 <dcgettext@plt>
  410edc:	mov	x3, x0
  410ee0:	mov	w2, #0x5                   	// #5
  410ee4:	adrp	x1, 413000 <ferror@plt+0x10210>
  410ee8:	mov	x0, #0x0                   	// #0
  410eec:	add	x1, x1, #0x210
  410ef0:	str	x3, [x19, #632]
  410ef4:	bl	402ce0 <dcgettext@plt>
  410ef8:	mov	x3, x0
  410efc:	mov	w2, #0x5                   	// #5
  410f00:	adrp	x1, 413000 <ferror@plt+0x10210>
  410f04:	mov	x0, #0x0                   	// #0
  410f08:	add	x1, x1, #0x230
  410f0c:	str	x3, [x19, #296]
  410f10:	bl	402ce0 <dcgettext@plt>
  410f14:	mov	x3, x0
  410f18:	mov	w2, #0x5                   	// #5
  410f1c:	adrp	x1, 413000 <ferror@plt+0x10210>
  410f20:	mov	x0, #0x0                   	// #0
  410f24:	add	x1, x1, #0x240
  410f28:	str	x3, [x19, #320]
  410f2c:	bl	402ce0 <dcgettext@plt>
  410f30:	mov	x3, x0
  410f34:	mov	w2, #0x5                   	// #5
  410f38:	adrp	x1, 413000 <ferror@plt+0x10210>
  410f3c:	mov	x0, #0x0                   	// #0
  410f40:	add	x1, x1, #0x258
  410f44:	str	x3, [x19, #288]
  410f48:	bl	402ce0 <dcgettext@plt>
  410f4c:	mov	x3, x0
  410f50:	mov	w2, #0x5                   	// #5
  410f54:	adrp	x1, 413000 <ferror@plt+0x10210>
  410f58:	mov	x0, #0x0                   	// #0
  410f5c:	add	x1, x1, #0x290
  410f60:	str	x3, [x19, #712]
  410f64:	bl	402ce0 <dcgettext@plt>
  410f68:	mov	x3, x0
  410f6c:	mov	w2, #0x5                   	// #5
  410f70:	adrp	x1, 413000 <ferror@plt+0x10210>
  410f74:	mov	x0, #0x0                   	// #0
  410f78:	add	x1, x1, #0x2c8
  410f7c:	str	x3, [x19, #720]
  410f80:	bl	402ce0 <dcgettext@plt>
  410f84:	mov	x3, x0
  410f88:	mov	w2, #0x5                   	// #5
  410f8c:	adrp	x1, 413000 <ferror@plt+0x10210>
  410f90:	mov	x0, #0x0                   	// #0
  410f94:	add	x1, x1, #0x2e8
  410f98:	str	x3, [x19, #704]
  410f9c:	bl	402ce0 <dcgettext@plt>
  410fa0:	mov	x3, x0
  410fa4:	mov	w2, #0x5                   	// #5
  410fa8:	adrp	x1, 413000 <ferror@plt+0x10210>
  410fac:	mov	x0, #0x0                   	// #0
  410fb0:	add	x1, x1, #0x320
  410fb4:	str	x3, [x19, #728]
  410fb8:	bl	402ce0 <dcgettext@plt>
  410fbc:	mov	x3, x0
  410fc0:	mov	w2, #0x5                   	// #5
  410fc4:	adrp	x1, 413000 <ferror@plt+0x10210>
  410fc8:	mov	x0, #0x0                   	// #0
  410fcc:	add	x1, x1, #0x330
  410fd0:	str	x3, [x19, #736]
  410fd4:	bl	402ce0 <dcgettext@plt>
  410fd8:	mov	x3, x0
  410fdc:	mov	w2, #0x5                   	// #5
  410fe0:	adrp	x1, 413000 <ferror@plt+0x10210>
  410fe4:	mov	x0, #0x0                   	// #0
  410fe8:	add	x1, x1, #0x340
  410fec:	str	x3, [x19, #744]
  410ff0:	bl	402ce0 <dcgettext@plt>
  410ff4:	mov	x3, x0
  410ff8:	mov	w2, #0x5                   	// #5
  410ffc:	adrp	x1, 413000 <ferror@plt+0x10210>
  411000:	mov	x0, #0x0                   	// #0
  411004:	add	x1, x1, #0x348
  411008:	str	x3, [x19, #752]
  41100c:	bl	402ce0 <dcgettext@plt>
  411010:	mov	x3, x0
  411014:	mov	w2, #0x5                   	// #5
  411018:	adrp	x1, 413000 <ferror@plt+0x10210>
  41101c:	mov	x0, #0x0                   	// #0
  411020:	add	x1, x1, #0x3a0
  411024:	str	x3, [x19, #760]
  411028:	bl	402ce0 <dcgettext@plt>
  41102c:	mov	x3, x0
  411030:	mov	w2, #0x5                   	// #5
  411034:	adrp	x1, 413000 <ferror@plt+0x10210>
  411038:	mov	x0, #0x0                   	// #0
  41103c:	add	x1, x1, #0x3a8
  411040:	str	x3, [x19, #768]
  411044:	bl	402ce0 <dcgettext@plt>
  411048:	mov	x3, x0
  41104c:	mov	w2, #0x5                   	// #5
  411050:	adrp	x1, 413000 <ferror@plt+0x10210>
  411054:	mov	x0, #0x0                   	// #0
  411058:	add	x1, x1, #0xa08
  41105c:	str	x3, [x19, #776]
  411060:	bl	402ce0 <dcgettext@plt>
  411064:	mov	x3, x0
  411068:	mov	w2, #0x5                   	// #5
  41106c:	adrp	x1, 413000 <ferror@plt+0x10210>
  411070:	mov	x0, #0x0                   	// #0
  411074:	add	x1, x1, #0xa48
  411078:	str	x3, [x19, #792]
  41107c:	add	x19, x22, #0x818
  411080:	bl	402ce0 <dcgettext@plt>
  411084:	mov	x3, x0
  411088:	mov	w2, #0x5                   	// #5
  41108c:	adrp	x1, 413000 <ferror@plt+0x10210>
  411090:	mov	x0, #0x0                   	// #0
  411094:	add	x1, x1, #0xa68
  411098:	str	x3, [x19, #784]
  41109c:	bl	402ce0 <dcgettext@plt>
  4110a0:	mov	x3, x0
  4110a4:	mov	w2, #0x5                   	// #5
  4110a8:	adrp	x1, 413000 <ferror@plt+0x10210>
  4110ac:	mov	x0, #0x0                   	// #0
  4110b0:	add	x1, x1, #0xa90
  4110b4:	str	x3, [x19, #800]
  4110b8:	bl	402ce0 <dcgettext@plt>
  4110bc:	mov	x3, x0
  4110c0:	mov	w2, #0x5                   	// #5
  4110c4:	adrp	x1, 413000 <ferror@plt+0x10210>
  4110c8:	mov	x0, #0x0                   	// #0
  4110cc:	add	x1, x1, #0xab8
  4110d0:	str	x3, [x19, #808]
  4110d4:	bl	402ce0 <dcgettext@plt>
  4110d8:	mov	x3, x0
  4110dc:	mov	w2, #0x5                   	// #5
  4110e0:	adrp	x1, 413000 <ferror@plt+0x10210>
  4110e4:	mov	x0, #0x0                   	// #0
  4110e8:	add	x1, x1, #0xaf0
  4110ec:	str	x3, [x19, #816]
  4110f0:	bl	402ce0 <dcgettext@plt>
  4110f4:	mov	x3, x0
  4110f8:	mov	w2, #0x5                   	// #5
  4110fc:	adrp	x1, 413000 <ferror@plt+0x10210>
  411100:	mov	x0, #0x0                   	// #0
  411104:	add	x1, x1, #0xb10
  411108:	str	x3, [x19, #824]
  41110c:	bl	402ce0 <dcgettext@plt>
  411110:	mov	x3, x0
  411114:	mov	w2, #0x5                   	// #5
  411118:	adrp	x1, 413000 <ferror@plt+0x10210>
  41111c:	mov	x0, #0x0                   	// #0
  411120:	add	x1, x1, #0xb38
  411124:	str	x3, [x19, #520]
  411128:	bl	402ce0 <dcgettext@plt>
  41112c:	mov	x3, x0
  411130:	mov	w2, #0x5                   	// #5
  411134:	adrp	x1, 413000 <ferror@plt+0x10210>
  411138:	mov	x0, #0x0                   	// #0
  41113c:	add	x1, x1, #0xb48
  411140:	str	x3, [x19, #480]
  411144:	bl	402ce0 <dcgettext@plt>
  411148:	mov	x3, x0
  41114c:	mov	w2, #0x5                   	// #5
  411150:	adrp	x1, 413000 <ferror@plt+0x10210>
  411154:	mov	x0, #0x0                   	// #0
  411158:	add	x1, x1, #0xb58
  41115c:	str	x3, [x19, #488]
  411160:	bl	402ce0 <dcgettext@plt>
  411164:	mov	x3, x0
  411168:	mov	w2, #0x5                   	// #5
  41116c:	adrp	x1, 413000 <ferror@plt+0x10210>
  411170:	mov	x0, #0x0                   	// #0
  411174:	add	x1, x1, #0xb78
  411178:	str	x3, [x19, #504]
  41117c:	bl	402ce0 <dcgettext@plt>
  411180:	mov	x3, x0
  411184:	mov	w2, #0x5                   	// #5
  411188:	adrp	x1, 413000 <ferror@plt+0x10210>
  41118c:	mov	x0, #0x0                   	// #0
  411190:	add	x1, x1, #0xba0
  411194:	str	x3, [x19, #496]
  411198:	bl	402ce0 <dcgettext@plt>
  41119c:	mov	x3, x0
  4111a0:	mov	w2, #0x5                   	// #5
  4111a4:	adrp	x1, 413000 <ferror@plt+0x10210>
  4111a8:	mov	x0, #0x0                   	// #0
  4111ac:	add	x1, x1, #0xbc0
  4111b0:	str	x3, [x19, #512]
  4111b4:	bl	402ce0 <dcgettext@plt>
  4111b8:	mov	x3, x0
  4111bc:	mov	w2, #0x5                   	// #5
  4111c0:	adrp	x1, 413000 <ferror@plt+0x10210>
  4111c4:	mov	x0, #0x0                   	// #0
  4111c8:	add	x1, x1, #0xbc8
  4111cc:	str	x3, [x19, #656]
  4111d0:	bl	402ce0 <dcgettext@plt>
  4111d4:	mov	x3, x0
  4111d8:	mov	w2, #0x5                   	// #5
  4111dc:	adrp	x1, 413000 <ferror@plt+0x10210>
  4111e0:	mov	x0, #0x0                   	// #0
  4111e4:	add	x1, x1, #0xbd0
  4111e8:	str	x3, [x19, #648]
  4111ec:	bl	402ce0 <dcgettext@plt>
  4111f0:	mov	x3, x0
  4111f4:	mov	w2, #0x5                   	// #5
  4111f8:	adrp	x1, 413000 <ferror@plt+0x10210>
  4111fc:	mov	x0, #0x0                   	// #0
  411200:	add	x1, x1, #0xbf0
  411204:	str	x3, [x19, #528]
  411208:	bl	402ce0 <dcgettext@plt>
  41120c:	mov	x3, x0
  411210:	mov	w2, #0x5                   	// #5
  411214:	adrp	x1, 413000 <ferror@plt+0x10210>
  411218:	mov	x0, #0x0                   	// #0
  41121c:	add	x1, x1, #0xbf8
  411220:	str	x3, [x19, #664]
  411224:	bl	402ce0 <dcgettext@plt>
  411228:	mov	x3, x0
  41122c:	mov	w2, #0x5                   	// #5
  411230:	adrp	x1, 413000 <ferror@plt+0x10210>
  411234:	mov	x0, #0x0                   	// #0
  411238:	add	x1, x1, #0xc08
  41123c:	str	x3, [x19, #448]
  411240:	bl	402ce0 <dcgettext@plt>
  411244:	mov	x3, x0
  411248:	mov	w2, #0x5                   	// #5
  41124c:	adrp	x1, 413000 <ferror@plt+0x10210>
  411250:	mov	x0, #0x0                   	// #0
  411254:	add	x1, x1, #0xc28
  411258:	str	x3, [x19, #440]
  41125c:	bl	402ce0 <dcgettext@plt>
  411260:	mov	x3, x0
  411264:	mov	w2, #0x5                   	// #5
  411268:	adrp	x1, 413000 <ferror@plt+0x10210>
  41126c:	mov	x0, #0x0                   	// #0
  411270:	add	x1, x1, #0xc38
  411274:	str	x3, [x19, #432]
  411278:	bl	402ce0 <dcgettext@plt>
  41127c:	mov	x3, x0
  411280:	mov	w2, #0x5                   	// #5
  411284:	adrp	x1, 413000 <ferror@plt+0x10210>
  411288:	mov	x0, #0x0                   	// #0
  41128c:	add	x1, x1, #0xc60
  411290:	str	x3, [x19, #456]
  411294:	bl	402ce0 <dcgettext@plt>
  411298:	mov	x3, x0
  41129c:	mov	w2, #0x5                   	// #5
  4112a0:	adrp	x1, 413000 <ferror@plt+0x10210>
  4112a4:	mov	x0, #0x0                   	// #0
  4112a8:	add	x1, x1, #0xc68
  4112ac:	str	x3, [x19, #608]
  4112b0:	bl	402ce0 <dcgettext@plt>
  4112b4:	mov	x3, x0
  4112b8:	mov	w2, #0x5                   	// #5
  4112bc:	adrp	x1, 413000 <ferror@plt+0x10210>
  4112c0:	mov	x0, #0x0                   	// #0
  4112c4:	add	x1, x1, #0xc70
  4112c8:	str	x3, [x19, #616]
  4112cc:	bl	402ce0 <dcgettext@plt>
  4112d0:	mov	x3, x0
  4112d4:	adrp	x21, 450000 <kb_main_total@@LIBPROCPS_0+0x26ce8>
  4112d8:	mov	w2, #0x5                   	// #5
  4112dc:	add	x20, x21, #0x7b0
  4112e0:	adrp	x1, 413000 <ferror@plt+0x10210>
  4112e4:	mov	x0, #0x0                   	// #0
  4112e8:	add	x1, x1, #0xc90
  4112ec:	str	x3, [x19, #72]
  4112f0:	bl	402ce0 <dcgettext@plt>
  4112f4:	mov	x3, x0
  4112f8:	mov	w2, #0x5                   	// #5
  4112fc:	adrp	x1, 414000 <ferror@plt+0x11210>
  411300:	mov	x0, #0x0                   	// #0
  411304:	add	x1, x1, #0x270
  411308:	str	x3, [x20, #16]
  41130c:	bl	402ce0 <dcgettext@plt>
  411310:	mov	x3, x0
  411314:	mov	w2, #0x5                   	// #5
  411318:	adrp	x1, 414000 <ferror@plt+0x11210>
  41131c:	mov	x0, #0x0                   	// #0
  411320:	add	x1, x1, #0x2d0
  411324:	str	x3, [x20, #24]
  411328:	bl	402ce0 <dcgettext@plt>
  41132c:	mov	x3, x0
  411330:	mov	w2, #0x5                   	// #5
  411334:	adrp	x1, 414000 <ferror@plt+0x11210>
  411338:	mov	x0, #0x0                   	// #0
  41133c:	add	x1, x1, #0x9d8
  411340:	str	x3, [x20, #80]
  411344:	bl	402ce0 <dcgettext@plt>
  411348:	str	x0, [x21, #1968]
  41134c:	mov	w2, #0x5                   	// #5
  411350:	adrp	x1, 414000 <ferror@plt+0x11210>
  411354:	mov	x0, #0x0                   	// #0
  411358:	add	x1, x1, #0xed0
  41135c:	bl	402ce0 <dcgettext@plt>
  411360:	mov	x3, x0
  411364:	mov	w2, #0x5                   	// #5
  411368:	adrp	x1, 414000 <ferror@plt+0x11210>
  41136c:	mov	x0, #0x0                   	// #0
  411370:	add	x1, x1, #0xfb8
  411374:	str	x3, [x20, #8]
  411378:	bl	402ce0 <dcgettext@plt>
  41137c:	mov	x3, x0
  411380:	mov	w2, #0x5                   	// #5
  411384:	adrp	x1, 415000 <ferror@plt+0x12210>
  411388:	mov	x0, #0x0                   	// #0
  41138c:	add	x1, x1, #0x18
  411390:	str	x3, [x20, #72]
  411394:	bl	402ce0 <dcgettext@plt>
  411398:	mov	x3, x0
  41139c:	mov	w2, #0x5                   	// #5
  4113a0:	adrp	x1, 415000 <ferror@plt+0x12210>
  4113a4:	mov	x0, #0x0                   	// #0
  4113a8:	add	x1, x1, #0x70
  4113ac:	str	x3, [x20, #40]
  4113b0:	bl	402ce0 <dcgettext@plt>
  4113b4:	mov	x3, x0
  4113b8:	mov	w2, #0x5                   	// #5
  4113bc:	adrp	x1, 415000 <ferror@plt+0x12210>
  4113c0:	mov	x0, #0x0                   	// #0
  4113c4:	add	x1, x1, #0xd8
  4113c8:	str	x3, [x20, #48]
  4113cc:	bl	402ce0 <dcgettext@plt>
  4113d0:	mov	x3, x0
  4113d4:	mov	w2, #0x5                   	// #5
  4113d8:	adrp	x1, 415000 <ferror@plt+0x12210>
  4113dc:	mov	x0, #0x0                   	// #0
  4113e0:	add	x1, x1, #0x148
  4113e4:	str	x3, [x20, #56]
  4113e8:	bl	402ce0 <dcgettext@plt>
  4113ec:	mov	x3, x0
  4113f0:	mov	w2, #0x5                   	// #5
  4113f4:	adrp	x1, 415000 <ferror@plt+0x12210>
  4113f8:	mov	x0, #0x0                   	// #0
  4113fc:	add	x1, x1, #0x1c0
  411400:	str	x3, [x20, #64]
  411404:	bl	402ce0 <dcgettext@plt>
  411408:	mov	x3, x0
  41140c:	mov	w2, #0x5                   	// #5
  411410:	adrp	x1, 415000 <ferror@plt+0x12210>
  411414:	mov	x0, #0x0                   	// #0
  411418:	add	x1, x1, #0x258
  41141c:	str	x3, [x20, #32]
  411420:	bl	402ce0 <dcgettext@plt>
  411424:	mov	x3, x0
  411428:	mov	w2, #0x5                   	// #5
  41142c:	adrp	x1, 415000 <ferror@plt+0x12210>
  411430:	mov	x0, #0x0                   	// #0
  411434:	add	x1, x1, #0x2f0
  411438:	str	x3, [x20, #88]
  41143c:	bl	402ce0 <dcgettext@plt>
  411440:	ldp	x21, x22, [sp, #32]
  411444:	str	x0, [x20, #96]
  411448:	ldp	x19, x20, [sp, #16]
  41144c:	ldp	x29, x30, [sp], #48
  411450:	ret
  411454:	nop
  411458:	stp	x29, x30, [sp, #-32]!
  41145c:	mov	x29, sp
  411460:	stp	x19, x20, [sp, #16]
  411464:	mov	x19, x0
  411468:	bl	4028c0 <__fpending@plt>
  41146c:	mov	x20, x0
  411470:	mov	x0, x19
  411474:	bl	402df0 <ferror@plt>
  411478:	mov	w1, w0
  41147c:	mov	x0, x19
  411480:	mov	w19, w1
  411484:	bl	402930 <fclose@plt>
  411488:	cbnz	w19, 4114b0 <ferror@plt+0xe6c0>
  41148c:	cbz	w0, 4114a4 <ferror@plt+0xe6b4>
  411490:	cbnz	x20, 4114d4 <ferror@plt+0xe6e4>
  411494:	bl	402d40 <__errno_location@plt>
  411498:	ldr	w0, [x0]
  41149c:	cmp	w0, #0x9
  4114a0:	csetm	w0, ne  // ne = any
  4114a4:	ldp	x19, x20, [sp, #16]
  4114a8:	ldp	x29, x30, [sp], #32
  4114ac:	ret
  4114b0:	cbnz	w0, 4114d4 <ferror@plt+0xe6e4>
  4114b4:	bl	402d40 <__errno_location@plt>
  4114b8:	mov	x1, x0
  4114bc:	mov	w0, #0xffffffff            	// #-1
  4114c0:	ldr	w2, [x1]
  4114c4:	cmp	w2, #0x20
  4114c8:	b.eq	4114a4 <ferror@plt+0xe6b4>  // b.none
  4114cc:	str	wzr, [x1]
  4114d0:	b	4114a4 <ferror@plt+0xe6b4>
  4114d4:	mov	w0, #0xffffffff            	// #-1
  4114d8:	b	4114a4 <ferror@plt+0xe6b4>
  4114dc:	nop
  4114e0:	stp	x29, x30, [sp, #-32]!
  4114e4:	adrp	x0, 429000 <ferror@plt+0x26210>
  4114e8:	mov	x29, sp
  4114ec:	ldr	x0, [x0, #688]
  4114f0:	bl	411458 <ferror@plt+0xe668>
  4114f4:	cbz	w0, 411514 <ferror@plt+0xe724>
  4114f8:	str	x19, [sp, #16]
  4114fc:	bl	402d40 <__errno_location@plt>
  411500:	mov	x19, x0
  411504:	ldr	w0, [x0]
  411508:	cmp	w0, #0x20
  41150c:	b.ne	411538 <ferror@plt+0xe748>  // b.any
  411510:	ldr	x19, [sp, #16]
  411514:	adrp	x0, 429000 <ferror@plt+0x26210>
  411518:	ldr	x0, [x0, #672]
  41151c:	bl	411458 <ferror@plt+0xe668>
  411520:	cbnz	w0, 41152c <ferror@plt+0xe73c>
  411524:	ldp	x29, x30, [sp], #32
  411528:	ret
  41152c:	mov	w0, #0x1                   	// #1
  411530:	str	x19, [sp, #16]
  411534:	bl	402750 <_exit@plt>
  411538:	mov	w2, #0x5                   	// #5
  41153c:	adrp	x1, 415000 <ferror@plt+0x12210>
  411540:	mov	x0, #0x0                   	// #0
  411544:	add	x1, x1, #0x3d8
  411548:	bl	402ce0 <dcgettext@plt>
  41154c:	mov	x3, x0
  411550:	ldr	w1, [x19]
  411554:	adrp	x2, 412000 <ferror@plt+0xf210>
  411558:	add	x2, x2, #0xb60
  41155c:	mov	w0, #0x0                   	// #0
  411560:	bl	4027d0 <error@plt>
  411564:	mov	w0, #0x1                   	// #1
  411568:	bl	402750 <_exit@plt>
  41156c:	nop
  411570:	stp	x29, x30, [sp, #-64]!
  411574:	mov	x29, sp
  411578:	stp	x19, x20, [sp, #16]
  41157c:	adrp	x20, 427000 <ferror@plt+0x24210>
  411580:	add	x20, x20, #0xdc0
  411584:	stp	x21, x22, [sp, #32]
  411588:	adrp	x21, 427000 <ferror@plt+0x24210>
  41158c:	add	x21, x21, #0xdb8
  411590:	sub	x20, x20, x21
  411594:	mov	w22, w0
  411598:	stp	x23, x24, [sp, #48]
  41159c:	mov	x23, x1
  4115a0:	mov	x24, x2
  4115a4:	bl	4026c0 <memcpy@plt-0x40>
  4115a8:	cmp	xzr, x20, asr #3
  4115ac:	b.eq	4115d8 <ferror@plt+0xe7e8>  // b.none
  4115b0:	asr	x20, x20, #3
  4115b4:	mov	x19, #0x0                   	// #0
  4115b8:	ldr	x3, [x21, x19, lsl #3]
  4115bc:	mov	x2, x24
  4115c0:	add	x19, x19, #0x1
  4115c4:	mov	x1, x23
  4115c8:	mov	w0, w22
  4115cc:	blr	x3
  4115d0:	cmp	x20, x19
  4115d4:	b.ne	4115b8 <ferror@plt+0xe7c8>  // b.any
  4115d8:	ldp	x19, x20, [sp, #16]
  4115dc:	ldp	x21, x22, [sp, #32]
  4115e0:	ldp	x23, x24, [sp, #48]
  4115e4:	ldp	x29, x30, [sp], #64
  4115e8:	ret
  4115ec:	nop
  4115f0:	ret
  4115f4:	nop
  4115f8:	adrp	x2, 428000 <ferror@plt+0x25210>
  4115fc:	mov	x1, #0x0                   	// #0
  411600:	ldr	x2, [x2, #904]
  411604:	b	402860 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000411608 <.fini>:
  411608:	stp	x29, x30, [sp, #-16]!
  41160c:	mov	x29, sp
  411610:	ldp	x29, x30, [sp], #16
  411614:	ret
