// Seed: 2453809493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output supply1 id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  always
    if (1) disable id_5;
    else @(posedge -1 or posedge -1);
  wire id_6;
  assign id_4 = 1 < -1'h0 == id_1 - -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd69,
    parameter id_14 = 32'd59,
    parameter id_23 = 32'd1,
    parameter id_8  = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output logic [7:0] id_16;
  input logic [7:0] id_15;
  inout wire _id_14;
  inout wire id_13;
  inout wire id_12;
  input wire _id_11;
  inout wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_15,
      id_20,
      id_2,
      id_20
  );
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout tri0 id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_22 = 1;
  parameter id_23 = id_22 & id_22;
  id_24 :
  assert property (@(1 or 1'd0) 1)
  else;
  assign id_7 = id_2;
  assign id_3 = 1;
  wire [id_23 : id_11] id_25;
  if (-1 + (1)) begin : LABEL_0
    assign id_19 = id_25;
  end
  wire id_26;
endmodule
