
*** Running vivado
    with args -log design_1_BILINEAR_INTERPOLATI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BILINEAR_INTERPOLATI_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_BILINEAR_INTERPOLATI_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 457.805 ; gain = 167.027
Command: synth_design -top design_1_BILINEAR_INTERPOLATI_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_BILINEAR_INTERPOLATI_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.629 ; gain = 234.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_BILINEAR_INTERPOLATI_0_0' [c:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_BILINEAR_INTERPOLATI_0_0/synth/design_1_BILINEAR_INTERPOLATI_0_0.vhd:70]
INFO: [Synth 8-3491] module 'BILINEAR_INTERPOLATION_TOP' declared at 'C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:26' bound to instance 'U0' of component 'BILINEAR_INTERPOLATION_TOP' [c:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_BILINEAR_INTERPOLATI_0_0/synth/design_1_BILINEAR_INTERPOLATI_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'BILINEAR_INTERPOLATION_TOP' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:40]
WARNING: [Synth 8-614] signal 'wr_en_sig' is read in the process but is not in the sensitivity list [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:135]
WARNING: [Synth 8-614] signal 'wr_en_sig' is read in the process but is not in the sensitivity list [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:149]
WARNING: [Synth 8-614] signal 'clk_vga' is read in the process but is not in the sensitivity list [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element A_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element B_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element C_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element D_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element P11_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element P12_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element P13_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element P14_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element P21_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element P22_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element P23_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element P24_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element P31_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element P32_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element P33_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element P34_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element P41_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element P42_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element P43_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element P44_int_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'eight_pixel_in_reg' and it is trimmed from '96' to '84' bits. [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'BILINEAR_INTERPOLATION_TOP' (1#1) [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_BILINEAR_INTERPOLATI_0_0' (2#1) [c:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_BILINEAR_INTERPOLATI_0_0/synth/design_1_BILINEAR_INTERPOLATI_0_0.vhd:70]
WARNING: [Synth 8-3331] design BILINEAR_INTERPOLATION_TOP has unconnected port clk_interpolation
WARNING: [Synth 8-3331] design BILINEAR_INTERPOLATION_TOP has unconnected port bili_cntl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.812 ; gain = 310.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1080.812 ; gain = 310.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1080.812 ; gain = 310.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1080.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1171.875 ; gain = 2.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.875 ; gain = 401.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.875 ; gain = 401.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.875 ; gain = 401.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:110]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:102]
WARNING: [Synth 8-3936] Found unconnected internal register 'eight_pixel_in_reg' and it is trimmed from '84' to '72' bits. [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.875 ; gain = 401.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BILINEAR_INTERPOLATION_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'eight_pixel_in_reg[71:0]' into 'eight_pixel_in_reg[71:0]' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:67]
INFO: [Synth 8-4471] merging register 'B_reg[11:0]' into 'B_reg[11:0]' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:70]
INFO: [Synth 8-4471] merging register 'local_h_reg[31:0]' into 'local_h_reg[31:0]' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:160]
INFO: [Synth 8-4471] merging register 'D_reg[11:0]' into 'D_reg[11:0]' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:72]
INFO: [Synth 8-4471] merging register 'A_reg[11:0]' into 'A_reg[11:0]' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:69]
INFO: [Synth 8-4471] merging register 'h_block_reg[31:0]' into 'h_block_reg[31:0]' [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:160]
WARNING: [Synth 8-3936] Found unconnected internal register 'eight_pixel_in_reg' and it is trimmed from '72' to '60' bits. [C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_TOP.vhd:67]
DSP Report: Generating DSP address_write_sig1, operation Mode is: A*(B:0x280).
DSP Report: operator address_write_sig1 is absorbed into DSP address_write_sig1.
DSP Report: Generating DSP address_write_sig_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register address_write_sig_reg is absorbed into DSP address_write_sig_reg.
DSP Report: register local_h_reg is absorbed into DSP address_write_sig_reg.
DSP Report: register h_block_reg is absorbed into DSP address_write_sig_reg.
DSP Report: register address_write_sig_reg is absorbed into DSP address_write_sig_reg.
DSP Report: operator address_write_sig0 is absorbed into DSP address_write_sig_reg.
DSP Report: Generating DSP address_read_sig1, operation Mode is: A*(B:0x280).
DSP Report: operator address_read_sig1 is absorbed into DSP address_read_sig1.
DSP Report: Generating DSP address_read_sig_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register address_read_sig_reg is absorbed into DSP address_read_sig_reg.
DSP Report: register address_read_sig_reg is absorbed into DSP address_read_sig_reg.
DSP Report: register address_read_sig_reg is absorbed into DSP address_read_sig_reg.
DSP Report: register address_read_sig_reg is absorbed into DSP address_read_sig_reg.
DSP Report: operator address_read_sig0 is absorbed into DSP address_read_sig_reg.
WARNING: [Synth 8-3331] design BILINEAR_INTERPOLATION_TOP has unconnected port clk_interpolation
WARNING: [Synth 8-3331] design BILINEAR_INTERPOLATION_TOP has unconnected port bili_cntl
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.875 ; gain = 401.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|BILINEAR_INTERPOLATION_TOP | A*(B:0x280)      | 19     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|BILINEAR_INTERPOLATION_TOP | (PCIN+A2:B2+C')' | 1      | 18     | 19     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|BILINEAR_INTERPOLATION_TOP | A*(B:0x280)      | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|BILINEAR_INTERPOLATION_TOP | (PCIN+A2:B2+C')' | 30     | 18     | 48     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1200.285 ; gain = 430.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1201.504 ; gain = 431.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1220.137 ; gain = 450.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   217|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |   163|
|5     |LUT2      |   453|
|6     |LUT3      |    63|
|7     |LUT4      |   139|
|8     |LUT5      |    82|
|9     |LUT6      |    68|
|10    |MUXF7     |    16|
|11    |MUXF8     |     8|
|12    |FDRE      |   661|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+---------------------------+------+
|      |Instance |Module                     |Cells |
+------+---------+---------------------------+------+
|1     |top      |                           |  1875|
|2     |  U0     |BILINEAR_INTERPOLATION_TOP |  1875|
+------+---------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1234.051 ; gain = 372.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1234.051 ; gain = 464.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1234.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_BILINEAR_INTERPOLATI_0_0' is not ideal for floorplanning, since the cellview 'BILINEAR_INTERPOLATION_TOP' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1234.051 ; gain = 751.383
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/design_1_BILINEAR_INTERPOLATI_0_0_synth_1/design_1_BILINEAR_INTERPOLATI_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/design_1_BILINEAR_INTERPOLATI_0_0_synth_1/design_1_BILINEAR_INTERPOLATI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_BILINEAR_INTERPOLATI_0_0_utilization_synth.rpt -pb design_1_BILINEAR_INTERPOLATI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 12 18:45:22 2025...
