#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun 16 12:12:38 2021
# Process ID: 12904
# Current directory: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7872 D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\EEE4120F_Yoda\VADER\VADER.xpr
# Log file: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/vivado.log
# Journal file: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.xpr}
update_compile_order -fileset sources_1
create_bd_design -srcset bruteforce_seq "VADER"
update_compile_order -fileset bruteforce_seq
create_bd_cell -type module -reference PassGen PassGen_0
set_property location {0.5 -94 28} [get_bd_cells PassGen_0]
create_bd_cell -type module -reference comparator comparator_0
create_bd_cell -type module -reference pancham pancham_0
set_property location {0.5 -394 186} [get_bd_cells PassGen_0]
set_property location {2.5 302 183} [get_bd_cells comparator_0]
set_property location {2 6 189} [get_bd_cells pancham_0]
set_property location {3 302 194} [get_bd_cells comparator_0]
set_property location {3 326 189} [get_bd_cells comparator_0]
set_property location {2 -14 189} [get_bd_cells pancham_0]
set_property location {1 -485 192} [get_bd_cells PassGen_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins comparator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins pancham_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PassGen_0/clk]
endgroup
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins comparator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins pancham_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins PassGen_0/clk]
endgroup
undo
set_property location {1 202 182} [get_bd_cells PassGen_0]
set_property location {1 198 202} [get_bd_cells PassGen_0]
set_property location {2 550 209} [get_bd_cells pancham_0]
set_property location {3 907 215} [get_bd_cells comparator_0]
set_property location {2 541 196} [get_bd_cells pancham_0]
synth_design -rtl -name rtl_1
close_design
create_bd_cell -type module -reference pancham pancham_1
open_bd_design {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/bruteforce_seq/bd/VADER/VADER.bd}
delete_bd_objs [get_bd_cells pancham_1]
connect_bd_net [get_bd_pins pancham_0/clk] [get_bd_pins PassGen_0/clk]
connect_bd_net [get_bd_pins comparator_0/clk] [get_bd_pins pancham_0/clk]
connect_bd_net [get_bd_pins pancham_0/reset] [get_bd_pins PassGen_0/reset]
connect_bd_net [get_bd_pins comparator_0/reset] [get_bd_pins pancham_0/reset]
connect_bd_net [get_bd_pins PassGen_0/enable] [get_bd_pins pancham_0/ready]
connect_bd_net [get_bd_pins PassGen_0/generatedPass] [get_bd_pins pancham_0/msg_in]
connect_bd_net [get_bd_pins PassGen_0/passWidth] [get_bd_pins pancham_0/msg_in_width]
connect_bd_net [get_bd_pins pancham_0/msg_in_valid] [get_bd_pins pancham_0/ready]
connect_bd_net [get_bd_pins pancham_0/msg_output] [get_bd_pins comparator_0/verify_hash]
connect_bd_net [get_bd_pins pancham_0/msg_out_valid] [get_bd_pins comparator_0/verify_valid]
startgroup
make_bd_pins_external  [get_bd_pins comparator_0/equal]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PassGen_0/startPos]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 7 incAmount
connect_bd_net [get_bd_pins /PassGen_0/incAmount] [get_bd_ports incAmount]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins PassGen_0/incAmount]
endgroup
create_bd_port -dir I CLK
set_property location {-52 148} [get_bd_ports CLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins pancham_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins comparator_0/target_hash]
endgroup
set_property location {-40 327} [get_bd_ports target_hash_0]
set_property location {1061 211} [get_bd_ports equal_0]
set_property location {1086 227} [get_bd_ports equal_0]
set_property location {1257 215} [get_bd_ports equal_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
write_bd_layout -format pdf -orientation portrait {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.pdf}
write_bd_layout -format pdf -orientation portrait -scope visible -force {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.pdf}
save_bd_design
close_bd_design [get_bd_designs VADER]
