#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  5 19:36:06 2024
# Process ID: 1560
# Current directory: F:/Education/FPGA_Labs/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7588 F:\Education\FPGA_Labs\Lab2\Lab2.xpr
# Log file: F:/Education/FPGA_Labs/Lab2/vivado.log
# Journal file: F:/Education/FPGA_Labs/Lab2\vivado.jou
# Running On: DESKTOP-2ENERJB, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34191 MB
#-----------------------------------------------------------
start_gui
open_project F:/Education/FPGA_Labs/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
create_bd_design "Lab2_Block_Design"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {0.5 -165 -234} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
delete_bd_objs [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name switches [get_bd_cells axi_gpio_0]
set_property CONFIG.GPIO_BOARD_INTERFACE {sws_8bits} [get_bd_cells switches]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins switches/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/switches/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins switches/S_AXI]
endgroup
undo
delete_bd_objs [get_bd_cells switches]
validate_bd_design
undo
undo
undo
undo
undo
redo
validate_bd_design
startgroup
set_property CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {30.000000} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333} [get_bd_cells processing_system7_0]
endgroup
undo
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_EN_CLK0_PORT {0} \
  CONFIG.PCW_EN_RST0_PORT {0} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USE_M_AXI_GP0 {0} \
] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
validate_bd_design -force
set_property location {1 180 -136} [get_bd_cells processing_system7_0]
set_property location {1 192 -167} [get_bd_cells processing_system7_0]
set_property location {1 198 -165} [get_bd_cells processing_system7_0]
open_bd_design {F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd}
validate_bd_design -force
export_ip_user_files -of_objects  [get_files F:/Education/FPGA/ZedBoardLabs/Lab1/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Education/FPGA/ZedBoardLabs/Lab1/system/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -no_script -reset -force -quiet
remove_files  F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd
open_bd_design {F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd}
open_bd_design {F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd}
open_bd_design {F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd}
open_bd_design {F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd}
create_bd_design "Lab2_Block_Design"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_EN_CLK0_PORT {0} \
  CONFIG.PCW_EN_RST0_PORT {0} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USE_M_AXI_GP0 {0} \
] [get_bd_cells processing_system7_0]
endgroup
set_property location {1 177 -421} [get_bd_cells processing_system7_0]
set_property location {1 180 -427} [get_bd_cells processing_system7_0]
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
export_ip_user_files -of_objects [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
launch_runs Lab2_Block_Design_processing_system7_0_0_synth_1 -jobs 12
wait_on_run Lab2_Block_Design_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -directory F:/Education/FPGA_Labs/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir F:/Education/FPGA_Labs/Lab2/Lab2.ip_user_files -ipstatic_source_dir F:/Education/FPGA_Labs/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/questa} {riviera=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_bd_design [get_bd_designs system]
close_bd_design [get_bd_designs system]
set_property is_enabled false [get_files  F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd]
make_wrapper -files [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -top
add_files -norecurse f:/Education/FPGA_Labs/Lab2/Lab2.gen/sources_1/bd/Lab2_Block_Design/hdl/Lab2_Block_Design_wrapper.v
regenerate_bd_layout
validate_bd_design -force
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK0_PORT {1} \
  CONFIG.PCW_EN_RST0_PORT {1} \
  CONFIG.PCW_USE_M_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_EN_CLK0_PORT {0} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_RST0_PORT {0} \
  CONFIG.PCW_USE_M_AXI_GP0 {0} \
] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
validate_bd_design -force
startgroup
set_property CONFIG.PCW_EN_RST0_PORT {1} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {60.000000} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {30.000000} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK0_PORT {1} \
  CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50.000000} \
  CONFIG.PCW_USE_M_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_EN_CLK0_PORT {0} \
  CONFIG.PCW_EN_RST0_PORT {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USE_M_AXI_GP0 {0} \
] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK0_PORT {1} \
  CONFIG.PCW_EN_RST0_PORT {1} \
  CONFIG.PCW_USE_M_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {sws_8bits} [get_bd_cells axi_gpio_0]
set_property name switches [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins switches/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/switches/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins switches/S_AXI]
endgroup
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {btns_5bits} [get_bd_cells axi_gpio_0]
set_property name buttons [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
regenerate_bd_layout
connect_bd_net [get_bd_pins buttons/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins buttons/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {1} \
] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins buttons/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M01_ACLK]
regenerate_bd_layout
assign_bd_address
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
regenerate_bd_layout
regenerate_bd_layout
undo
undo
undo
undo
undo
undo
undo
undo
undo
redo
redo
redo
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
set_property name switches [get_bd_intf_ports sws_8bits]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs buttons/S_AXI/Reg] -force
set_property name buttons [get_bd_intf_ports btns_5bits]
set_property location {3 900 124} [get_bd_cells switches]
regenerate_bd_layout
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
generate_target all [get_files  F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
export_ip_user_files -of_objects [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
export_simulation -of_objects [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -directory F:/Education/FPGA_Labs/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir F:/Education/FPGA_Labs/Lab2/Lab2.ip_user_files -ipstatic_source_dir F:/Education/FPGA_Labs/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/questa} {riviera=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=F:/Education/FPGA_Labs/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -top
reset_run impl_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file F:/Education/FPGA_Labs/Lab2/Lab2_Block_Design_wrapper.xsa
save_project_as Lab3 F:/Education/FPGA_Labs/Lab3 -force
update_ip_catalog -rebuild
set_property  ip_repo_paths  F:/Education/FPGA_Labs/Lab3/led_ip [current_project]
update_ip_catalog
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
set_property CONFIG.LED_WIDTH {4} [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
regenerate_bd_layout
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_cells led_ip]
make_bd_intf_pins_external  [get_bd_cells led_ip]
endgroup
set_property name LED [get_bd_ports LED_0]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
add_files -fileset constrs_1 -norecurse F:/Education/FPGA_Labs/Lab3/Lab3.cntrs/zedboard.xdc
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  F:/Education/FPGA_Labs/Lab3/Lab3.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_xbar_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_led_ip_0_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files F:/Education/FPGA_Labs/Lab3/Lab3.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Education/FPGA_Labs/Lab3/Lab3.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
launch_runs Lab2_Block_Design_auto_pc_0_synth_1 Lab2_Block_Design_auto_pc_1_synth_1 Lab2_Block_Design_auto_pc_2_synth_1 Lab2_Block_Design_auto_pc_3_synth_1 Lab2_Block_Design_axi_bram_ctrl_0_0_synth_1 Lab2_Block_Design_axi_bram_ctrl_0_bram_0_synth_1 Lab2_Block_Design_led_ip_0_0_synth_1 Lab2_Block_Design_xbar_0_synth_1 -jobs 12
wait_on_run Lab2_Block_Design_auto_pc_0_synth_1
wait_on_run Lab2_Block_Design_auto_pc_1_synth_1
wait_on_run Lab2_Block_Design_auto_pc_2_synth_1
wait_on_run Lab2_Block_Design_auto_pc_3_synth_1
wait_on_run Lab2_Block_Design_axi_bram_ctrl_0_0_synth_1
wait_on_run Lab2_Block_Design_axi_bram_ctrl_0_bram_0_synth_1
wait_on_run Lab2_Block_Design_led_ip_0_0_synth_1
wait_on_run Lab2_Block_Design_xbar_0_synth_1
export_simulation -of_objects [get_files F:/Education/FPGA_Labs/Lab3/Lab3.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -directory F:/Education/FPGA_Labs/Lab3/Lab3.ip_user_files/sim_scripts -ip_user_files_dir F:/Education/FPGA_Labs/Lab3/Lab3.ip_user_files -ipstatic_source_dir F:/Education/FPGA_Labs/Lab3/Lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Education/FPGA_Labs/Lab3/Lab3.cache/compile_simlib/modelsim} {questa=F:/Education/FPGA_Labs/Lab3/Lab3.cache/compile_simlib/questa} {riviera=F:/Education/FPGA_Labs/Lab3/Lab3.cache/compile_simlib/riviera} {activehdl=F:/Education/FPGA_Labs/Lab3/Lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
