// Seed: 3053334750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  ;
  wire id_6 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd66
) (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 _id_2,
    output wor id_3,
    input uwire id_4,
    output supply0 id_5
);
  parameter id_7[id_2 : 1] = 1;
  assign id_5 = -1;
  assign id_3 = id_1;
  tri1 id_8;
  always $signed(7);
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7
  );
  assign id_8 = -1'b0;
  initial $unsigned(53);
  ;
endmodule
