# Synopsys Constraint Checker(syntax only), version maplat, Build 1368R, built Jan  8 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed May 18 18:56:36 2016


##### DESIGN INFO #######################################################

Top View:                "main"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                          Requested     Requested     Clock                                         Clock              
Clock                                          Frequency     Period        Type                                          Group              
--------------------------------------------------------------------------------------------------------------------------------------------
lcd_sender|PS_vivaz_state_derived_clock[5]     2.1 MHz       480.769       derived (from main|clk133_inferred_clock)     Inferred_clkgroup_0
main|clk133_inferred_clock                     2.1 MHz       480.769       inferred                                      Inferred_clkgroup_0
============================================================================================================================================
