
---------- Begin Simulation Statistics ----------
final_tick                               280534188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 367132                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678248                       # Number of bytes of host memory used
host_op_rate                                   367145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.38                       # Real time elapsed on the host
host_tick_rate                             1029930710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.280534                       # Number of seconds simulated
sim_ticks                                280534188500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.610684                       # CPI: cycles per instruction
system.cpu.discardedOps                         21142                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       439283453                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178231                       # IPC: instructions per cycle
system.cpu.numCycles                        561068377                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       121784924                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2909864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5885787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2982347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5967264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            523                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606243                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604291                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               825                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602366                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601419                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.842787                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     539                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                170                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              189                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     42833549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42833549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42833579                       # number of overall hits
system.cpu.dcache.overall_hits::total        42833579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5961721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5961721                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5961743                       # number of overall misses
system.cpu.dcache.overall_misses::total       5961743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 455320865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 455320865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 455320865000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 455320865000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795322                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122178                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122178                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76374.064637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76374.064637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76373.782801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76373.782801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2978776                       # number of writebacks
system.cpu.dcache.writebacks::total           2978776                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2977858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2977858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2977858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2977858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2983863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2983863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2983885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2983885                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 233393989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 233393989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 233395679000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 233395679000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061151                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061151                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061151                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061151                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78218.735076                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78218.735076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78218.724582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78218.724582                       # average overall mshr miss latency
system.cpu.dcache.replacements                2981839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35696725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35696725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24340.498494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24340.498494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    138967500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138967500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23273.739742                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23273.739742                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7136824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7136824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5955743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5955743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 455175357500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 455175357500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76426.292656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76426.292656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2977851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2977851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2977892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2977892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 233255022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 233255022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78328.905817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78328.905817                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1689500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1689500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.423077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.423077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76795.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76795.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.868256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45817492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2983887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.354969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.868256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          953                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          988                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51779237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51779237                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49664386                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37087474                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161012                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9634580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9634580                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9634580                       # number of overall hits
system.cpu.icache.overall_hits::total         9634580                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1031                       # number of overall misses
system.cpu.icache.overall_misses::total          1031                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62981500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62981500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62981500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62981500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9635611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9635611                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9635611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9635611                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61087.778855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61087.778855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61087.778855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61087.778855                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          507                       # number of writebacks
system.cpu.icache.writebacks::total               507                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1031                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1031                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61950500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61950500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61950500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61950500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60087.778855                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60087.778855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60087.778855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60087.778855                       # average overall mshr miss latency
system.cpu.icache.replacements                    507                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9634580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9634580                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1031                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62981500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62981500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9635611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9635611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61087.778855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61087.778855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61950500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61950500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60087.778855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60087.778855                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           523.936147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9635611                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1031                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9345.888458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   523.936147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.511656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.511656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9636642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9636642                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 280534188500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003630                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8725                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8988                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 263                       # number of overall hits
system.l2.overall_hits::.cpu.data                8725                       # number of overall hits
system.l2.overall_hits::total                    8988                       # number of overall hits
system.l2.demand_misses::.cpu.inst                768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975162                       # number of demand (read+write) misses
system.l2.demand_misses::total                2975930                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               768                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975162                       # number of overall misses
system.l2.overall_misses::total               2975930                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 228723802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228781430500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57628000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 228723802500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228781430500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2983887                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2984918                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2983887                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2984918                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.744908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.744908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75036.458333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76877.764135                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76877.288948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75036.458333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76877.764135                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76877.288948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2909479                       # number of writebacks
system.l2.writebacks::total                   2909479                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2975923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2975923                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 198971842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199021760000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 198971842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199021760000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.743938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.743938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996987                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65081.486310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66877.784728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66877.321759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65081.486310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66877.784728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66877.321759                       # average overall mshr miss latency
system.l2.replacements                        2910387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2978776                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2978776                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2978776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2978776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          492                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              492                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          492                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          492                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2905                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2974987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2974987                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 228709746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  228709746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2977892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2977892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76877.561482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76877.561482                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2974987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2974987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 198959876000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 198959876000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66877.561482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66877.561482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.744908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.744908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75036.458333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75036.458333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.743938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.743938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65081.486310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65081.486310                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.029191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80322.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80322.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.028190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70807.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70807.692308                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64844.175651                       # Cycle average of tags in use
system.l2.tags.total_refs                     5964322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2975923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        16.349100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64827.826552                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        54939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50690555                       # Number of tag accesses
system.l2.tags.data_accesses                 50690555                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1455528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000796864500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        90920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        90920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8839781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1367583                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2975923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2909479                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2975923                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2909479                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1453951                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2975923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2909479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        90920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.730895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.004172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    217.285327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        90919    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.008044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.130374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90532     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              388      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95229536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93103328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    339.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  280534168000                       # Total gap between requests
system.mem_ctrls.avgGap                      47666.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95204992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     46575872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 87490.227594844473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 339370372.320947945118                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166025653.589811921120                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          767                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2975156                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2909479                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18547500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  77684214000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6757010113250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24181.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26110.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2322412.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95204992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95229536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93103328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93103328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          767                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2975156                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2975923                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2909479                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2909479                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        87490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    339370372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        339457863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        87490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        87490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    331878722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       331878722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    331878722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        87490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    339370372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       671336585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2975923                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1455496                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       186026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       185936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       185986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       185893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       185936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       186012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       186120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       186150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       186255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       186140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       185904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       185890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       185956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       185889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       185905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       185925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        91303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        91262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        90945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             21904205250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14879615000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        77702761500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7360.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26110.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2747625                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1350889                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       332903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   851.929601                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   756.826492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.341228                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7235      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12112      3.64%      5.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19626      5.90%     11.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        16228      4.87%     16.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10623      3.19%     19.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        19982      6.00%     25.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        11727      3.52%     29.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11276      3.39%     32.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       224094     67.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       332903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             190459072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93151744                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              678.915725                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              332.051307                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1190802060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       632926305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10624741260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3801344940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 22144864560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  65085699660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  52916118240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  156396497025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   557.495319                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 135560380750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9367540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 135606267750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1186139640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       630440580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10623348960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3796344180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 22144864560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  65165395920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  52849005600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  156395539440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   557.491906                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 135390496500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9367540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 135776152000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                936                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2909479                       # Transaction distribution
system.membus.trans_dist::CleanEvict              385                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2974987                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2974987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           936                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8861710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8861710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188332864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188332864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2975923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2975923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2975923                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         11713311000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9713306500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5888255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2977892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2977892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1031                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5995                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8949613                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8952182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        49216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190805216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190854432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2910387                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93103328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5895305                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5891846     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3459      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5895305                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 280534188500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4473273500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1031499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2983889994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
