# Reading pref.tcl
# do processor_ram_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:11 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v 
# -- Compiling module ram_infer
# 
# Top level modules:
# 	ram_infer
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v 
# -- Compiling module processor_TB
# 
# Top level modules:
# 	processor_TB
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_state_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_state_register.v 
# -- Compiling module FSM_state_register
# 
# Top level modules:
# 	FSM_state_register
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_next_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_next_state.v 
# -- Compiling module FSM_next_state
# 
# Top level modules:
# 	FSM_next_state
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v 
# -- Compiling module FSM_given_state
# 
# Top level modules:
# 	FSM_given_state
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_combin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_combin.v 
# -- Compiling module FSM_combin
# 
# Top level modules:
# 	FSM_combin
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v 
# -- Compiling module Control_Sign
# 
# Top level modules:
# 	Control_Sign
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v 
# -- Compiling module rom_16
# 
# Top level modules:
# 	rom_16
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v 
# -- Compiling module ram_infer
# 
# Top level modules:
# 	ram_infer
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v 
# -- Compiling module processor_TB
# 
# Top level modules:
# 	processor_TB
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 16:14:12 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_state_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:12 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_state_register.v 
# -- Compiling module FSM_state_register
# 
# Top level modules:
# 	FSM_state_register
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_combin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_combin.v 
# -- Compiling module FSM_combin
# 
# Top level modules:
# 	FSM_combin
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v 
# -- Compiling module FSM_given_state
# 
# Top level modules:
# 	FSM_given_state
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_next_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_next_state.v 
# -- Compiling module FSM_next_state
# 
# Top level modules:
# 	FSM_next_state
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v 
# -- Compiling module Control_Sign
# 
# Top level modules:
# 	Control_Sign
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/USYD/2021\ SEMESTER\ 1/ELEC2602/Project/procressor_ram {E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:13 on Jun 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram" E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v 
# -- Compiling module rom_16
# 
# Top level modules:
# 	rom_16
# End time: 16:14:13 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  processor_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" processor_TB 
# Start time: 16:14:13 on Jun 06,2021
# Loading work.processor_TB
# Loading work.processor
# Loading work.FSM_state_register
# Loading work.program_counter
# Loading work.ram_infer
# Loading work.rom_16
# Loading altera_mf_ver.altsyncram
# Loading work.FSM_combin
# Loading work.FSM_next_state
# Loading work.FSM_given_state
# Loading work.datapath
# Loading work.Control_Sign
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: steve  Hostname: DESKTOP-8PN7T97  ProcessID: 20960
#           Attempting to use alternate WLF file "./wlftdhjihn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdhjihn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 16:14:31 on Jun 06,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 2
