Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 0766ae85d25a4d4c985529d0d65c5da2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_block_simulation_behav xil_defaultlib.adder_block_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture design_1_half_adder_0_0_arch of entity xil_defaultlib.design_1_half_adder_0_0 [design_1_half_adder_0_0_default]
Compiling architecture design_1_half_adder_1_0_arch of entity xil_defaultlib.design_1_half_adder_1_0 [design_1_half_adder_1_0_default]
Compiling architecture design_1_half_adder_2_0_arch of entity xil_defaultlib.design_1_half_adder_2_0 [design_1_half_adder_2_0_default]
Compiling architecture design_1_half_adder_3_0_arch of entity xil_defaultlib.design_1_half_adder_3_0 [design_1_half_adder_3_0_default]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling architecture behavioral of entity xil_defaultlib.adder_block_simulation
Built simulation snapshot adder_block_simulation_behav
